// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
// Date        : Wed Dec  9 12:45:27 2020
// Host        : cesar-All-Series running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force synth_system.v
// Design      : top_system
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module boot_ctr
   (sram_valid_reg_0,
    cpu_ready,
    boot_reg_0,
    sys_rst_int_reg,
    sys_rst_int_reg_0,
    pcpi_valid_reg,
    \cpu_state_reg[5] ,
    trap_reg,
    ADDRARDADDR,
    int_mem_d_resp,
    out,
    \ram_w_addr_reg[11]_0 ,
    cpu_rst_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    boot_ctr_req,
    boot_reg_1,
    mem_do_rinst_reg,
    \active[0]_i_2 ,
    \cpu_state[3]_i_3 ,
    mem_instr_reg_rep__0,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    sel,
    cpu_instr,
    ram_reg_0_2,
    \mem_rdata_word_reg[0]_i_3 ,
    q_a);
  output sram_valid_reg_0;
  output cpu_ready;
  output boot_reg_0;
  output sys_rst_int_reg;
  output sys_rst_int_reg_0;
  output pcpi_valid_reg;
  output \cpu_state_reg[5] ;
  output trap_reg;
  output [1:0]ADDRARDADDR;
  output [0:0]int_mem_d_resp;
  output [31:0]out;
  output [11:0]\ram_w_addr_reg[11]_0 ;
  input cpu_rst_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input [0:0]boot_ctr_req;
  input boot_reg_1;
  input mem_do_rinst_reg;
  input \active[0]_i_2 ;
  input [0:0]\cpu_state[3]_i_3 ;
  input mem_instr_reg_rep__0;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input sel;
  input cpu_instr;
  input [1:0]ram_reg_0_2;
  input \mem_rdata_word_reg[0]_i_3 ;
  input [0:0]q_a;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]ADDRARDADDR;
  wire \active[0]_i_2 ;
  wire [0:0]boot_ctr_req;
  wire boot_reg_0;
  wire boot_reg_1;
  wire boot_reset;
  wire clk_IBUF_BUFG;
  wire cpu_instr;
  wire cpu_ready;
  wire cpu_rst0;
  wire cpu_rst_req;
  wire cpu_rst_req_reg_n_0;
  wire [0:0]\cpu_state[3]_i_3 ;
  wire \cpu_state_reg[5] ;
  wire [0:0]int_mem_d_resp;
  wire mem_do_rinst_reg;
  wire mem_instr_reg_rep__0;
  wire \mem_rdata_word_reg[0]_i_3 ;
  wire [31:0]out;
  wire pcpi_valid_reg;
  wire [0:0]q_a;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire [1:0]ram_reg_0_2;
  wire [13:13]ram_w_addr;
  wire [11:0]\ram_w_addr_reg[11]_0 ;
  wire reboot_rst;
  wire [11:0]rom_r_addr;
  wire \rom_r_addr[0]_i_2_n_0 ;
  wire [11:0]rom_r_addr_reg;
  wire \rom_r_addr_reg[0]_i_1_n_0 ;
  wire \rom_r_addr_reg[0]_i_1_n_4 ;
  wire \rom_r_addr_reg[0]_i_1_n_5 ;
  wire \rom_r_addr_reg[0]_i_1_n_6 ;
  wire \rom_r_addr_reg[0]_i_1_n_7 ;
  wire \rom_r_addr_reg[4]_i_1_n_0 ;
  wire \rom_r_addr_reg[4]_i_1_n_4 ;
  wire \rom_r_addr_reg[4]_i_1_n_5 ;
  wire \rom_r_addr_reg[4]_i_1_n_6 ;
  wire \rom_r_addr_reg[4]_i_1_n_7 ;
  wire \rom_r_addr_reg[8]_i_1_n_4 ;
  wire \rom_r_addr_reg[8]_i_1_n_5 ;
  wire \rom_r_addr_reg[8]_i_1_n_6 ;
  wire \rom_r_addr_reg[8]_i_1_n_7 ;
  wire \rom_r_addr_reg_rep[11]_i_2_n_5 ;
  wire \rom_r_addr_reg_rep[11]_i_2_n_6 ;
  wire \rom_r_addr_reg_rep[11]_i_2_n_7 ;
  wire \rom_r_addr_reg_rep[4]_i_1_n_0 ;
  wire \rom_r_addr_reg_rep[4]_i_1_n_4 ;
  wire \rom_r_addr_reg_rep[4]_i_1_n_5 ;
  wire \rom_r_addr_reg_rep[4]_i_1_n_6 ;
  wire \rom_r_addr_reg_rep[4]_i_1_n_7 ;
  wire \rom_r_addr_reg_rep[8]_i_1_n_0 ;
  wire \rom_r_addr_reg_rep[8]_i_1_n_4 ;
  wire \rom_r_addr_reg_rep[8]_i_1_n_5 ;
  wire \rom_r_addr_reg_rep[8]_i_1_n_6 ;
  wire \rom_r_addr_reg_rep[8]_i_1_n_7 ;
  wire \rom_r_addr_rep[0]_i_1_n_0 ;
  wire \rom_r_addr_rep[11]_i_1_n_0 ;
  wire \rom_r_addr_rep[11]_i_3_n_0 ;
  wire \rom_r_addr_rep[11]_i_4_n_0 ;
  wire rom_r_valid;
  wire rom_r_valid_i_1_n_0;
  wire sel;
  wire sram_valid_reg_0;
  wire sys_rst_int;
  wire sys_rst_int_reg;
  wire sys_rst_int_reg_0;
  wire trap_reg;
  wire [3:0]\NLW_rom_r_addr_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rom_r_addr_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rom_r_addr_reg_rep[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rom_r_addr_reg_rep[8]_i_1_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'hB)) 
    \active[0]_i_3 
       (.I0(sys_rst_int_reg_0),
        .I1(\active[0]_i_2 ),
        .O(pcpi_valid_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \active[1]_i_1 
       (.I0(sys_rst_int),
        .I1(boot_reset),
        .O(sys_rst_int_reg_0));
  FDPE boot_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(boot_reg_1),
        .PRE(sys_rst_int),
        .Q(boot_reg_0));
  FDCE cpu_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(boot_ctr_req),
        .Q(cpu_ready));
  LUT2 #(
    .INIT(4'hE)) 
    cpu_rst_i_1
       (.I0(sram_valid_reg_0),
        .I1(cpu_rst_req_reg_n_0),
        .O(cpu_rst0));
  FDPE cpu_rst_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(cpu_rst0),
        .PRE(sys_rst_int),
        .Q(boot_reset));
  FDCE cpu_rst_req_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(cpu_rst_req),
        .Q(cpu_rst_req_reg_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \cpu_state[3]_i_4 
       (.I0(sys_rst_int_reg_0),
        .I1(\cpu_state[3]_i_3 ),
        .O(\cpu_state_reg[5] ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_addr[31]_i_3 
       (.I0(sys_rst_int_reg_0),
        .I1(mem_instr_reg_rep__0),
        .O(trap_reg));
  LUT2 #(
    .INIT(4'hB)) 
    mem_do_rdata_i_3
       (.I0(sys_rst_int_reg_0),
        .I1(mem_do_rinst_reg),
        .O(sys_rst_int_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_rdata_word_reg[0]_i_6 
       (.I0(boot_reg_0),
        .I1(\mem_rdata_word_reg[0]_i_3 ),
        .I2(q_a),
        .O(int_mem_d_resp));
  LUT5 #(
    .INIT(32'hBABF8A80)) 
    ram_reg_0_i_3__2
       (.I0(ram_w_addr),
        .I1(sram_valid_reg_0),
        .I2(ram_reg_0),
        .I3(ram_reg_0_0),
        .I4(ram_reg_0_1),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hBB8BBBBB88B88888)) 
    ram_reg_0_i_4__2
       (.I0(ram_w_addr),
        .I1(sel),
        .I2(cpu_instr),
        .I3(ram_reg_0_2[1]),
        .I4(ram_reg_0_2[0]),
        .I5(boot_reg_0),
        .O(ADDRARDADDR[0]));
  FDCE \ram_w_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[0]),
        .Q(\ram_w_addr_reg[11]_0 [0]));
  FDCE \ram_w_addr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[10]),
        .Q(\ram_w_addr_reg[11]_0 [10]));
  FDCE \ram_w_addr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[11]),
        .Q(\ram_w_addr_reg[11]_0 [11]));
  FDCE \ram_w_addr_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(\<const1> ),
        .Q(ram_w_addr));
  FDCE \ram_w_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[1]),
        .Q(\ram_w_addr_reg[11]_0 [1]));
  FDCE \ram_w_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[2]),
        .Q(\ram_w_addr_reg[11]_0 [2]));
  FDCE \ram_w_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[3]),
        .Q(\ram_w_addr_reg[11]_0 [3]));
  FDCE \ram_w_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[4]),
        .Q(\ram_w_addr_reg[11]_0 [4]));
  FDCE \ram_w_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[5]),
        .Q(\ram_w_addr_reg[11]_0 [5]));
  FDCE \ram_w_addr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[6]),
        .Q(\ram_w_addr_reg[11]_0 [6]));
  FDCE \ram_w_addr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[7]),
        .Q(\ram_w_addr_reg[11]_0 [7]));
  FDCE \ram_w_addr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[8]),
        .Q(\ram_w_addr_reg[11]_0 [8]));
  FDCE \ram_w_addr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reboot_rst),
        .D(rom_r_addr_reg[9]),
        .Q(\ram_w_addr_reg[11]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \rom_r_addr[0]_i_2 
       (.I0(rom_r_addr_reg[0]),
        .O(\rom_r_addr[0]_i_2_n_0 ));
  FDCE \rom_r_addr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[0]_i_1_n_7 ),
        .Q(rom_r_addr_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rom_r_addr_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\rom_r_addr_reg[0]_i_1_n_0 ,\NLW_rom_r_addr_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\rom_r_addr_reg[0]_i_1_n_4 ,\rom_r_addr_reg[0]_i_1_n_5 ,\rom_r_addr_reg[0]_i_1_n_6 ,\rom_r_addr_reg[0]_i_1_n_7 }),
        .S({rom_r_addr_reg[3:1],\rom_r_addr[0]_i_2_n_0 }));
  FDCE \rom_r_addr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[8]_i_1_n_5 ),
        .Q(rom_r_addr_reg[10]));
  FDCE \rom_r_addr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[8]_i_1_n_4 ),
        .Q(rom_r_addr_reg[11]));
  FDCE \rom_r_addr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[0]_i_1_n_6 ),
        .Q(rom_r_addr_reg[1]));
  FDCE \rom_r_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[0]_i_1_n_5 ),
        .Q(rom_r_addr_reg[2]));
  FDCE \rom_r_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[0]_i_1_n_4 ),
        .Q(rom_r_addr_reg[3]));
  FDCE \rom_r_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[4]_i_1_n_7 ),
        .Q(rom_r_addr_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rom_r_addr_reg[4]_i_1 
       (.CI(\rom_r_addr_reg[0]_i_1_n_0 ),
        .CO({\rom_r_addr_reg[4]_i_1_n_0 ,\NLW_rom_r_addr_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\rom_r_addr_reg[4]_i_1_n_4 ,\rom_r_addr_reg[4]_i_1_n_5 ,\rom_r_addr_reg[4]_i_1_n_6 ,\rom_r_addr_reg[4]_i_1_n_7 }),
        .S(rom_r_addr_reg[7:4]));
  FDCE \rom_r_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[4]_i_1_n_6 ),
        .Q(rom_r_addr_reg[5]));
  FDCE \rom_r_addr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[4]_i_1_n_5 ),
        .Q(rom_r_addr_reg[6]));
  FDCE \rom_r_addr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[4]_i_1_n_4 ),
        .Q(rom_r_addr_reg[7]));
  FDCE \rom_r_addr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[8]_i_1_n_7 ),
        .Q(rom_r_addr_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rom_r_addr_reg[8]_i_1 
       (.CI(\rom_r_addr_reg[4]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\rom_r_addr_reg[8]_i_1_n_4 ,\rom_r_addr_reg[8]_i_1_n_5 ,\rom_r_addr_reg[8]_i_1_n_6 ,\rom_r_addr_reg[8]_i_1_n_7 }),
        .S(rom_r_addr_reg[11:8]));
  FDCE \rom_r_addr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg[8]_i_1_n_6 ),
        .Q(rom_r_addr_reg[9]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_rep[0]_i_1_n_0 ),
        .Q(rom_r_addr[0]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg_rep[11]_i_2_n_6 ),
        .Q(rom_r_addr[10]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg_rep[11]_i_2_n_5 ),
        .Q(rom_r_addr[11]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rom_r_addr_reg_rep[11]_i_2 
       (.CI(\rom_r_addr_reg_rep[8]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\rom_r_addr_reg_rep[11]_i_2_n_5 ,\rom_r_addr_reg_rep[11]_i_2_n_6 ,\rom_r_addr_reg_rep[11]_i_2_n_7 }),
        .S({\<const0> ,rom_r_addr_reg[11:9]}));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg_rep[4]_i_1_n_7 ),
        .Q(rom_r_addr[1]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg_rep[4]_i_1_n_6 ),
        .Q(rom_r_addr[2]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg_rep[4]_i_1_n_5 ),
        .Q(rom_r_addr[3]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg_rep[4]_i_1_n_4 ),
        .Q(rom_r_addr[4]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rom_r_addr_reg_rep[4]_i_1 
       (.CI(\<const0> ),
        .CO({\rom_r_addr_reg_rep[4]_i_1_n_0 ,\NLW_rom_r_addr_reg_rep[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(rom_r_addr_reg[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\rom_r_addr_reg_rep[4]_i_1_n_4 ,\rom_r_addr_reg_rep[4]_i_1_n_5 ,\rom_r_addr_reg_rep[4]_i_1_n_6 ,\rom_r_addr_reg_rep[4]_i_1_n_7 }),
        .S(rom_r_addr_reg[4:1]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg_rep[8]_i_1_n_7 ),
        .Q(rom_r_addr[5]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg_rep[8]_i_1_n_6 ),
        .Q(rom_r_addr[6]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg_rep[8]_i_1_n_5 ),
        .Q(rom_r_addr[7]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg_rep[8]_i_1_n_4 ),
        .Q(rom_r_addr[8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rom_r_addr_reg_rep[8]_i_1 
       (.CI(\rom_r_addr_reg_rep[4]_i_1_n_0 ),
        .CO({\rom_r_addr_reg_rep[8]_i_1_n_0 ,\NLW_rom_r_addr_reg_rep[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\rom_r_addr_reg_rep[8]_i_1_n_4 ,\rom_r_addr_reg_rep[8]_i_1_n_5 ,\rom_r_addr_reg_rep[8]_i_1_n_6 ,\rom_r_addr_reg_rep[8]_i_1_n_7 }),
        .S(rom_r_addr_reg[8:5]));
  (* equivalent_register_removal = "no" *) 
  FDCE \rom_r_addr_reg_rep[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\rom_r_addr_rep[11]_i_1_n_0 ),
        .CLR(reboot_rst),
        .D(\rom_r_addr_reg_rep[11]_i_2_n_7 ),
        .Q(rom_r_addr[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \rom_r_addr_rep[0]_i_1 
       (.I0(rom_r_addr_reg[0]),
        .O(\rom_r_addr_rep[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rom_r_addr_rep[11]_i_1 
       (.I0(\rom_r_addr_rep[11]_i_3_n_0 ),
        .I1(\rom_r_addr_rep[11]_i_4_n_0 ),
        .O(\rom_r_addr_rep[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rom_r_addr_rep[11]_i_3 
       (.I0(rom_r_addr_reg[3]),
        .I1(rom_r_addr_reg[4]),
        .I2(rom_r_addr_reg[5]),
        .I3(rom_r_addr_reg[2]),
        .I4(rom_r_addr_reg[0]),
        .I5(rom_r_addr_reg[1]),
        .O(\rom_r_addr_rep[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rom_r_addr_rep[11]_i_4 
       (.I0(rom_r_addr_reg[9]),
        .I1(rom_r_addr_reg[11]),
        .I2(rom_r_addr_reg[10]),
        .I3(rom_r_addr_reg[8]),
        .I4(rom_r_addr_reg[6]),
        .I5(rom_r_addr_reg[7]),
        .O(\rom_r_addr_rep[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    rom_r_valid_i_1
       (.I0(\rom_r_addr_rep[11]_i_3_n_0 ),
        .I1(\rom_r_addr_rep[11]_i_4_n_0 ),
        .I2(rom_r_valid),
        .O(rom_r_valid_i_1_n_0));
  FDPE rom_r_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rom_r_valid_i_1_n_0),
        .PRE(reboot_rst),
        .Q(rom_r_valid));
  sp_rom sp_rom0
       (.Q(rom_r_addr),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .out(out),
        .pwropt(\rom_r_addr_rep[11]_i_1_n_0 ),
        .pwropt_2(sys_rst_int),
        .pwropt_3(cpu_rst_req_reg_n_0),
        .rom_r_valid(rom_r_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sram_valid_i_1
       (.I0(sys_rst_int),
        .I1(cpu_rst_req_reg_n_0),
        .O(reboot_rst));
  FDPE sram_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rom_r_valid),
        .PRE(reboot_rst),
        .Q(sram_valid_reg_0));
endmodule

module int_mem
   (sel_reg,
    sel,
    ram_reg_3,
    \s_sel_reg_reg[0] ,
    boot_reg,
    sys_rst_int_reg,
    cpu_reset,
    pcpi_valid_reg,
    \cpu_state_reg[5] ,
    trap_reg,
    mem_valid_reg,
    mem_valid_reg_0,
    instr_jalr0,
    \mem_rdata_q_reg[14] ,
    \mem_rdata_q_reg[3] ,
    \s_sel_reg_reg[0]_0 ,
    \s_sel_reg_reg[0]_1 ,
    \s_sel_reg_reg[0]_2 ,
    \mem_rdata_q_reg[6] ,
    \s_sel_reg_reg[0]_3 ,
    \mem_rdata_q_reg[11] ,
    \sel_reg_reg[0] ,
    \sel_reg_reg[0]_0 ,
    \sel_reg_reg[0]_1 ,
    \sel_reg_reg[0]_2 ,
    \sel_reg_reg[0]_3 ,
    \sel_reg_reg[0]_4 ,
    \sel_reg_reg[0]_5 ,
    \sel_reg_reg[0]_6 ,
    D,
    \sel_reg_reg[0]_7 ,
    mem_instr_reg_rep,
    \s_sel_reg_reg[0]_4 ,
    q_a,
    \s_sel_reg_reg[0]_5 ,
    \s_sel_reg_reg[0]_6 ,
    \s_sel_reg_reg[0]_7 ,
    \s_sel_reg_reg[0]_8 ,
    \s_sel_reg_reg[0]_9 ,
    \s_sel_reg_reg[0]_10 ,
    \s_sel_reg_reg[0]_11 ,
    \s_sel_reg_reg[0]_12 ,
    \s_sel_reg_reg[0]_13 ,
    \ram_w_addr_reg[11] ,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    out,
    cpu_rst_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    ram_reg_3_3,
    ram_reg_3_4,
    boot_ctr_req,
    \s_sel_reg_reg[0]_14 ,
    boot_reg_0,
    mem_do_rinst_reg,
    \active[0]_i_2 ,
    \cpu_state[3]_i_3 ,
    mem_instr_reg_rep__0,
    instr_jalr_reg,
    instr_jalr_reg_0,
    Q,
    is_beq_bne_blt_bge_bltu_bgeu_reg,
    \decoded_rd_reg[0] ,
    \decoded_rd_reg[1] ,
    \decoded_rd_reg[2] ,
    \decoded_rd_reg[3] ,
    \decoded_rd_reg[4] ,
    \decoded_rs1_reg_rep[0] ,
    cpu_valid,
    s_sel_reg,
    \mem_rdata_q_reg[15] ,
    \mem_rdata_q_reg[0] ,
    pbus_resp,
    cpu_d_resp,
    ram_reg_0,
    ram_reg_0_0,
    cpu_instr,
    ram_reg_0_1,
    p_0_in,
    addr_a,
    data_a,
    WEBWE,
    ram_reg_3_5,
    ram_reg_3_6,
    ram_reg_3_7,
    ram_reg_3_8,
    ram_reg_3_9,
    ram_reg_3_10);
  output sel_reg;
  output sel;
  output [15:0]ram_reg_3;
  output \s_sel_reg_reg[0] ;
  output boot_reg;
  output sys_rst_int_reg;
  output cpu_reset;
  output pcpi_valid_reg;
  output \cpu_state_reg[5] ;
  output trap_reg;
  output mem_valid_reg;
  output mem_valid_reg_0;
  output instr_jalr0;
  output [3:0]\mem_rdata_q_reg[14] ;
  output \mem_rdata_q_reg[3] ;
  output \s_sel_reg_reg[0]_0 ;
  output \s_sel_reg_reg[0]_1 ;
  output \s_sel_reg_reg[0]_2 ;
  output \mem_rdata_q_reg[6] ;
  output \s_sel_reg_reg[0]_3 ;
  output [4:0]\mem_rdata_q_reg[11] ;
  output \sel_reg_reg[0] ;
  output \sel_reg_reg[0]_0 ;
  output \sel_reg_reg[0]_1 ;
  output \sel_reg_reg[0]_2 ;
  output \sel_reg_reg[0]_3 ;
  output \sel_reg_reg[0]_4 ;
  output \sel_reg_reg[0]_5 ;
  output \sel_reg_reg[0]_6 ;
  output [0:0]D;
  output \sel_reg_reg[0]_7 ;
  output mem_instr_reg_rep;
  output \s_sel_reg_reg[0]_4 ;
  output [6:0]q_a;
  output \s_sel_reg_reg[0]_5 ;
  output \s_sel_reg_reg[0]_6 ;
  output \s_sel_reg_reg[0]_7 ;
  output \s_sel_reg_reg[0]_8 ;
  output \s_sel_reg_reg[0]_9 ;
  output \s_sel_reg_reg[0]_10 ;
  output \s_sel_reg_reg[0]_11 ;
  output \s_sel_reg_reg[0]_12 ;
  output \s_sel_reg_reg[0]_13 ;
  output [11:0]\ram_w_addr_reg[11] ;
  output [7:0]ram_reg_3_0;
  output [7:0]ram_reg_3_1;
  output [7:0]ram_reg_3_2;
  output [31:0]out;
  input cpu_rst_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input [43:0]ram_reg_3_3;
  input ram_reg_3_4;
  input [0:0]boot_ctr_req;
  input \s_sel_reg_reg[0]_14 ;
  input boot_reg_0;
  input mem_do_rinst_reg;
  input \active[0]_i_2 ;
  input [0:0]\cpu_state[3]_i_3 ;
  input mem_instr_reg_rep__0;
  input instr_jalr_reg;
  input instr_jalr_reg_0;
  input [6:0]Q;
  input is_beq_bne_blt_bge_bltu_bgeu_reg;
  input \decoded_rd_reg[0] ;
  input \decoded_rd_reg[1] ;
  input \decoded_rd_reg[2] ;
  input \decoded_rd_reg[3] ;
  input \decoded_rd_reg[4] ;
  input \decoded_rs1_reg_rep[0] ;
  input cpu_valid;
  input [0:0]s_sel_reg;
  input \mem_rdata_q_reg[15] ;
  input \mem_rdata_q_reg[0] ;
  input [7:0]pbus_resp;
  input [8:0]cpu_d_resp;
  input ram_reg_0;
  input [1:0]ram_reg_0_0;
  input cpu_instr;
  input ram_reg_0_1;
  input [3:0]p_0_in;
  input [13:0]addr_a;
  input [7:0]data_a;
  input [0:0]WEBWE;
  input [7:0]ram_reg_3_5;
  input [0:0]ram_reg_3_6;
  input [7:0]ram_reg_3_7;
  input [0:0]ram_reg_3_8;
  input [7:0]ram_reg_3_9;
  input [0:0]ram_reg_3_10;

  wire [0:0]D;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire \active[0]_i_2 ;
  wire [13:0]addr_a;
  wire boot_ctr0_n_0;
  wire [0:0]boot_ctr_req;
  wire boot_reg;
  wire boot_reg_0;
  wire clk_IBUF_BUFG;
  wire [8:0]cpu_d_resp;
  wire cpu_instr;
  wire cpu_ready;
  wire cpu_reset;
  wire cpu_rst_req;
  wire [0:0]\cpu_state[3]_i_3 ;
  wire \cpu_state_reg[5] ;
  wire cpu_valid;
  wire [7:0]data_a;
  wire \decoded_rd_reg[0] ;
  wire \decoded_rd_reg[1] ;
  wire \decoded_rd_reg[2] ;
  wire \decoded_rd_reg[3] ;
  wire \decoded_rd_reg[4] ;
  wire \decoded_rs1_reg_rep[0] ;
  wire ibus_merge_n_2;
  wire instr_jalr0;
  wire instr_jalr_reg;
  wire instr_jalr_reg_0;
  wire [1:1]int_mem_d_resp;
  wire int_sram_n_38;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg;
  wire mem_do_rinst_reg;
  wire mem_instr_reg_rep;
  wire mem_instr_reg_rep__0;
  wire \mem_rdata_q_reg[0] ;
  wire [4:0]\mem_rdata_q_reg[11] ;
  wire [3:0]\mem_rdata_q_reg[14] ;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[6] ;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire [31:0]out;
  wire [3:0]p_0_in;
  wire [7:0]pbus_resp;
  wire pcpi_valid_reg;
  wire [6:0]q_a;
  wire [68:0]ram_i_req;
  wire [8:0]ram_i_resp;
  wire ram_reg_0;
  wire [1:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire [15:0]ram_reg_3;
  wire [7:0]ram_reg_3_0;
  wire [7:0]ram_reg_3_1;
  wire [0:0]ram_reg_3_10;
  wire [7:0]ram_reg_3_2;
  wire [43:0]ram_reg_3_3;
  wire ram_reg_3_4;
  wire [7:0]ram_reg_3_5;
  wire [0:0]ram_reg_3_6;
  wire [7:0]ram_reg_3_7;
  wire [0:0]ram_reg_3_8;
  wire [7:0]ram_reg_3_9;
  wire [11:0]\ram_w_addr_reg[11] ;
  wire [0:0]s_sel_reg;
  wire \s_sel_reg_reg[0] ;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire \s_sel_reg_reg[0]_10 ;
  wire \s_sel_reg_reg[0]_11 ;
  wire \s_sel_reg_reg[0]_12 ;
  wire \s_sel_reg_reg[0]_13 ;
  wire \s_sel_reg_reg[0]_14 ;
  wire \s_sel_reg_reg[0]_2 ;
  wire \s_sel_reg_reg[0]_3 ;
  wire \s_sel_reg_reg[0]_4 ;
  wire \s_sel_reg_reg[0]_5 ;
  wire \s_sel_reg_reg[0]_6 ;
  wire \s_sel_reg_reg[0]_7 ;
  wire \s_sel_reg_reg[0]_8 ;
  wire \s_sel_reg_reg[0]_9 ;
  wire sel;
  wire sel_reg;
  wire \sel_reg_reg[0] ;
  wire \sel_reg_reg[0]_0 ;
  wire \sel_reg_reg[0]_1 ;
  wire \sel_reg_reg[0]_2 ;
  wire \sel_reg_reg[0]_3 ;
  wire \sel_reg_reg[0]_4 ;
  wire \sel_reg_reg[0]_5 ;
  wire \sel_reg_reg[0]_6 ;
  wire \sel_reg_reg[0]_7 ;
  wire sys_rst_int;
  wire sys_rst_int_reg;
  wire trap_reg;

  boot_ctr boot_ctr0
       (.ADDRARDADDR(ram_i_req[51:50]),
        .\active[0]_i_2 (\active[0]_i_2 ),
        .boot_ctr_req(boot_ctr_req),
        .boot_reg_0(boot_reg),
        .boot_reg_1(boot_reg_0),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_instr(cpu_instr),
        .cpu_ready(cpu_ready),
        .cpu_rst_req(cpu_rst_req),
        .\cpu_state[3]_i_3 (\cpu_state[3]_i_3 ),
        .\cpu_state_reg[5] (\cpu_state_reg[5] ),
        .int_mem_d_resp(int_mem_d_resp),
        .mem_do_rinst_reg(mem_do_rinst_reg),
        .mem_instr_reg_rep__0(mem_instr_reg_rep__0),
        .\mem_rdata_word_reg[0]_i_3 (\s_sel_reg_reg[0] ),
        .out(out),
        .pcpi_valid_reg(pcpi_valid_reg),
        .q_a(int_sram_n_38),
        .ram_reg_0(ibus_merge_n_2),
        .ram_reg_0_0(sel_reg),
        .ram_reg_0_1(ram_reg_0_1),
        .ram_reg_0_2(ram_reg_0_0),
        .\ram_w_addr_reg[11]_0 (\ram_w_addr_reg[11] ),
        .sel(sel),
        .sram_valid_reg_0(boot_ctr0_n_0),
        .sys_rst_int(sys_rst_int),
        .sys_rst_int_reg(sys_rst_int_reg),
        .sys_rst_int_reg_0(cpu_reset),
        .trap_reg(trap_reg));
  split__parameterized2 data_bootctr_split
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\s_sel_reg_reg[0]_0 (\s_sel_reg_reg[0] ),
        .\s_sel_reg_reg[0]_1 (\s_sel_reg_reg[0]_14 ),
        .sys_rst_int(sys_rst_int));
  merge ibus_merge
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_d_resp(cpu_d_resp[0]),
        .cpu_instr(cpu_instr),
        .\mem_rdata_q_reg[7] (\mem_rdata_q_reg[15] ),
        .p_0_in(p_0_in),
        .ram_i_req({ram_i_req[68],ram_i_req[3:0]}),
        .ram_i_resp({ram_i_resp[8],ram_i_resp[0]}),
        .ram_reg_0(boot_ctr0_n_0),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0[1]),
        .s_sel_reg(s_sel_reg),
        .sel(sel),
        .sel_en_reg_0(ibus_merge_n_2),
        .\sel_reg_reg[0]_0 (sel_reg),
        .\sel_reg_reg[0]_1 (\sel_reg_reg[0] ),
        .sys_rst_int(sys_rst_int));
  sram int_sram
       (.D(D),
        .Q(Q),
        .WEBWE(WEBWE),
        .addr_a(addr_a),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_d_resp(cpu_d_resp[8:1]),
        .cpu_ready(cpu_ready),
        .cpu_valid(cpu_valid),
        .data_a(data_a),
        .\decoded_rd_reg[0] (\decoded_rd_reg[0] ),
        .\decoded_rd_reg[0]_0 (\sel_reg_reg[0] ),
        .\decoded_rd_reg[1] (\decoded_rd_reg[1] ),
        .\decoded_rd_reg[2] (\decoded_rd_reg[2] ),
        .\decoded_rd_reg[3] (\decoded_rd_reg[3] ),
        .\decoded_rd_reg[4] (\decoded_rd_reg[4] ),
        .\decoded_rs1_reg_rep[0] (\decoded_rs1_reg_rep[0] ),
        .instr_jal_reg(\s_sel_reg_reg[0] ),
        .instr_jalr0(instr_jalr0),
        .instr_jalr_reg(instr_jalr_reg),
        .instr_jalr_reg_0(instr_jalr_reg_0),
        .int_mem_d_resp(int_mem_d_resp),
        .is_beq_bne_blt_bge_bltu_bgeu_reg(is_beq_bne_blt_bge_bltu_bgeu_reg),
        .mem_instr_reg_rep(mem_instr_reg_rep),
        .\mem_rdata_q_reg[0] (\mem_rdata_q_reg[0] ),
        .\mem_rdata_q_reg[11] (\mem_rdata_q_reg[11] ),
        .\mem_rdata_q_reg[14] (\mem_rdata_q_reg[14] ),
        .\mem_rdata_q_reg[15] (\mem_rdata_q_reg[15] ),
        .\mem_rdata_q_reg[3] (\mem_rdata_q_reg[3] ),
        .\mem_rdata_q_reg[6] (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[8] (sel_reg),
        .mem_valid_reg(mem_valid_reg),
        .mem_valid_reg_0(mem_valid_reg_0),
        .pbus_resp(pbus_resp),
        .q_a({q_a,int_sram_n_38}),
        .ram_i_req({ram_i_req[68],ram_i_req[51:50],ram_i_req[3:0]}),
        .ram_reg_3({ram_i_resp[8],ram_i_resp[0]}),
        .ram_reg_3_0(ram_reg_3_0),
        .ram_reg_3_1(ram_reg_3),
        .ram_reg_3_10(ram_reg_3_9),
        .ram_reg_3_11(ram_reg_3_10),
        .ram_reg_3_2(ram_reg_3_1),
        .ram_reg_3_3(ram_reg_3_2),
        .ram_reg_3_4(ram_reg_3_4),
        .ram_reg_3_5(ram_reg_3_3),
        .ram_reg_3_6(ram_reg_3_5),
        .ram_reg_3_7(ram_reg_3_6),
        .ram_reg_3_8(ram_reg_3_7),
        .ram_reg_3_9(ram_reg_3_8),
        .s_sel_reg(s_sel_reg),
        .\s_sel_reg_reg[0] (\s_sel_reg_reg[0]_0 ),
        .\s_sel_reg_reg[0]_0 (\s_sel_reg_reg[0]_1 ),
        .\s_sel_reg_reg[0]_1 (\s_sel_reg_reg[0]_2 ),
        .\s_sel_reg_reg[0]_10 (\s_sel_reg_reg[0]_11 ),
        .\s_sel_reg_reg[0]_11 (\s_sel_reg_reg[0]_12 ),
        .\s_sel_reg_reg[0]_12 (\s_sel_reg_reg[0]_13 ),
        .\s_sel_reg_reg[0]_2 (\s_sel_reg_reg[0]_3 ),
        .\s_sel_reg_reg[0]_3 (\s_sel_reg_reg[0]_4 ),
        .\s_sel_reg_reg[0]_4 (\s_sel_reg_reg[0]_5 ),
        .\s_sel_reg_reg[0]_5 (\s_sel_reg_reg[0]_6 ),
        .\s_sel_reg_reg[0]_6 (\s_sel_reg_reg[0]_7 ),
        .\s_sel_reg_reg[0]_7 (\s_sel_reg_reg[0]_8 ),
        .\s_sel_reg_reg[0]_8 (\s_sel_reg_reg[0]_9 ),
        .\s_sel_reg_reg[0]_9 (\s_sel_reg_reg[0]_10 ),
        .\sel_reg_reg[0] (\sel_reg_reg[0]_0 ),
        .\sel_reg_reg[0]_0 (\sel_reg_reg[0]_1 ),
        .\sel_reg_reg[0]_1 (\sel_reg_reg[0]_2 ),
        .\sel_reg_reg[0]_2 (\sel_reg_reg[0]_3 ),
        .\sel_reg_reg[0]_3 (\sel_reg_reg[0]_4 ),
        .\sel_reg_reg[0]_4 (\sel_reg_reg[0]_5 ),
        .\sel_reg_reg[0]_5 (\sel_reg_reg[0]_6 ),
        .\sel_reg_reg[0]_6 (\sel_reg_reg[0]_7 ),
        .sys_rst_int(sys_rst_int));
endmodule

module iob_knn
   (slaves_resp,
    KNN_RESET,
    DONE,
    Q,
    slaves_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    \KNN_RESET_reg[0]_0 ,
    \DONE_reg[0]_0 ,
    E,
    \DATA_1_reg[31]_0 ,
    \DATA_2_reg[31]_0 );
  output [0:0]slaves_resp;
  output KNN_RESET;
  output DONE;
  output [7:0]Q;
  input [32:0]slaves_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input \KNN_RESET_reg[0]_0 ;
  input \DONE_reg[0]_0 ;
  input [0:0]E;
  input [0:0]\DATA_1_reg[31]_0 ;
  input [0:0]\DATA_2_reg[31]_0 ;

  wire \<const1> ;
  wire [0:0]\DATA_1_reg[31]_0 ;
  wire \DATA_1_reg_n_0_[0] ;
  wire \DATA_1_reg_n_0_[10] ;
  wire \DATA_1_reg_n_0_[11] ;
  wire \DATA_1_reg_n_0_[12] ;
  wire \DATA_1_reg_n_0_[13] ;
  wire \DATA_1_reg_n_0_[14] ;
  wire \DATA_1_reg_n_0_[15] ;
  wire \DATA_1_reg_n_0_[1] ;
  wire \DATA_1_reg_n_0_[2] ;
  wire \DATA_1_reg_n_0_[3] ;
  wire \DATA_1_reg_n_0_[4] ;
  wire \DATA_1_reg_n_0_[5] ;
  wire \DATA_1_reg_n_0_[6] ;
  wire \DATA_1_reg_n_0_[7] ;
  wire \DATA_1_reg_n_0_[8] ;
  wire \DATA_1_reg_n_0_[9] ;
  wire [0:0]\DATA_2_reg[31]_0 ;
  wire \DATA_2_reg_n_0_[0] ;
  wire \DATA_2_reg_n_0_[10] ;
  wire \DATA_2_reg_n_0_[11] ;
  wire \DATA_2_reg_n_0_[12] ;
  wire \DATA_2_reg_n_0_[13] ;
  wire \DATA_2_reg_n_0_[14] ;
  wire \DATA_2_reg_n_0_[15] ;
  wire \DATA_2_reg_n_0_[1] ;
  wire \DATA_2_reg_n_0_[2] ;
  wire \DATA_2_reg_n_0_[3] ;
  wire \DATA_2_reg_n_0_[4] ;
  wire \DATA_2_reg_n_0_[5] ;
  wire \DATA_2_reg_n_0_[6] ;
  wire \DATA_2_reg_n_0_[7] ;
  wire \DATA_2_reg_n_0_[8] ;
  wire \DATA_2_reg_n_0_[9] ;
  wire [15:0]DATA_Y1;
  wire [15:0]DATA_Y2;
  wire DONE;
  wire \DONE_reg[0]_0 ;
  wire [0:0]E;
  wire KNN_RESET;
  wire \KNN_RESET_reg[0]_0 ;
  wire [7:0]Q;
  wire [3:0]SEL;
  wire clk_IBUF_BUFG;
  wire [32:0]slaves_req;
  wire [0:0]slaves_resp;
  wire sys_rst_int;

  FDCE \DATA_1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[0]),
        .Q(\DATA_1_reg_n_0_[0] ));
  FDCE \DATA_1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[10]),
        .Q(\DATA_1_reg_n_0_[10] ));
  FDCE \DATA_1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[11]),
        .Q(\DATA_1_reg_n_0_[11] ));
  FDCE \DATA_1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[12]),
        .Q(\DATA_1_reg_n_0_[12] ));
  FDCE \DATA_1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[13]),
        .Q(\DATA_1_reg_n_0_[13] ));
  FDCE \DATA_1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[14]),
        .Q(\DATA_1_reg_n_0_[14] ));
  FDCE \DATA_1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[15]),
        .Q(\DATA_1_reg_n_0_[15] ));
  FDCE \DATA_1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[16]),
        .Q(DATA_Y1[0]));
  FDCE \DATA_1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[17]),
        .Q(DATA_Y1[1]));
  FDCE \DATA_1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[18]),
        .Q(DATA_Y1[2]));
  FDCE \DATA_1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[19]),
        .Q(DATA_Y1[3]));
  FDCE \DATA_1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(\DATA_1_reg_n_0_[1] ));
  FDCE \DATA_1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[20]),
        .Q(DATA_Y1[4]));
  FDCE \DATA_1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[21]),
        .Q(DATA_Y1[5]));
  FDCE \DATA_1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[22]),
        .Q(DATA_Y1[6]));
  FDCE \DATA_1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[23]),
        .Q(DATA_Y1[7]));
  FDCE \DATA_1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[24]),
        .Q(DATA_Y1[8]));
  FDCE \DATA_1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[25]),
        .Q(DATA_Y1[9]));
  FDCE \DATA_1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[26]),
        .Q(DATA_Y1[10]));
  FDCE \DATA_1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[27]),
        .Q(DATA_Y1[11]));
  FDCE \DATA_1_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[28]),
        .Q(DATA_Y1[12]));
  FDCE \DATA_1_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[29]),
        .Q(DATA_Y1[13]));
  FDCE \DATA_1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(\DATA_1_reg_n_0_[2] ));
  FDCE \DATA_1_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[30]),
        .Q(DATA_Y1[14]));
  FDCE \DATA_1_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[31]),
        .Q(DATA_Y1[15]));
  FDCE \DATA_1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(\DATA_1_reg_n_0_[3] ));
  FDCE \DATA_1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[4]),
        .Q(\DATA_1_reg_n_0_[4] ));
  FDCE \DATA_1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[5]),
        .Q(\DATA_1_reg_n_0_[5] ));
  FDCE \DATA_1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[6]),
        .Q(\DATA_1_reg_n_0_[6] ));
  FDCE \DATA_1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[7]),
        .Q(\DATA_1_reg_n_0_[7] ));
  FDCE \DATA_1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[8]),
        .Q(\DATA_1_reg_n_0_[8] ));
  FDCE \DATA_1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_1_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[9]),
        .Q(\DATA_1_reg_n_0_[9] ));
  FDCE \DATA_2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[0]),
        .Q(\DATA_2_reg_n_0_[0] ));
  FDCE \DATA_2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[10]),
        .Q(\DATA_2_reg_n_0_[10] ));
  FDCE \DATA_2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[11]),
        .Q(\DATA_2_reg_n_0_[11] ));
  FDCE \DATA_2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[12]),
        .Q(\DATA_2_reg_n_0_[12] ));
  FDCE \DATA_2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[13]),
        .Q(\DATA_2_reg_n_0_[13] ));
  FDCE \DATA_2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[14]),
        .Q(\DATA_2_reg_n_0_[14] ));
  FDCE \DATA_2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[15]),
        .Q(\DATA_2_reg_n_0_[15] ));
  FDCE \DATA_2_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[16]),
        .Q(DATA_Y2[0]));
  FDCE \DATA_2_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[17]),
        .Q(DATA_Y2[1]));
  FDCE \DATA_2_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[18]),
        .Q(DATA_Y2[2]));
  FDCE \DATA_2_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[19]),
        .Q(DATA_Y2[3]));
  FDCE \DATA_2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(\DATA_2_reg_n_0_[1] ));
  FDCE \DATA_2_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[20]),
        .Q(DATA_Y2[4]));
  FDCE \DATA_2_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[21]),
        .Q(DATA_Y2[5]));
  FDCE \DATA_2_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[22]),
        .Q(DATA_Y2[6]));
  FDCE \DATA_2_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[23]),
        .Q(DATA_Y2[7]));
  FDCE \DATA_2_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[24]),
        .Q(DATA_Y2[8]));
  FDCE \DATA_2_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[25]),
        .Q(DATA_Y2[9]));
  FDCE \DATA_2_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[26]),
        .Q(DATA_Y2[10]));
  FDCE \DATA_2_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[27]),
        .Q(DATA_Y2[11]));
  FDCE \DATA_2_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[28]),
        .Q(DATA_Y2[12]));
  FDCE \DATA_2_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[29]),
        .Q(DATA_Y2[13]));
  FDCE \DATA_2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(\DATA_2_reg_n_0_[2] ));
  FDCE \DATA_2_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[30]),
        .Q(DATA_Y2[14]));
  FDCE \DATA_2_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[31]),
        .Q(DATA_Y2[15]));
  FDCE \DATA_2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(\DATA_2_reg_n_0_[3] ));
  FDCE \DATA_2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[4]),
        .Q(\DATA_2_reg_n_0_[4] ));
  FDCE \DATA_2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[5]),
        .Q(\DATA_2_reg_n_0_[5] ));
  FDCE \DATA_2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[6]),
        .Q(\DATA_2_reg_n_0_[6] ));
  FDCE \DATA_2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[7]),
        .Q(\DATA_2_reg_n_0_[7] ));
  FDCE \DATA_2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[8]),
        .Q(\DATA_2_reg_n_0_[8] ));
  FDCE \DATA_2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\DATA_2_reg[31]_0 ),
        .CLR(sys_rst_int),
        .D(slaves_req[9]),
        .Q(\DATA_2_reg_n_0_[9] ));
  FDCE \DONE_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\DONE_reg[0]_0 ),
        .Q(DONE));
  FDCE \KNN_RESET_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\KNN_RESET_reg[0]_0 ),
        .Q(KNN_RESET));
  FDCE \SEL_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[0]),
        .Q(SEL[0]));
  FDCE \SEL_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[1]),
        .Q(SEL[1]));
  FDCE \SEL_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[2]),
        .Q(SEL[2]));
  FDCE \SEL_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(sys_rst_int),
        .D(slaves_req[3]),
        .Q(SEL[3]));
  VCC VCC
       (.P(\<const1> ));
  FDCE \ready_int_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(slaves_req[32]),
        .Q(slaves_resp));
  sorter sorter0
       (.KNN_RESET(KNN_RESET),
        .Q({DATA_Y1,\DATA_1_reg_n_0_[15] ,\DATA_1_reg_n_0_[14] ,\DATA_1_reg_n_0_[13] ,\DATA_1_reg_n_0_[12] ,\DATA_1_reg_n_0_[11] ,\DATA_1_reg_n_0_[10] ,\DATA_1_reg_n_0_[9] ,\DATA_1_reg_n_0_[8] ,\DATA_1_reg_n_0_[7] ,\DATA_1_reg_n_0_[6] ,\DATA_1_reg_n_0_[5] ,\DATA_1_reg_n_0_[4] ,\DATA_1_reg_n_0_[3] ,\DATA_1_reg_n_0_[2] ,\DATA_1_reg_n_0_[1] ,\DATA_1_reg_n_0_[0] }),
        .\SEL_reg[3] (Q),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\idx_cnt_reg[0]_0 (DONE),
        .\idx_out_reg[0]_0 (SEL),
        .p_1_out__1_0({DATA_Y2,\DATA_2_reg_n_0_[15] ,\DATA_2_reg_n_0_[14] ,\DATA_2_reg_n_0_[13] ,\DATA_2_reg_n_0_[12] ,\DATA_2_reg_n_0_[11] ,\DATA_2_reg_n_0_[10] ,\DATA_2_reg_n_0_[9] ,\DATA_2_reg_n_0_[8] ,\DATA_2_reg_n_0_[7] ,\DATA_2_reg_n_0_[6] ,\DATA_2_reg_n_0_[5] ,\DATA_2_reg_n_0_[4] ,\DATA_2_reg_n_0_[3] ,\DATA_2_reg_n_0_[2] ,\DATA_2_reg_n_0_[1] ,\DATA_2_reg_n_0_[0] }),
        .slaves_req(slaves_req[32]),
        .sys_rst_int(sys_rst_int));
endmodule

module iob_picorv32
   (trap_reg,
    cpu_instr,
    cpu_valid,
    pcpi_valid_reg,
    mem_instr_reg_rep,
    \mem_rdata_q_reg[5] ,
    \mem_rdata_q_reg[0] ,
    Q,
    \cpu_state_reg[5] ,
    \mem_rdata_q_reg[7] ,
    \send_bitcnt_reg[2] ,
    \mem_addr_reg[4] ,
    \mem_addr_reg[31] ,
    addr_a,
    boot_reg,
    mem_instr_reg_rep_0,
    \mem_rdata_q_reg[6] ,
    \mem_state_reg[0] ,
    \mem_rdata_q_reg[15] ,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[11] ,
    \mem_rdata_q_reg[9] ,
    \mem_rdata_q_reg[10] ,
    \mem_wordsize_reg[1] ,
    cpu_d_req,
    mem_valid_reg,
    mem_valid_reg_0,
    cpu_rst_req,
    \mem_wdata_reg[31] ,
    boot_ctr_req,
    WEBWE,
    p_0_in,
    \mem_wstrb_reg[1] ,
    \mem_wstrb_reg[2] ,
    \mem_wstrb_reg[3] ,
    data_a,
    \mem_wdata_reg[15] ,
    \mem_wdata_reg[23] ,
    \mem_wdata_reg[31]_0 ,
    ram_i_req,
    \mem_addr_reg[30] ,
    rst_soft,
    \mem_wdata_reg[7] ,
    \send_counter_reg[15] ,
    E,
    \mem_addr_reg[4]_0 ,
    \mem_addr_reg[31]_0 ,
    tx_en_reg,
    recv_buf_valid_reg,
    \TIMER_RESET_reg[0] ,
    \TIMER_SAMPLE_reg[0] ,
    \TIMER_ENABLE_reg[0] ,
    \DONE_reg[0] ,
    \KNN_RESET_reg[0] ,
    slaves_resp,
    \mem_addr_reg[2] ,
    \mem_addr_reg[30]_0 ,
    \mem_addr_reg[30]_1 ,
    \mem_addr_reg[30]_2 ,
    \mem_addr_reg[30]_3 ,
    \mem_addr_reg[30]_4 ,
    \mem_addr_reg[30]_5 ,
    \mem_addr_reg[31]_1 ,
    \mem_addr_reg[29] ,
    \mem_addr_reg[29]_0 ,
    instr_jal_reg,
    clk_IBUF_BUFG,
    cpu_reset,
    instr_jalr0,
    D,
    \decoded_imm_uj_reg[29] ,
    is_beq_bne_blt_bge_bltu_bgeu_reg,
    is_beq_bne_blt_bge_bltu_bgeu_reg_0,
    \send_bitcnt_reg[3] ,
    recv_buf_valid_reg_0,
    slaves_req,
    recv_buf_valid_reg_1,
    pbus_req,
    ram_reg_3,
    mem_do_rinst_reg,
    cpu_ready_reg,
    \mem_rdata_q_reg[1] ,
    cpu_d_resp,
    instr_jalr_reg,
    \mem_rdata_q_reg[2] ,
    \mem_rdata_q_reg[3] ,
    \mem_rdata_q_reg[4] ,
    \mem_rdata_q_reg[5]_0 ,
    \mem_rdata_q_reg[6]_0 ,
    mem_instr_reg_rep__0,
    \cpu_state_reg[3] ,
    \mem_rdata_q_reg[8]_0 ,
    \mem_rdata_q_reg[9]_0 ,
    \mem_rdata_word_reg[2] ,
    \mem_rdata_q_reg[10]_0 ,
    \mem_rdata_word_reg[3] ,
    \mem_rdata_q_reg[11]_0 ,
    \mem_rdata_word_reg[4] ,
    \mem_rdata_word_reg[4]_i_1 ,
    \mem_rdata_word_reg[5] ,
    \mem_rdata_word_reg[5]_i_1 ,
    \mem_rdata_word_reg[6]_i_1 ,
    \mem_rdata_q_reg[7]_0 ,
    \mem_rdata_word_reg[7]_i_1 ,
    \mem_rdata_q_reg[15]_0 ,
    is_beq_bne_blt_bge_bltu_bgeu_reg_1,
    sel_reg,
    ram_i_resp,
    s_sel_reg,
    \mem_rdata_q_reg[31] ,
    q_a,
    \mem_rdata_q_reg[31]_0 ,
    \mem_rdata_q_reg[16] ,
    \mem_rdata_q_reg[31]_1 ,
    \mem_rdata_q_reg[17] ,
    \mem_rdata_q_reg[18] ,
    \mem_rdata_q_reg[19] ,
    \mem_rdata_q_reg[20] ,
    \mem_rdata_q_reg[21] ,
    \mem_rdata_q_reg[22] ,
    \mem_rdata_q_reg[23] ,
    \mem_rdata_q_reg[31]_2 ,
    \mem_rdata_q_reg[24] ,
    \mem_rdata_q_reg[25] ,
    \mem_rdata_q_reg[26] ,
    \mem_rdata_q_reg[27] ,
    \mem_rdata_q_reg[28] ,
    \mem_rdata_q_reg[29] ,
    \mem_rdata_q_reg[30] ,
    \mem_rdata_q_reg[31]_3 ,
    ram_reg_3_0,
    sel,
    out,
    \send_pattern_reg[7] ,
    \send_bitcnt_reg[3]_0 ,
    CO,
    \send_counter_reg[0] ,
    send_counter0,
    \send_counter_reg[15]_0 ,
    \send_bitcnt_reg[0] ,
    tx_en,
    recv_buf_valid_reg_2,
    recv_buf_valid,
    TIMER_RESET,
    \TIMER_SAMPLE_reg[0]_0 ,
    TIMER_ENABLE,
    DONE,
    KNN_RESET,
    \mem_wdata_reg[0] ,
    \decoded_imm_uj_reg[14] ,
    \mem_rdata_q_reg[7]_1 ,
    \decoded_rd_reg[4] ,
    rd_reg__0,
    \mem_rdata_q[6]_i_5 );
  output trap_reg;
  output cpu_instr;
  output cpu_valid;
  output pcpi_valid_reg;
  output mem_instr_reg_rep;
  output \mem_rdata_q_reg[5] ;
  output \mem_rdata_q_reg[0] ;
  output [6:0]Q;
  output [0:0]\cpu_state_reg[5] ;
  output \mem_rdata_q_reg[7] ;
  output [2:0]\send_bitcnt_reg[2] ;
  output \mem_addr_reg[4] ;
  output [6:0]\mem_addr_reg[31] ;
  output [13:0]addr_a;
  output boot_reg;
  output mem_instr_reg_rep_0;
  output \mem_rdata_q_reg[6] ;
  output \mem_state_reg[0] ;
  output \mem_rdata_q_reg[15] ;
  output \mem_rdata_q_reg[8] ;
  output \mem_rdata_q_reg[11] ;
  output \mem_rdata_q_reg[9] ;
  output \mem_rdata_q_reg[10] ;
  output \mem_wordsize_reg[1] ;
  output [0:0]cpu_d_req;
  output mem_valid_reg;
  output mem_valid_reg_0;
  output cpu_rst_req;
  output [31:0]\mem_wdata_reg[31] ;
  output [0:0]boot_ctr_req;
  output [0:0]WEBWE;
  output [3:0]p_0_in;
  output [0:0]\mem_wstrb_reg[1] ;
  output [0:0]\mem_wstrb_reg[2] ;
  output [0:0]\mem_wstrb_reg[3] ;
  output [7:0]data_a;
  output [7:0]\mem_wdata_reg[15] ;
  output [7:0]\mem_wdata_reg[23] ;
  output [7:0]\mem_wdata_reg[31]_0 ;
  output [43:0]ram_i_req;
  output \mem_addr_reg[30] ;
  output rst_soft;
  output [8:0]\mem_wdata_reg[7] ;
  output [15:0]\send_counter_reg[15] ;
  output [0:0]E;
  output [0:0]\mem_addr_reg[4]_0 ;
  output [0:0]\mem_addr_reg[31]_0 ;
  output tx_en_reg;
  output recv_buf_valid_reg;
  output \TIMER_RESET_reg[0] ;
  output \TIMER_SAMPLE_reg[0] ;
  output \TIMER_ENABLE_reg[0] ;
  output \DONE_reg[0] ;
  output \KNN_RESET_reg[0] ;
  output [0:0]slaves_resp;
  output \mem_addr_reg[2] ;
  output \mem_addr_reg[30]_0 ;
  output \mem_addr_reg[30]_1 ;
  output \mem_addr_reg[30]_2 ;
  output \mem_addr_reg[30]_3 ;
  output \mem_addr_reg[30]_4 ;
  output \mem_addr_reg[30]_5 ;
  output [0:0]\mem_addr_reg[31]_1 ;
  output [0:0]\mem_addr_reg[29] ;
  output [0:0]\mem_addr_reg[29]_0 ;
  input instr_jal_reg;
  input clk_IBUF_BUFG;
  input cpu_reset;
  input instr_jalr0;
  input [0:0]D;
  input \decoded_imm_uj_reg[29] ;
  input is_beq_bne_blt_bge_bltu_bgeu_reg;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  input [3:0]\send_bitcnt_reg[3] ;
  input recv_buf_valid_reg_0;
  input [20:0]slaves_req;
  input recv_buf_valid_reg_1;
  input [3:0]pbus_req;
  input ram_reg_3;
  input mem_do_rinst_reg;
  input cpu_ready_reg;
  input \mem_rdata_q_reg[1] ;
  input [6:0]cpu_d_resp;
  input instr_jalr_reg;
  input \mem_rdata_q_reg[2] ;
  input \mem_rdata_q_reg[3] ;
  input \mem_rdata_q_reg[4] ;
  input \mem_rdata_q_reg[5]_0 ;
  input \mem_rdata_q_reg[6]_0 ;
  input mem_instr_reg_rep__0;
  input \cpu_state_reg[3] ;
  input \mem_rdata_q_reg[8]_0 ;
  input \mem_rdata_q_reg[9]_0 ;
  input \mem_rdata_word_reg[2] ;
  input \mem_rdata_q_reg[10]_0 ;
  input \mem_rdata_word_reg[3] ;
  input \mem_rdata_q_reg[11]_0 ;
  input \mem_rdata_word_reg[4] ;
  input \mem_rdata_word_reg[4]_i_1 ;
  input \mem_rdata_word_reg[5] ;
  input \mem_rdata_word_reg[5]_i_1 ;
  input \mem_rdata_word_reg[6]_i_1 ;
  input \mem_rdata_q_reg[7]_0 ;
  input \mem_rdata_word_reg[7]_i_1 ;
  input \mem_rdata_q_reg[15]_0 ;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_1;
  input sel_reg;
  input [15:0]ram_i_resp;
  input [0:0]s_sel_reg;
  input \mem_rdata_q_reg[31] ;
  input [7:0]q_a;
  input \mem_rdata_q_reg[31]_0 ;
  input \mem_rdata_q_reg[16] ;
  input [0:0]\mem_rdata_q_reg[31]_1 ;
  input \mem_rdata_q_reg[17] ;
  input \mem_rdata_q_reg[18] ;
  input \mem_rdata_q_reg[19] ;
  input \mem_rdata_q_reg[20] ;
  input \mem_rdata_q_reg[21] ;
  input \mem_rdata_q_reg[22] ;
  input \mem_rdata_q_reg[23] ;
  input [7:0]\mem_rdata_q_reg[31]_2 ;
  input \mem_rdata_q_reg[24] ;
  input \mem_rdata_q_reg[25] ;
  input \mem_rdata_q_reg[26] ;
  input \mem_rdata_q_reg[27] ;
  input \mem_rdata_q_reg[28] ;
  input \mem_rdata_q_reg[29] ;
  input \mem_rdata_q_reg[30] ;
  input \mem_rdata_q_reg[31]_3 ;
  input [11:0]ram_reg_3_0;
  input sel;
  input [31:0]out;
  input [7:0]\send_pattern_reg[7] ;
  input \send_bitcnt_reg[3]_0 ;
  input [0:0]CO;
  input [0:0]\send_counter_reg[0] ;
  input [14:0]send_counter0;
  input \send_counter_reg[15]_0 ;
  input \send_bitcnt_reg[0] ;
  input tx_en;
  input [0:0]recv_buf_valid_reg_2;
  input recv_buf_valid;
  input TIMER_RESET;
  input [0:0]\TIMER_SAMPLE_reg[0]_0 ;
  input TIMER_ENABLE;
  input DONE;
  input KNN_RESET;
  input [0:0]\mem_wdata_reg[0] ;
  input [3:0]\decoded_imm_uj_reg[14] ;
  input \mem_rdata_q_reg[7]_1 ;
  input [4:0]\decoded_rd_reg[4] ;
  input rd_reg__0;
  input [6:0]\mem_rdata_q[6]_i_5 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire DONE;
  wire \DONE_reg[0] ;
  wire [0:0]E;
  wire KNN_RESET;
  wire \KNN_RESET_reg[0] ;
  wire [6:0]Q;
  wire TIMER_ENABLE;
  wire \TIMER_ENABLE_reg[0] ;
  wire TIMER_RESET;
  wire \TIMER_RESET_reg[0] ;
  wire \TIMER_SAMPLE_reg[0] ;
  wire [0:0]\TIMER_SAMPLE_reg[0]_0 ;
  wire [0:0]WEBWE;
  wire [13:0]addr_a;
  wire [0:0]boot_ctr_req;
  wire boot_reg;
  wire clk_IBUF_BUFG;
  wire [0:0]cpu_d_req;
  wire [6:0]cpu_d_resp;
  wire cpu_instr;
  wire cpu_ready_reg;
  wire cpu_reset;
  wire cpu_rst_req;
  wire \cpu_state_reg[3] ;
  wire [0:0]\cpu_state_reg[5] ;
  wire cpu_valid;
  wire [7:0]data_a;
  wire [3:0]\decoded_imm_uj_reg[14] ;
  wire \decoded_imm_uj_reg[29] ;
  wire [4:0]\decoded_rd_reg[4] ;
  wire instr_jal_reg;
  wire instr_jalr0;
  wire instr_jalr_reg;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_1;
  wire [0:0]\mem_addr_reg[29] ;
  wire [0:0]\mem_addr_reg[29]_0 ;
  wire \mem_addr_reg[2] ;
  wire \mem_addr_reg[30] ;
  wire \mem_addr_reg[30]_0 ;
  wire \mem_addr_reg[30]_1 ;
  wire \mem_addr_reg[30]_2 ;
  wire \mem_addr_reg[30]_3 ;
  wire \mem_addr_reg[30]_4 ;
  wire \mem_addr_reg[30]_5 ;
  wire [6:0]\mem_addr_reg[31] ;
  wire [0:0]\mem_addr_reg[31]_0 ;
  wire [0:0]\mem_addr_reg[31]_1 ;
  wire \mem_addr_reg[4] ;
  wire [0:0]\mem_addr_reg[4]_0 ;
  wire mem_do_rinst_reg;
  wire mem_instr_reg_rep;
  wire mem_instr_reg_rep_0;
  wire mem_instr_reg_rep__0;
  wire [6:0]\mem_rdata_q[6]_i_5 ;
  wire \mem_rdata_q_reg[0] ;
  wire \mem_rdata_q_reg[10] ;
  wire \mem_rdata_q_reg[10]_0 ;
  wire \mem_rdata_q_reg[11] ;
  wire \mem_rdata_q_reg[11]_0 ;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[15]_0 ;
  wire \mem_rdata_q_reg[16] ;
  wire \mem_rdata_q_reg[17] ;
  wire \mem_rdata_q_reg[18] ;
  wire \mem_rdata_q_reg[19] ;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[20] ;
  wire \mem_rdata_q_reg[21] ;
  wire \mem_rdata_q_reg[22] ;
  wire \mem_rdata_q_reg[23] ;
  wire \mem_rdata_q_reg[24] ;
  wire \mem_rdata_q_reg[25] ;
  wire \mem_rdata_q_reg[26] ;
  wire \mem_rdata_q_reg[27] ;
  wire \mem_rdata_q_reg[28] ;
  wire \mem_rdata_q_reg[29] ;
  wire \mem_rdata_q_reg[2] ;
  wire \mem_rdata_q_reg[30] ;
  wire \mem_rdata_q_reg[31] ;
  wire \mem_rdata_q_reg[31]_0 ;
  wire [0:0]\mem_rdata_q_reg[31]_1 ;
  wire [7:0]\mem_rdata_q_reg[31]_2 ;
  wire \mem_rdata_q_reg[31]_3 ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[4] ;
  wire \mem_rdata_q_reg[5] ;
  wire \mem_rdata_q_reg[5]_0 ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[6]_0 ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[7]_1 ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_q_reg[9] ;
  wire \mem_rdata_q_reg[9]_0 ;
  wire \mem_rdata_word_reg[2] ;
  wire \mem_rdata_word_reg[3] ;
  wire \mem_rdata_word_reg[4] ;
  wire \mem_rdata_word_reg[4]_i_1 ;
  wire \mem_rdata_word_reg[5] ;
  wire \mem_rdata_word_reg[5]_i_1 ;
  wire \mem_rdata_word_reg[6]_i_1 ;
  wire \mem_rdata_word_reg[7]_i_1 ;
  wire \mem_state_reg[0] ;
  wire mem_valid_reg;
  wire mem_valid_reg_0;
  wire [0:0]\mem_wdata_reg[0] ;
  wire [7:0]\mem_wdata_reg[15] ;
  wire [7:0]\mem_wdata_reg[23] ;
  wire [31:0]\mem_wdata_reg[31] ;
  wire [7:0]\mem_wdata_reg[31]_0 ;
  wire [8:0]\mem_wdata_reg[7] ;
  wire \mem_wordsize_reg[1] ;
  wire [0:0]\mem_wstrb_reg[1] ;
  wire [0:0]\mem_wstrb_reg[2] ;
  wire [0:0]\mem_wstrb_reg[3] ;
  wire [31:0]out;
  wire [3:0]p_0_in;
  wire [3:0]pbus_req;
  wire pcpi_valid_reg;
  wire [7:0]q_a;
  wire [43:0]ram_i_req;
  wire [15:0]ram_i_resp;
  wire ram_reg_3;
  wire [11:0]ram_reg_3_0;
  wire rd_reg__0;
  wire recv_buf_valid;
  wire recv_buf_valid_reg;
  wire recv_buf_valid_reg_0;
  wire recv_buf_valid_reg_1;
  wire [0:0]recv_buf_valid_reg_2;
  wire rst_soft;
  wire [0:0]s_sel_reg;
  wire sel;
  wire sel_reg;
  wire \send_bitcnt_reg[0] ;
  wire [2:0]\send_bitcnt_reg[2] ;
  wire [3:0]\send_bitcnt_reg[3] ;
  wire \send_bitcnt_reg[3]_0 ;
  wire [14:0]send_counter0;
  wire [0:0]\send_counter_reg[0] ;
  wire [15:0]\send_counter_reg[15] ;
  wire \send_counter_reg[15]_0 ;
  wire [7:0]\send_pattern_reg[7] ;
  wire [20:0]slaves_req;
  wire [0:0]slaves_resp;
  wire trap_reg;
  wire tx_en;
  wire tx_en_reg;

  picorv32 picorv32_core
       (.CO(CO),
        .D(D),
        .DONE(DONE),
        .\DONE_reg[0] (\DONE_reg[0] ),
        .E(E),
        .KNN_RESET(KNN_RESET),
        .\KNN_RESET_reg[0] (\KNN_RESET_reg[0] ),
        .Q(Q),
        .TIMER_ENABLE(TIMER_ENABLE),
        .\TIMER_ENABLE_reg[0] (\TIMER_ENABLE_reg[0] ),
        .TIMER_RESET(TIMER_RESET),
        .\TIMER_RESET_reg[0] (\TIMER_RESET_reg[0] ),
        .\TIMER_SAMPLE_reg[0] (\TIMER_SAMPLE_reg[0] ),
        .\TIMER_SAMPLE_reg[0]_0 (\TIMER_SAMPLE_reg[0]_0 ),
        .WEBWE(WEBWE),
        .addr_a(addr_a),
        .boot_ctr_req(boot_ctr_req),
        .boot_reg(boot_reg),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_d_req(cpu_d_req),
        .cpu_d_resp(cpu_d_resp),
        .cpu_ready_reg(cpu_ready_reg),
        .cpu_reset(cpu_reset),
        .cpu_rst_req(cpu_rst_req),
        .\cpu_state_reg[3]_0 (\cpu_state_reg[3] ),
        .\cpu_state_reg[5]_0 (\cpu_state_reg[5] ),
        .data_a(data_a),
        .\decoded_imm_uj_reg[14]_0 (\decoded_imm_uj_reg[14] ),
        .\decoded_imm_uj_reg[29]_0 (\decoded_imm_uj_reg[29] ),
        .\decoded_rd_reg[4]_0 (\decoded_rd_reg[4] ),
        .instr_jal_reg_0(instr_jal_reg),
        .instr_jalr0(instr_jalr0),
        .instr_jalr_reg_0(instr_jalr_reg),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_0(is_beq_bne_blt_bge_bltu_bgeu_reg),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_1(is_beq_bne_blt_bge_bltu_bgeu_reg_0),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_2(is_beq_bne_blt_bge_bltu_bgeu_reg_1),
        .\mem_addr_reg[29]_0 (\mem_addr_reg[29] ),
        .\mem_addr_reg[29]_1 (\mem_addr_reg[29]_0 ),
        .\mem_addr_reg[2]_0 (\mem_addr_reg[2] ),
        .\mem_addr_reg[30]_0 (\mem_addr_reg[30] ),
        .\mem_addr_reg[30]_1 (\mem_addr_reg[30]_0 ),
        .\mem_addr_reg[30]_2 (\mem_addr_reg[30]_1 ),
        .\mem_addr_reg[30]_3 (\mem_addr_reg[30]_2 ),
        .\mem_addr_reg[30]_4 (\mem_addr_reg[30]_3 ),
        .\mem_addr_reg[30]_5 (\mem_addr_reg[30]_4 ),
        .\mem_addr_reg[30]_6 (\mem_addr_reg[30]_5 ),
        .\mem_addr_reg[31]_0 (\mem_addr_reg[31] ),
        .\mem_addr_reg[31]_1 (\mem_addr_reg[31]_0 ),
        .\mem_addr_reg[31]_2 (\mem_addr_reg[31]_1 ),
        .\mem_addr_reg[4]_0 (\mem_addr_reg[4] ),
        .\mem_addr_reg[4]_1 (\mem_addr_reg[4]_0 ),
        .mem_do_rinst_reg_0(mem_do_rinst_reg),
        .mem_instr_reg_0(cpu_instr),
        .mem_instr_reg_rep_0(mem_instr_reg_rep),
        .mem_instr_reg_rep_1(mem_instr_reg_rep_0),
        .mem_instr_reg_rep__0_0(mem_instr_reg_rep__0),
        .\mem_rdata_q[6]_i_5 (\mem_rdata_q[6]_i_5 ),
        .\mem_rdata_q_reg[0]_0 (\mem_rdata_q_reg[0] ),
        .\mem_rdata_q_reg[10]_0 (\mem_rdata_q_reg[10] ),
        .\mem_rdata_q_reg[10]_1 (\mem_rdata_q_reg[10]_0 ),
        .\mem_rdata_q_reg[11]_0 (\mem_rdata_q_reg[11] ),
        .\mem_rdata_q_reg[11]_1 (\mem_rdata_q_reg[11]_0 ),
        .\mem_rdata_q_reg[15]_0 (\mem_rdata_q_reg[15] ),
        .\mem_rdata_q_reg[15]_1 (\mem_rdata_q_reg[15]_0 ),
        .\mem_rdata_q_reg[16]_0 (\mem_rdata_q_reg[16] ),
        .\mem_rdata_q_reg[17]_0 (\mem_rdata_q_reg[17] ),
        .\mem_rdata_q_reg[18]_0 (\mem_rdata_q_reg[18] ),
        .\mem_rdata_q_reg[19]_0 (\mem_rdata_q_reg[19] ),
        .\mem_rdata_q_reg[1]_0 (\mem_rdata_q_reg[1] ),
        .\mem_rdata_q_reg[20]_0 (\mem_rdata_q_reg[20] ),
        .\mem_rdata_q_reg[21]_0 (\mem_rdata_q_reg[21] ),
        .\mem_rdata_q_reg[22]_0 (\mem_rdata_q_reg[22] ),
        .\mem_rdata_q_reg[23]_0 (\mem_rdata_q_reg[23] ),
        .\mem_rdata_q_reg[24]_0 (\mem_rdata_q_reg[24] ),
        .\mem_rdata_q_reg[25]_0 (\mem_rdata_q_reg[25] ),
        .\mem_rdata_q_reg[26]_0 (\mem_rdata_q_reg[26] ),
        .\mem_rdata_q_reg[27]_0 (\mem_rdata_q_reg[27] ),
        .\mem_rdata_q_reg[28]_0 (\mem_rdata_q_reg[28] ),
        .\mem_rdata_q_reg[29]_0 (\mem_rdata_q_reg[29] ),
        .\mem_rdata_q_reg[2]_0 (\mem_rdata_q_reg[2] ),
        .\mem_rdata_q_reg[30]_0 (\mem_rdata_q_reg[30] ),
        .\mem_rdata_q_reg[31]_0 (\mem_rdata_q_reg[31] ),
        .\mem_rdata_q_reg[31]_1 (\mem_rdata_q_reg[31]_0 ),
        .\mem_rdata_q_reg[31]_2 (\mem_rdata_q_reg[31]_1 ),
        .\mem_rdata_q_reg[31]_3 (\mem_rdata_q_reg[31]_2 ),
        .\mem_rdata_q_reg[31]_4 (\mem_rdata_q_reg[31]_3 ),
        .\mem_rdata_q_reg[3]_0 (\mem_rdata_q_reg[3] ),
        .\mem_rdata_q_reg[4]_0 (\mem_rdata_q_reg[4] ),
        .\mem_rdata_q_reg[5]_0 (\mem_rdata_q_reg[5] ),
        .\mem_rdata_q_reg[5]_1 (\mem_rdata_q_reg[5]_0 ),
        .\mem_rdata_q_reg[6]_0 (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[6]_1 (\mem_rdata_q_reg[6]_0 ),
        .\mem_rdata_q_reg[7]_0 (\mem_rdata_q_reg[7] ),
        .\mem_rdata_q_reg[7]_1 (\mem_rdata_q_reg[7]_0 ),
        .\mem_rdata_q_reg[7]_2 (\mem_rdata_q_reg[7]_1 ),
        .\mem_rdata_q_reg[8]_0 (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[8]_1 (\mem_rdata_q_reg[8]_0 ),
        .\mem_rdata_q_reg[9]_0 (\mem_rdata_q_reg[9] ),
        .\mem_rdata_q_reg[9]_1 (\mem_rdata_q_reg[9]_0 ),
        .\mem_rdata_word_reg[2]_0 (\mem_rdata_word_reg[2] ),
        .\mem_rdata_word_reg[3]_0 (\mem_rdata_word_reg[3] ),
        .\mem_rdata_word_reg[4]_0 (\mem_rdata_word_reg[4] ),
        .\mem_rdata_word_reg[4]_i_1_0 (\mem_rdata_word_reg[4]_i_1 ),
        .\mem_rdata_word_reg[5]_0 (\mem_rdata_word_reg[5] ),
        .\mem_rdata_word_reg[5]_i_1_0 (\mem_rdata_word_reg[5]_i_1 ),
        .\mem_rdata_word_reg[6]_i_1_0 (\mem_rdata_word_reg[6]_i_1 ),
        .\mem_rdata_word_reg[7]_i_1_0 (\mem_rdata_word_reg[7]_i_1 ),
        .\mem_state_reg[0]_0 (\mem_state_reg[0] ),
        .mem_valid_reg_0(cpu_valid),
        .mem_valid_reg_1(mem_valid_reg),
        .mem_valid_reg_2(mem_valid_reg_0),
        .\mem_wdata_reg[0]_0 (\mem_wdata_reg[0] ),
        .\mem_wdata_reg[15]_0 (\mem_wdata_reg[15] ),
        .\mem_wdata_reg[23]_0 (\mem_wdata_reg[23] ),
        .\mem_wdata_reg[31]_0 (\mem_wdata_reg[31] ),
        .\mem_wdata_reg[31]_1 (\mem_wdata_reg[31]_0 ),
        .\mem_wdata_reg[7]_0 (\mem_wdata_reg[7] ),
        .\mem_wordsize_reg[1]_0 (\mem_wordsize_reg[1] ),
        .\mem_wstrb_reg[0]_0 (p_0_in[0]),
        .\mem_wstrb_reg[1]_0 (\mem_wstrb_reg[1] ),
        .\mem_wstrb_reg[2]_0 (\mem_wstrb_reg[2] ),
        .\mem_wstrb_reg[3]_0 (\mem_wstrb_reg[3] ),
        .out(out),
        .p_0_in(p_0_in[3:1]),
        .pbus_req(pbus_req),
        .pcpi_valid_reg_0(pcpi_valid_reg),
        .q_a(q_a),
        .ram_i_req(ram_i_req),
        .ram_i_resp(ram_i_resp),
        .ram_reg_3(ram_reg_3),
        .ram_reg_3_0(ram_reg_3_0),
        .rd_reg__0(rd_reg__0),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg(recv_buf_valid_reg),
        .recv_buf_valid_reg_0(recv_buf_valid_reg_0),
        .recv_buf_valid_reg_1(recv_buf_valid_reg_1),
        .recv_buf_valid_reg_2(recv_buf_valid_reg_2),
        .rst_soft(rst_soft),
        .s_sel_reg(s_sel_reg),
        .sel(sel),
        .sel_reg(sel_reg),
        .\send_bitcnt_reg[0] (\send_bitcnt_reg[0] ),
        .\send_bitcnt_reg[2] (\send_bitcnt_reg[2] ),
        .\send_bitcnt_reg[3] (\send_bitcnt_reg[3] ),
        .\send_bitcnt_reg[3]_0 (\send_bitcnt_reg[3]_0 ),
        .send_counter0(send_counter0),
        .\send_counter_reg[0] (\send_counter_reg[0] ),
        .\send_counter_reg[15] (\send_counter_reg[15] ),
        .\send_counter_reg[15]_0 (\send_counter_reg[15]_0 ),
        .\send_pattern_reg[7] (\send_pattern_reg[7] ),
        .slaves_req(slaves_req),
        .slaves_resp(slaves_resp),
        .trap_reg_0(trap_reg),
        .tx_en(tx_en),
        .tx_en_reg(tx_en_reg));
endmodule

module iob_tdp_ram
   (\mem_rdata_q_reg[3] ,
    \s_sel_reg_reg[0] ,
    \s_sel_reg_reg[0]_0 ,
    \s_sel_reg_reg[0]_1 ,
    \mem_rdata_q_reg[0] ,
    \mem_rdata_q_reg[6] ,
    \s_sel_reg_reg[0]_2 ,
    \s_sel_reg_reg[0]_3 ,
    q_a,
    \s_sel_reg_reg[0]_4 ,
    \s_sel_reg_reg[0]_5 ,
    \s_sel_reg_reg[0]_6 ,
    \s_sel_reg_reg[0]_7 ,
    \s_sel_reg_reg[0]_8 ,
    \s_sel_reg_reg[0]_9 ,
    \s_sel_reg_reg[0]_10 ,
    \s_sel_reg_reg[0]_11 ,
    \s_sel_reg_reg[0]_12 ,
    ram_reg_3_0,
    instr_jal_reg,
    Q,
    instr_jal_reg_0,
    is_beq_bne_blt_bge_bltu_bgeu_reg,
    pbus_resp,
    \mem_rdata_q_reg[0]_0 ,
    int_mem_d_resp,
    \mem_rdata_q_reg[6]_0 ,
    s_sel_reg,
    \mem_rdata_q_reg[1] ,
    instr_jal_reg_1,
    clk_IBUF_BUFG,
    ram_i_req,
    ram_reg_0_0,
    ram_reg_3_1,
    addr_a,
    data_a,
    WEBWE);
  output \mem_rdata_q_reg[3] ;
  output \s_sel_reg_reg[0] ;
  output \s_sel_reg_reg[0]_0 ;
  output \s_sel_reg_reg[0]_1 ;
  output [0:0]\mem_rdata_q_reg[0] ;
  output \mem_rdata_q_reg[6] ;
  output \s_sel_reg_reg[0]_2 ;
  output \s_sel_reg_reg[0]_3 ;
  output [7:0]q_a;
  output \s_sel_reg_reg[0]_4 ;
  output \s_sel_reg_reg[0]_5 ;
  output \s_sel_reg_reg[0]_6 ;
  output \s_sel_reg_reg[0]_7 ;
  output \s_sel_reg_reg[0]_8 ;
  output \s_sel_reg_reg[0]_9 ;
  output \s_sel_reg_reg[0]_10 ;
  output \s_sel_reg_reg[0]_11 ;
  output \s_sel_reg_reg[0]_12 ;
  output [0:0]ram_reg_3_0;
  input instr_jal_reg;
  input [3:0]Q;
  input instr_jal_reg_0;
  input is_beq_bne_blt_bge_bltu_bgeu_reg;
  input [6:0]pbus_resp;
  input \mem_rdata_q_reg[0]_0 ;
  input [0:0]int_mem_d_resp;
  input \mem_rdata_q_reg[6]_0 ;
  input [0:0]s_sel_reg;
  input \mem_rdata_q_reg[1] ;
  input instr_jal_reg_1;
  input clk_IBUF_BUFG;
  input [3:0]ram_i_req;
  input ram_reg_0_0;
  input [19:0]ram_reg_3_1;
  input [13:0]addr_a;
  input [7:0]data_a;
  input [0:0]WEBWE;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [3:0]Q;
  wire [0:0]WEBWE;
  wire [13:0]addr_a;
  wire clk_IBUF_BUFG;
  wire [7:0]data_a;
  wire instr_jal_i_5_n_0;
  wire instr_jal_reg;
  wire instr_jal_reg_0;
  wire instr_jal_reg_1;
  wire [0:0]int_mem_d_resp;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg;
  wire [0:0]\mem_rdata_q_reg[0] ;
  wire \mem_rdata_q_reg[0]_0 ;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[6]_0 ;
  wire \mem_rdata_word_reg[0]_i_4_n_0 ;
  wire [6:0]pbus_resp;
  wire [7:0]q_a;
  wire [3:0]ram_i_req;
  wire [7:1]ram_i_resp;
  wire ram_reg_0_0;
  wire [0:0]ram_reg_3_0;
  wire [19:0]ram_reg_3_1;
  wire [0:0]s_sel_reg;
  wire \s_sel_reg_reg[0] ;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire \s_sel_reg_reg[0]_10 ;
  wire \s_sel_reg_reg[0]_11 ;
  wire \s_sel_reg_reg[0]_12 ;
  wire \s_sel_reg_reg[0]_2 ;
  wire \s_sel_reg_reg[0]_3 ;
  wire \s_sel_reg_reg[0]_4 ;
  wire \s_sel_reg_reg[0]_5 ;
  wire \s_sel_reg_reg[0]_6 ;
  wire \s_sel_reg_reg[0]_7 ;
  wire \s_sel_reg_reg[0]_8 ;
  wire \s_sel_reg_reg[0]_9 ;
  wire [7:0]NLW_ram_reg_0_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h0000A808)) 
    instr_jal_i_2
       (.I0(instr_jal_reg),
        .I1(Q[2]),
        .I2(instr_jal_reg_0),
        .I3(\s_sel_reg_reg[0] ),
        .I4(instr_jal_i_5_n_0),
        .O(\mem_rdata_q_reg[3] ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h5F335FFF)) 
    instr_jal_i_5
       (.I0(\s_sel_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\s_sel_reg_reg[0]_1 ),
        .I3(instr_jal_reg_0),
        .I4(Q[0]),
        .O(instr_jal_i_5_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_2
       (.I0(\s_sel_reg_reg[0]_2 ),
        .I1(instr_jal_reg_0),
        .I2(Q[3]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu_reg),
        .O(\mem_rdata_q_reg[6] ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[0]_i_1 
       (.I0(Q[0]),
        .I1(instr_jal_reg_0),
        .I2(\s_sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[0] ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mem_rdata_q[1]_i_2 
       (.I0(s_sel_reg),
        .I1(ram_i_resp[2]),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mem_rdata_q[2]_i_2 
       (.I0(s_sel_reg),
        .I1(ram_i_resp[3]),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mem_rdata_q[3]_i_2 
       (.I0(s_sel_reg),
        .I1(ram_i_resp[4]),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_6 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mem_rdata_q[4]_i_2 
       (.I0(s_sel_reg),
        .I1(ram_i_resp[5]),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_8 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mem_rdata_q[5]_i_2 
       (.I0(s_sel_reg),
        .I1(ram_i_resp[6]),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_10 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mem_rdata_q[6]_i_2 
       (.I0(s_sel_reg),
        .I1(ram_i_resp[7]),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_11 ));
  LUT5 #(
    .INIT(32'h5555DFD5)) 
    \mem_rdata_word_reg[0]_i_3 
       (.I0(\mem_rdata_word_reg[0]_i_4_n_0 ),
        .I1(pbus_resp[0]),
        .I2(\mem_rdata_q_reg[0]_0 ),
        .I3(int_mem_d_resp),
        .I4(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mem_rdata_word_reg[0]_i_4 
       (.I0(s_sel_reg),
        .I1(ram_i_resp[1]),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[6]_0 ),
        .O(\mem_rdata_word_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h55555555D5D5DFD5)) 
    \mem_rdata_word_reg[1]_i_3 
       (.I0(\s_sel_reg_reg[0]_3 ),
        .I1(pbus_resp[1]),
        .I2(\mem_rdata_q_reg[0]_0 ),
        .I3(q_a[1]),
        .I4(instr_jal_reg_1),
        .I5(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h55555555D5D5DFD5)) 
    \mem_rdata_word_reg[2]_i_3 
       (.I0(\s_sel_reg_reg[0]_5 ),
        .I1(pbus_resp[2]),
        .I2(\mem_rdata_q_reg[0]_0 ),
        .I3(q_a[2]),
        .I4(instr_jal_reg_1),
        .I5(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h55555555D5D5DFD5)) 
    \mem_rdata_word_reg[3]_i_3 
       (.I0(\s_sel_reg_reg[0]_6 ),
        .I1(pbus_resp[3]),
        .I2(\mem_rdata_q_reg[0]_0 ),
        .I3(q_a[3]),
        .I4(instr_jal_reg_1),
        .I5(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h55555555D5D5DFD5)) 
    \mem_rdata_word_reg[4]_i_3 
       (.I0(\s_sel_reg_reg[0]_8 ),
        .I1(pbus_resp[4]),
        .I2(\mem_rdata_q_reg[0]_0 ),
        .I3(q_a[4]),
        .I4(instr_jal_reg_1),
        .I5(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h55555555D5D5DFD5)) 
    \mem_rdata_word_reg[5]_i_3 
       (.I0(\s_sel_reg_reg[0]_10 ),
        .I1(pbus_resp[5]),
        .I2(\mem_rdata_q_reg[0]_0 ),
        .I3(q_a[5]),
        .I4(instr_jal_reg_1),
        .I5(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h55555555D5D5DFD5)) 
    \mem_rdata_word_reg[6]_i_3 
       (.I0(\s_sel_reg_reg[0]_11 ),
        .I1(pbus_resp[6]),
        .I2(\mem_rdata_q_reg[0]_0 ),
        .I3(q_a[6]),
        .I4(instr_jal_reg_1),
        .I5(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mem_rdata_word_reg[7]_i_6 
       (.I0(s_sel_reg),
        .I1(ram_reg_3_0),
        .I2(\mem_rdata_q_reg[1] ),
        .I3(\mem_rdata_q_reg[6]_0 ),
        .O(\s_sel_reg_reg[0]_12 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[0].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000FFF),
    .INIT_0B(256'hFFFFFFFFFFFFFFFFF81464CC7E1A2C41A2C409041A42009109D80498D3645000),
    .INIT_0C(256'h00000000000000000000000000000000000001A2C7FFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'hFFFFFFEAAA9543068B1003501A2C400D4231C1A2C41A2C4C0000000000000000),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFF3FFC01A2C7FFFFFFFFFFFFF1A2C40000000000000003F),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000231C1A2C7FFFFFF),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_1[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_1[1:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[1:0]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_i_resp[2:1]),
        .DOBDO(q_a[1:0]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_0_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_WEBWE_UNCONNECTED[3:1],WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[0].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000CC000000030C03CC00000C0000000400000C04540000000000F300000131),
    .INIT_01(256'hF0C000F301C0CC30CCC001400C0D00033CC07000C0CCF300110330003C030303),
    .INIT_02(256'h04300100070C110501401CC4000C01C003400141401401405014140007003C00),
    .INIT_03(256'h5000004000000000004140000000C00350400C003000D434340010CCC500C030),
    .INIT_04(256'h301000000000000000C504411101401C5001C100000004000051400004000401),
    .INIT_05(256'h000000000000104000000000C0000000000004C0CC00003CC40000000C003000),
    .INIT_06(256'h000000000000000030140000000000000000000000000040C070000000000000),
    .INIT_07(256'h00041000C3000010000000000400000000000000000000301C000001004C0000),
    .INIT_08(256'h0000000000C050000000000000000000000010301C0000000000000000000000),
    .INIT_09(256'h030C000040000000001000000000000000000000C07000000401300000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000400),
    .INIT_0B(256'h30300014D70070000BDA6C10B2315003150001082E0254510619545F45846000),
    .INIT_0C(256'h0000000000000000000000000000000000000315010000030010D00C04C70433),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h555555555555540C5401620031500088000003150031501C0000000000000000),
    .INIT_2F(256'h00000040000030000401392431503CF0000400000031502AAAAAAAAAAAAAAA95),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000031503C00000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_1[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_1[3:2]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[3:2]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_i_resp[4:3]),
        .DOBDO(q_a[3:2]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_0_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_1_WEBWE_UNCONNECTED[3:1],WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[0].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h59FC9A85A9F55A9A1299A24999A669925900000A1DFEAAA6AAAA99A6421A7B67),
    .INIT_01(256'hA49400A6579B996599A95BDA59BA44026995E677B599A6A977A66A452A42D292),
    .INIT_02(256'h5D2AA60A4E4AB68E93A93999090A939AA6921383A13A8390E8383AAA6E50A969),
    .INIT_03(256'hE64DB5E569353455AAD790009972A5CAF5E59A5CA972BD6D6EAAB5999E409565),
    .INIT_04(256'h657566D56D5AAAA9A99E8FE3B283A83AEA9396BDAFFD3D3595F3A6FD0D5B9ED7),
    .INIT_05(256'h77577FFBD3DDB9E55F7E7FE590000009B4994E959AD89DE999000000BAA26D8D),
    .INIT_06(256'h9F75FDA7B75D7DFFE67BFE75A79F75FDA79DFD55EF4F66F699E75A79F75FDA7B),
    .INIT_07(256'hF76E79559667F77ADEFF7D7F7DDA79F75FDA79F757F7FFE679E6DCDF76EBDDA7),
    .INIT_08(256'h9E7DD5F7FF99ED69E7DD7F69E7DF557BD3D9BDA679D69E7DD7F69EDDD5DFFEF4),
    .INIT_09(256'h26599FDDEB7BFDF5FDF769E75DFF69E7DD5FFF7F99E79BD37DDBAF769E7DD7F6),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000A56),
    .INIT_0B(256'hA565557DBEAAEAAA922182AEA82F1802F180FC08F380EE22AA63AA2AAA984000),
    .INIT_0C(256'h00000000000000000000000000000000000002F1825000265035B5994D9E5D2A),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h000000000000000BC60395012F18035407F0C2F1802F180C0000000000000000),
    .INIT_2F(256'hAD8F579011A56955AD93EABF2F1829ADE69911A5692F18000000000000000000),
    .INIT_30(256'h00000000000000000000000000000000000000000000000003F0C2F182998CB7),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_1[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_1[5:4]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[5:4]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_i_resp[6:5]),
        .DOBDO(q_a[5:4]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_0_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_2_WEBWE_UNCONNECTED[3:1],WEBWE}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[0].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h04AA644216A0A12409C4402C445114C92422222D0228000000002071210010B0),
    .INIT_01(256'h784228F320C6CC30CCC28000062D220B3CC83188E8ECF300880130089C09292B),
    .INIT_02(256'h82300120292C21290A40A6C4222D22C001432A4A72A4CA429E24A4008908FC00),
    .INIT_03(256'h10A02ABA12822A2000224222CEA8FAA328380FAA3EA8E0B8300008444122E238),
    .INIT_04(256'h320838A298A0000200410212610A40A4900A4120100822082A8870020A200022),
    .INIT_05(256'h088222A4A0AA6412A2210A904222228E0220ABC2C4A20A9C442222226D43306A),
    .INIT_06(256'h4A2020504202A0A89BA4A1825A628A825862A80092A299A96E90052422A2A5A6),
    .INIT_07(256'h8011A40A41322A0D212AA8228825860AAAA5A6A080288A9B84312000A1948852),
    .INIT_08(256'h41208A08884C101412202014102A02A602044053060141220201412880A20982),
    .INIT_09(256'h9124E202B4840088A202969AA220141020A0A2086E10C60002845AA149288081),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000780),
    .INIT_0B(256'hF8B2088AC3003000014104545411044110444004044054410541544155505000),
    .INIT_0C(256'h0000000000000000000000000000000000000110450888BB08A2E0EE2AC32233),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h00000000000000044110400011044800004041104411047C0000000000000000),
    .INIT_2F(256'h32A82A420812B082080155401104567A09640812001104400000000000000000),
    .INIT_30(256'h00000000000000000000000000000000000000000000000000404110454220C8),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_1[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_1[7:6]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,data_a[7:6]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO({ram_reg_3_0,ram_i_resp[7]}),
        .DOBDO(q_a[7:6]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_0_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_3_WEBWE_UNCONNECTED[3:1],WEBWE}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized0
   (instr_jalr0,
    \mem_rdata_q_reg[14] ,
    \mem_rdata_q_reg[11] ,
    \sel_reg_reg[0] ,
    \sel_reg_reg[0]_0 ,
    \sel_reg_reg[0]_1 ,
    \sel_reg_reg[0]_2 ,
    \sel_reg_reg[0]_3 ,
    \sel_reg_reg[0]_4 ,
    \sel_reg_reg[0]_5 ,
    D,
    \sel_reg_reg[0]_6 ,
    ram_reg_3_0,
    instr_jalr_reg,
    instr_jalr_reg_0,
    \decoded_rd_reg[1] ,
    \decoded_rd_reg[1]_0 ,
    \decoded_rd_reg[2] ,
    \decoded_rd_reg[3] ,
    \decoded_rd_reg[4] ,
    Q,
    \decoded_rs1_reg_rep[0] ,
    \mem_rdata_q_reg[8] ,
    s_sel_reg,
    cpu_d_resp,
    \mem_rdata_q_reg[15] ,
    clk_IBUF_BUFG,
    ram_i_req,
    ram_reg_3_1,
    ram_reg_3_2,
    addr_a,
    ram_reg_3_3,
    ram_reg_3_4);
  output instr_jalr0;
  output [2:0]\mem_rdata_q_reg[14] ;
  output [3:0]\mem_rdata_q_reg[11] ;
  output \sel_reg_reg[0] ;
  output \sel_reg_reg[0]_0 ;
  output \sel_reg_reg[0]_1 ;
  output \sel_reg_reg[0]_2 ;
  output \sel_reg_reg[0]_3 ;
  output \sel_reg_reg[0]_4 ;
  output \sel_reg_reg[0]_5 ;
  output [0:0]D;
  output \sel_reg_reg[0]_6 ;
  output [7:0]ram_reg_3_0;
  input instr_jalr_reg;
  input instr_jalr_reg_0;
  input \decoded_rd_reg[1] ;
  input \decoded_rd_reg[1]_0 ;
  input \decoded_rd_reg[2] ;
  input \decoded_rd_reg[3] ;
  input \decoded_rd_reg[4] ;
  input [2:0]Q;
  input \decoded_rs1_reg_rep[0] ;
  input \mem_rdata_q_reg[8] ;
  input [0:0]s_sel_reg;
  input [7:0]cpu_d_resp;
  input \mem_rdata_q_reg[15] ;
  input clk_IBUF_BUFG;
  input [3:0]ram_i_req;
  input ram_reg_3_1;
  input [19:0]ram_reg_3_2;
  input [13:0]addr_a;
  input [7:0]ram_reg_3_3;
  input [0:0]ram_reg_3_4;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]D;
  wire GND_2;
  wire [2:0]Q;
  wire [13:0]addr_a;
  wire clk_IBUF_BUFG;
  wire [7:0]cpu_d_resp;
  wire \decoded_rd_reg[1] ;
  wire \decoded_rd_reg[1]_0 ;
  wire \decoded_rd_reg[2] ;
  wire \decoded_rd_reg[3] ;
  wire \decoded_rd_reg[4] ;
  wire \decoded_rs1_reg_rep[0] ;
  wire instr_jalr0;
  wire instr_jalr_reg;
  wire instr_jalr_reg_0;
  wire [3:0]\mem_rdata_q_reg[11] ;
  wire [2:0]\mem_rdata_q_reg[14] ;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[8] ;
  wire [3:0]ram_i_req;
  wire [16:9]ram_i_resp;
  wire [7:0]ram_reg_3_0;
  wire ram_reg_3_1;
  wire [19:0]ram_reg_3_2;
  wire [7:0]ram_reg_3_3;
  wire [0:0]ram_reg_3_4;
  wire [0:0]s_sel_reg;
  wire \sel_reg_reg[0] ;
  wire \sel_reg_reg[0]_0 ;
  wire \sel_reg_reg[0]_1 ;
  wire \sel_reg_reg[0]_2 ;
  wire \sel_reg_reg[0]_3 ;
  wire \sel_reg_reg[0]_4 ;
  wire \sel_reg_reg[0]_5 ;
  wire \sel_reg_reg[0]_6 ;
  wire [7:0]NLW_ram_reg_0_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[1]_i_1 
       (.I0(\decoded_rd_reg[1] ),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(\sel_reg_reg[0] ),
        .O(\mem_rdata_q_reg[11] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[2]_i_1 
       (.I0(\decoded_rd_reg[2] ),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(\sel_reg_reg[0]_0 ),
        .O(\mem_rdata_q_reg[11] [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[3]_i_1 
       (.I0(\decoded_rd_reg[3] ),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(\sel_reg_reg[0]_1 ),
        .O(\mem_rdata_q_reg[11] [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[4]_i_1 
       (.I0(\decoded_rd_reg[4] ),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(\sel_reg_reg[0]_2 ),
        .O(\mem_rdata_q_reg[11] [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[0]_i_1 
       (.I0(\decoded_rs1_reg_rep[0] ),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(\sel_reg_reg[0]_6 ),
        .O(D));
  LUT5 #(
    .INIT(32'h00020000)) 
    instr_jalr_i_1
       (.I0(instr_jalr_reg),
        .I1(\mem_rdata_q_reg[14] [1]),
        .I2(\mem_rdata_q_reg[14] [0]),
        .I3(\mem_rdata_q_reg[14] [2]),
        .I4(instr_jalr_reg_0),
        .O(instr_jalr0));
  LUT5 #(
    .INIT(32'h0404FF00)) 
    \mem_rdata_q[10]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[11]),
        .I2(s_sel_reg),
        .I3(cpu_d_resp[2]),
        .I4(\mem_rdata_q_reg[15] ),
        .O(\sel_reg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h0404FF00)) 
    \mem_rdata_q[11]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[12]),
        .I2(s_sel_reg),
        .I3(cpu_d_resp[3]),
        .I4(\mem_rdata_q_reg[15] ),
        .O(\sel_reg_reg[0]_2 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[12]_i_1 
       (.I0(Q[0]),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(\sel_reg_reg[0]_3 ),
        .O(\mem_rdata_q_reg[14] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[13]_i_1 
       (.I0(Q[1]),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(\sel_reg_reg[0]_4 ),
        .O(\mem_rdata_q_reg[14] [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \mem_rdata_q[14]_i_1 
       (.I0(Q[2]),
        .I1(\decoded_rd_reg[1]_0 ),
        .I2(\sel_reg_reg[0]_5 ),
        .O(\mem_rdata_q_reg[14] [2]));
  LUT5 #(
    .INIT(32'h0404FF00)) 
    \mem_rdata_q[15]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[16]),
        .I2(s_sel_reg),
        .I3(cpu_d_resp[7]),
        .I4(\mem_rdata_q_reg[15] ),
        .O(\sel_reg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h0404FF00)) 
    \mem_rdata_q[8]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[9]),
        .I2(s_sel_reg),
        .I3(cpu_d_resp[0]),
        .I4(\mem_rdata_q_reg[15] ),
        .O(\sel_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h0404FF00)) 
    \mem_rdata_q[9]_i_1 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[10]),
        .I2(s_sel_reg),
        .I3(cpu_d_resp[1]),
        .I4(\mem_rdata_q_reg[15] ),
        .O(\sel_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0404FF00)) 
    \mem_rdata_word_reg[12]_i_2 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[13]),
        .I2(s_sel_reg),
        .I3(cpu_d_resp[4]),
        .I4(\mem_rdata_q_reg[15] ),
        .O(\sel_reg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'h0404FF00)) 
    \mem_rdata_word_reg[13]_i_2 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[14]),
        .I2(s_sel_reg),
        .I3(cpu_d_resp[5]),
        .I4(\mem_rdata_q_reg[15] ),
        .O(\sel_reg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h0404FF00)) 
    \mem_rdata_word_reg[14]_i_2 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(ram_i_resp[15]),
        .I2(s_sel_reg),
        .I3(cpu_d_resp[6]),
        .I4(\mem_rdata_q_reg[15] ),
        .O(\sel_reg_reg[0]_5 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[1].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h51FE12B38AF968B27C110EFB33ACC32EB13E94007612822C88A2390042484385),
    .INIT_01(256'h011540045919114511291940903045404116460C01000489558442D6C2DC7CBC),
    .INIT_02(256'h848A2450FC40B4BCBF03F011430007088416EF1F2FF0BF17CBF1F22ACC508121),
    .INIT_03(256'hC4F716CCE2AAEA0E8837194083FD0FF0442010FF43FC16004088951114401685),
    .INIT_04(256'h8711CCAF04B2202AA13CBFEF3CBF03F0CA3F343727D661FFBF6F08FF76B12AAF),
    .INIT_05(256'hFBE96CD3EFBF3BCECA3C25C2143E94033DB2EE0412E39AC13143E940B20C85BF),
    .INIT_06(256'hB7EAEF8FBEDD7AD90CF17E572E3AFAFE8BAE6FA76FBFCCC2338D72E3AFAFE8BB),
    .INIT_07(256'h9FCEA34C1C6F8FF2A8B5E3AD99D879B353E8BA3DEBDFDACCF166FFF7FCE3778D),
    .INIT_08(256'h1E6F5FE3F411C58ACAFFFF61E6EEE87AEED3338CD158ACAFFFF61EE5BACD3CB6),
    .INIT_09(256'hEC519CFFCAA2C3BAB267A2EBFAEFA2EBEBF3EA7B11C599DFDD73877E3EF3ABB6),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000278),
    .INIT_0B(256'h0145B868148848889246000165230A0230A0361C24C0437386710679009C7000),
    .INIT_0C(256'h0000000000000000000000000000000000000230A05A5020169401B054146588),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'hFFFFFFEAAA954348C2808120230A02048024C630A0230A3C0000000000000000),
    .INIT_2F(256'h07FEE714100F896424100015230A01054CB11003E1230A00000000000000003F),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000024C630A033192F),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_2[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_2[1:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[1:0]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_i_resp[10:9]),
        .DOBDO(ram_reg_3_0[1:0]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_3_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_WEBWE_UNCONNECTED[3:1],ram_reg_3_4}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[1].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h5155119E115550515411D55550D545E590EAA9436A65F943DC1AD80406550280),
    .INIT_01(256'h0506910455161145111D599B4110169041154655151104BD5A60455541545414),
    .INIT_02(256'h5546F05554015014150151109D41D914101755153551D5154D5152C544118154),
    .INIT_03(256'h40551556595515A750910A94155415509965115505542A45456BD41114141545),
    .INIT_04(256'h86FEA455499AF1AD1C1415755415215245951415755559551555055555551455),
    .INIT_05(256'h4555725D55559543E597B57B0FEAA915159956151351A54120FEAA94D3648595),
    .INIT_06(256'hD5555461D515575D8ED1565557D75F5565D555544555D7691D41557D75F5565D),
    .INIT_07(256'h556554661041E55155555B555D565D595976DF95575D55445145155555504565),
    .INIT_08(256'h9755555946154555351415597755565555551947515553514155975555619755),
    .INIT_09(256'h3051D6157555694D597559755555DB7F555957441145D5555555455597595555),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000144),
    .INIT_0B(256'hC54555A924FA416BC21A48C1F500040000403800344040802B41088910503000),
    .INIT_0C(256'h0000000000000000000000000000000000000000401AA5045569155159185544),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h5555555555555400010103E00004070F800500004000041C0000000000000000),
    .INIT_2F(256'h39D5550951154D59A5C24E6400040105441051055400042AAAAAAAAAAAAAAA95),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000005000040111555),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_2[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_2[3:2]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[3:2]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_i_resp[12:11]),
        .DOBDO(ram_reg_3_0[3:2]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_3_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_1_WEBWE_UNCONNECTED[3:1],ram_reg_3_4}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[1].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hCB76CC6080D00B0E0B006A240C00200100AAAAA10456AAA2AAAA88C0290A0810),
    .INIT_01(256'hC002AA030104134D30E8094A0C0022A800C04126250003A811A30A20BE2B0388),
    .INIT_02(256'h48BAA0AA272E90A489289CC0A8AC89CAA13889290892693A469292AA240A4028),
    .INIT_03(256'h0221419018844600AA820AAA4945251400907251494500083AAA80CCC02A0000),
    .INIT_04(256'h30201000200AAAA9A8C0AA0404AA2AAE8A8AC080A0CC8884946A1200A4088E02),
    .INIT_05(256'h43555950005CCC90000D00D0CAAAAAA4868829C0CC0A81FCC0AAAAAA4E293140),
    .INIT_06(256'hC855C0E0E41D595572000C24E0C255C0E0C9355410013311C8024E0C255C0E0E),
    .INIT_07(256'h17332400C330770613004173210E0C255C0E0C2555E559720CE10006732E10E0),
    .INIT_08(256'h830955E555C809383095703830975504004CC4720093830957038390D5565400),
    .INIT_09(256'h030CC1DC184C0105CC8438325170383095597565C833840019CCB84383215703),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000100),
    .INIT_0B(256'h60300028E2AA2AAA83A380AAAC3F4F83F4F8DB0C2600ABB3AAB2ABB2AAEC0000),
    .INIT_0C(256'h00000000000000000000000000000000000003F4F80AAA920550A048248604AA),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h000000000000000FD3E0C0F03F4F8203C3F183F4F83F4F800000000000000000),
    .INIT_2F(256'h3400030A88303800A883FABF3F4FBCC001408830283F4F800000000000000000),
    .INIT_30(256'h00000000000000000000000000000000000000000000000003F183F4FBC00040),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_2[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_2[5:4]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[5:4]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_i_resp[14:13]),
        .DOBDO(ram_reg_3_0[5:4]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_3_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_2_WEBWE_UNCONNECTED[3:1],ram_reg_3_4}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[1].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h47FACC402AC8030CE30028888CA218840800000040000000000000C000400000),
    .INIT_01(256'hCB000003000A114510C080000EA2080000C2023338000300000388A83CA32720),
    .INIT_02(256'h6C3002AA230E02A288A88EC8000F08C00198A8A88A8A288A288A880020000000),
    .INIT_03(256'hA080AA0A3220CA020020800007A41E90900893E90FA42480300000CCC6000A00),
    .INIT_04(256'h3810AA803200000200CA07904289A89E6A89C280102006083A418256A0288E20),
    .INIT_05(256'h09D9CC6A04684C6882430830C000000A2A8824C0EE88087EE8000000CDC030B8),
    .INIT_06(256'hE634C25852979F63B3088018F2C39E42586E3F6CAA133330C401AFAE13EEAFAD),
    .INIT_07(256'h90139A88C3123B01B32AC9519225863BEE8F2C11D85DBE730D32810D833D8AFA),
    .INIT_08(256'h61A4DCD7ACC4241410E5109618EF51200E4444310041410E510961E2D4D93823),
    .INIT_09(256'h830CC2462E44010DE4423CB3CA501412E5C79C59CC36C004360CFE2BEB98D309),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000880),
    .INIT_0B(256'hB8B20800C3003000005045405504050040501504044041514551055110545000),
    .INIT_0C(256'h00000000000000000000000000000000000000405200000B20C2C08EA0C30033),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000001014080500405020141004440500405200000000000000000),
    .INIT_2F(256'h343801800030A0800601554004053CC0210800B8000405000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000100444053C211E0),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_2[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_2[7:6]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[7:6]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_i_resp[16:15]),
        .DOBDO(ram_reg_3_0[7:6]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_3_1),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_3_WEBWE_UNCONNECTED[3:1],ram_reg_3_4}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized1
   (ram_reg_3_0,
    ram_reg_3_1,
    clk_IBUF_BUFG,
    ram_i_req,
    ram_reg_0_0,
    ram_reg_3_2,
    addr_a,
    ram_reg_3_3,
    ram_reg_3_4);
  output [7:0]ram_reg_3_0;
  output [7:0]ram_reg_3_1;
  input clk_IBUF_BUFG;
  input [3:0]ram_i_req;
  input ram_reg_0_0;
  input [19:0]ram_reg_3_2;
  input [13:0]addr_a;
  input [7:0]ram_reg_3_3;
  input [0:0]ram_reg_3_4;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [13:0]addr_a;
  wire clk_IBUF_BUFG;
  wire [3:0]ram_i_req;
  wire ram_reg_0_0;
  wire [7:0]ram_reg_3_0;
  wire [7:0]ram_reg_3_1;
  wire [19:0]ram_reg_3_2;
  wire [7:0]ram_reg_3_3;
  wire [0:0]ram_reg_3_4;
  wire [7:0]NLW_ram_reg_0_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[2].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h53FCCDC01ED8034DF700CDDCCEF33CFDC1555551C0015555555555C055154C05),
    .INIT_01(256'hC01155035000010400D554155CD0515400D4003401110355445741F47DF77730),
    .INIT_02(256'h957554FF335F44F0CC3CCCC1545C4CD5541FBC3C3FC3FC1F0FC3C15530454015),
    .INIT_03(256'hC5D75D2ECAAD8B035534155507F01FC0000011FC07F00000315541CCDC550141),
    .INIT_04(256'h34003E90F945555655F0F3F4F4DC3DCF0FCCF4EC1F6E31FEFF0C2BFBF339AA7C),
    .INIT_05(256'hE7A32E9ACFBC9726A3020411D555555FEE8830C0DF9BD97DF1555555FDF6B2FD),
    .INIT_06(256'h6DEABFFFFDE51C993000C0DBACBBFAFFFFFA96806B3C3042C801BACBBFAFDF7F),
    .INIT_07(256'hAF2588A5C3638FDFBBB5277D96FFFF835FDF7DBD6A7A5EB20DA3CFF8F25F7659),
    .INIT_08(256'hDF7F6C70CCC005FF3EFFFFFFFEAFE03ACA0C1CB2005FF3EFFFFFFFAB78438D62),
    .INIT_09(256'h670D0CFF7EEEC389B65BFFFECEFFBEFBA8FCEEFAC83485CFE1C9777BEFBFAAF7),
    .INIT_0A(256'h000000000000000000000000000000000000000000000000000000000000027B),
    .INIT_0B(256'h313A4100C3553555519509704002410024101A2C64C0E12153A389229178A000),
    .INIT_0C(256'h0000000000000000000000000000000000000024104555431000C11C41D34177),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'hFFFFFFEAAA9543809040C2600241030980D8A824100241100000000000000000),
    .INIT_2F(256'hB5B4F515443035465151555A02413CC01181447495024100000000000000003F),
    .INIT_30(256'h00000000000000000000000000000000000000000000000000D8A82413FFA3E0),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_2[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_2[1:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[1:0]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_3_0[1:0]),
        .DOBDO(ram_reg_3_1[1:0]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_0_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_WEBWE_UNCONNECTED[3:1],ram_reg_3_4}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[2].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h5D59CE505554078C530054444E5114410000000100000004000000C401500800),
    .INIT_01(256'hC50000036405114510C250104D60040000D9011515110301840384583C535B54),
    .INIT_02(256'h55300055130D005044144DC0080D84D000155414154154150541415510004000),
    .INIT_03(256'h415555352550658100100000595525540515525549550141300000CCDC001541),
    .INIT_04(256'h380055405540000100D051D47454154D0544D454955591555504155551155D54),
    .INIT_05(256'h54D8B5D54554451751810411C0000005654411D5ED456ABED0000000AE9EB654),
    .INIT_06(256'h55555555555596DDB2004215F6D55F555555576855161221C4015F6D55F55555),
    .INIT_07(256'h55114655C371E54555559775D355556955555555555755710DD14554511C4555),
    .INIT_08(256'h5555565A66C805418554155555551A1545848471005418554155555546696551),
    .INIT_09(256'h570D86151555686DD74D55556555555556465505C43645455144755555555555),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000144),
    .INIT_0B(256'h747A8600C30030000129094946004200042031500A0009E29DE025E36C880000),
    .INIT_0C(256'h0000000000000000000000000000000000000004200000176545C64D90E34133),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h55555555555554001080C0000042030000E04C04200042100000000000000000),
    .INIT_2F(256'h5A5552001050704501024E4400423CC4114010544000422AAAAAAAAAAAAAAA95),
    .INIT_30(256'h00000000000000000000000000000000000000000000000000E04C0423D55551),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_2[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_2[3:2]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[3:2]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_3_0[3:2]),
        .DOBDO(ram_reg_3_1[3:2]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_0_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_1_WEBWE_UNCONNECTED[3:1],ram_reg_3_4}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[2].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hCF985607008305D601102208B4AE38275000000010034930C6790C44000414C0),
    .INIT_01(256'h4408000D002C030C33740408059000008340080020000D4400E10A021601E1C0),
    .INIT_02(256'hCC19100241064000900905700D0400464130000000020010000003F360200190),
    .INIT_03(256'hC34A91301508140000000000CC1A30480008B30A8C22000010E4405440004000),
    .INIT_04(256'h114024C0241938967070C2C830800806029054BAAB6C3238C100366800C8A884),
    .INIT_05(256'h32022EEFC1F3C00002D0EF8040000001E8CE414044CCD6544000000096815A00),
    .INIT_06(256'hC100165D63000CEB9302A8321D0920B6DDC8E8017F0F1F14440221D0D20A69DB),
    .INIT_07(256'hACE0000041F1A2C005B61411F061D0F30D65D4B302F2A69205368C8CDF16C6DD),
    .INIT_08(256'h3138407259480093928410830385004A828381120009392841CB338C404766A0),
    .INIT_09(256'h01078BCF0005145047428B8308AAABA0880EEB1E4814DAC23378590931044149),
    .INIT_0A(256'h000000000000000000000000000000000000000000000000000000000000005F),
    .INIT_0B(256'hD4002080010014E442868EAAAF3F0203F0202F183A00EAB2EAB3AEB2AAAC6000),
    .INIT_0C(256'h00000000000000000000000000000000000003F020000028020000C400410019),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h000000000000000FC080C0103F020300436CF7F0203F02000000000000000000),
    .INIT_2F(256'h14CE4100001284109003FAAF3F02144DB4E00022903F02000000000000000000),
    .INIT_30(256'h000000000000000000000000000000000000000000000000036CF7F0217D8C31),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_2[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_2[5:4]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[5:4]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_3_0[5:4]),
        .DOBDO(ram_reg_3_1[5:4]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_0_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_2_WEBWE_UNCONNECTED[3:1],ram_reg_3_4}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[2].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hCFFE8D1BC3F336CB1C58337EC8B3BD0310B1B1B403030FE251429C2238020400),
    .INIT_01(256'hA0431EE0A0426F2E7C4228020CAC132C0C68222A684C60A18001AB4AEB4FDEF4),
    .INIT_02(256'hCCFA803320360020C80C8C401CB600C0A238000000020000000103E3200EAD48),
    .INIT_03(256'h030CF8343C3030C200200B1B1C22708808118F00AC0240D2F10A0482801B4020),
    .INIT_04(256'h020430F43C2A95204870C3C030C00C0E03C000BBFAE9A331D40423ED401B87D8),
    .INIT_05(256'h22023BFFC3CFCF000FFCEE8041B1B1ECB2CE0250CACECC90801B1B1B6D222807),
    .INIT_06(256'hCF30F3CCE30C38FFEB02D833CFCF20A38C8CE8003F0F8F302C133CFCF20934C7),
    .INIT_07(256'hB3F3C00001F073CFCFEF3C3FE0FFFCE30CF3F0B301F37DEB08E3CCBC3F33C3CC),
    .INIT_08(256'h33280033FF2C0CF373400CF333C0000F83A3CC0A04CF3734008E32CC000FFFF0),
    .INIT_09(256'h020FC6CF3F3F3CF0FFC1F7730CADF773C80FAE3BAC03CF82E0FCEC0C303C00CF),
    .INIT_0A(256'h000000000000000000000000000000000000000000000000000000000000000D),
    .INIT_0B(256'h202A20000100250A004404514510010100101104404051404541454055505000),
    .INIT_0C(256'h00000000000000000000000000000000000001001006C6C0400A41CDC05010F9),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h00000000000000040040C0101001030040545100101001000000000000000000),
    .INIT_2F(256'h28EF02018C30F2102081555010012088BCE08C30C81001000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000054510012F88CF3),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_2[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_2[7:6]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[7:6]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_3_0[7:6]),
        .DOBDO(ram_reg_3_1[7:6]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_0_0),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_3_WEBWE_UNCONNECTED[3:1],ram_reg_3_4}));
endmodule

(* ORIG_REF_NAME = "iob_tdp_ram" *) 
module iob_tdp_ram__parameterized2
   (mem_instr_reg_rep,
    mem_instr_reg_rep_0,
    ram_reg_3_0,
    ram_reg_3_1,
    cpu_ready_reg,
    cpu_ready_reg_0,
    cpu_ready_reg_1,
    s_sel_reg,
    d_ready,
    \mem_rdata_q[14]_i_2 ,
    cpu_ready,
    \mem_rdata_q[14]_i_2_0 ,
    pbus_resp,
    clk_IBUF_BUFG,
    ram_i_req,
    ram_reg_3_2,
    ram_reg_3_3,
    addr_a,
    ram_reg_3_4,
    ram_reg_3_5);
  output mem_instr_reg_rep;
  output mem_instr_reg_rep_0;
  output [7:0]ram_reg_3_0;
  output [7:0]ram_reg_3_1;
  input cpu_ready_reg;
  input cpu_ready_reg_0;
  input [0:0]cpu_ready_reg_1;
  input [0:0]s_sel_reg;
  input d_ready;
  input \mem_rdata_q[14]_i_2 ;
  input cpu_ready;
  input \mem_rdata_q[14]_i_2_0 ;
  input [0:0]pbus_resp;
  input clk_IBUF_BUFG;
  input [3:0]ram_i_req;
  input ram_reg_3_2;
  input [19:0]ram_reg_3_3;
  input [13:0]addr_a;
  input [7:0]ram_reg_3_4;
  input [0:0]ram_reg_3_5;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_2;
  wire [13:0]addr_a;
  wire clk_IBUF_BUFG;
  wire cpu_ready;
  wire cpu_ready_reg;
  wire cpu_ready_reg_0;
  wire [0:0]cpu_ready_reg_1;
  wire d_ready;
  wire mem_instr_reg_rep;
  wire mem_instr_reg_rep_0;
  wire \mem_rdata_q[14]_i_2 ;
  wire \mem_rdata_q[14]_i_2_0 ;
  wire [0:0]pbus_resp;
  wire [3:0]ram_i_req;
  wire [7:0]ram_reg_3_0;
  wire [7:0]ram_reg_3_1;
  wire ram_reg_3_2;
  wire [19:0]ram_reg_3_3;
  wire [7:0]ram_reg_3_4;
  wire [0:0]ram_reg_3_5;
  wire [0:0]s_sel_reg;
  wire [7:0]NLW_ram_reg_0_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_WEBWE_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_WEBWE_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \mem_rdata_q[14]_i_3 
       (.I0(cpu_ready_reg),
        .I1(d_ready),
        .I2(\mem_rdata_q[14]_i_2 ),
        .I3(cpu_ready),
        .I4(\mem_rdata_q[14]_i_2_0 ),
        .I5(pbus_resp),
        .O(mem_instr_reg_rep_0));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    mem_valid_i_2
       (.I0(cpu_ready_reg),
        .I1(cpu_ready_reg_0),
        .I2(cpu_ready_reg_1),
        .I3(s_sel_reg),
        .I4(mem_instr_reg_rep_0),
        .O(mem_instr_reg_rep));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[3].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hFB0207208B001F8800A3A00BB08A6A82225AAFFA210050017BFE82824000C430),
    .INIT_01(256'h90A055411084DF4C7491200424089055348430044188F0024059580438013BB9),
    .INIT_02(256'h44000840004C0C0000000021000208410E32181821808802088080002240BC03),
    .INIT_03(256'h8400040008C100C2001C20554940250200300254295001F031500A0640958030),
    .INIT_04(256'h10082008000FF54052B030C0300C00C6000C800300082100140020000000300C),
    .INIT_05(256'h625640002003082000C0C000AFF00558000032410D30009CC2FF0055C95F0084),
    .INIT_06(256'h0275C71D061D7100265000071D0965871D01A95441811C20D96071D0965871D0),
    .INIT_07(256'h00C2000043E104CA14C36940C130C0875D34C48754C40034542220000C08171D),
    .INIT_08(256'h7421D5C4001141C7021D75D7521F551820070836581C7021D71C7418D5D00008),
    .INIT_09(256'h0203801328534DA50304C30059A4D31219502040D17088200030315D7509D71C),
    .INIT_0A(256'h000000000000000000000000000000000000000000000000000000000000020C),
    .INIT_0B(256'h610400C002003FFA805804D5850D8700D870230A23C05642040157426E901000),
    .INIT_0C(256'h00000000000000000000000000000000000000D8700ABFF12001C2A041A3E023),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'hFFFFFFEAAA95438361C0C0400D870301006810D8700D87000000000000000000),
    .INIT_2F(256'h08900E0FCC22D820E082AAAF0D871C200A810022C30D8700000000000000003F),
    .INIT_30(256'h000000000000000000000000000000000000000000000000006810D873700080),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_3[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[1:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_4[1:0]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_3_0[1:0]),
        .DOBDO(ram_reg_3_1[1:0]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_3_2),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_0_WEBWE_UNCONNECTED[3:1],ram_reg_3_5}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[3].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hC302C62083000A9C0300200DD81541810100000810005550000016D00000C010),
    .INIT_01(256'hA08000F280C4CF0C30C01000380800022850210000003300000F28003C033ABA),
    .INIT_02(256'h04300C0003080C0000000C5000040C400C330C0C30C0CC030CC0C0003100E403),
    .INIT_03(256'hC00004300CC00080003C0000CC0070010C200B002C00C2932000078B90008000),
    .INIT_04(256'h0004300400055AA8A9F020C03008008E0008C003800281028008300000201C28),
    .INIT_05(256'h000000000003CE2000C0C000A55AAAAC00002342461000284255AAAA090B0040),
    .INIT_06(256'h0000030C00000000000000030C0000030C00000030000F00003030C0000030C0),
    .INIT_07(256'h00F3880082E000CC00000000C030C0000030C000000000230C3000200D28030C),
    .INIT_08(256'h30000000004400C3000000C3000000080003C0000C0C3000000C300000000000),
    .INIT_09(256'h020F8003300000000300C3000000C300000000008C30C0008034A00C3000000C),
    .INIT_0A(256'h000000000000000000000000000000000000000000000000000000000000030C),
    .INIT_0B(256'hD02F00004300200031690925990E0000E00000043100A74254429443BFD07000),
    .INIT_0C(256'h00000000000000000000000000000000000000E000400033100DC1C040101002),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h55555555555554038000C0000E00030000C420E0000E00000000000000000000),
    .INIT_2F(256'h30F000100000D04000324E440E002CD000000000C30E002AAAAAAAAAAAAAAA95),
    .INIT_30(256'h00000000000000000000000000000000000000000000000000C420E000F00080),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_3[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[3:2]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_4[3:2]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_3_0[3:2]),
        .DOBDO(ram_reg_3_1[3:2]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_3_2),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_1_WEBWE_UNCONNECTED[3:1],ram_reg_3_5}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[3].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0002CE2083000B8C03C0200C0C0004C00000000C00000000000003C00000C030),
    .INIT_01(256'hC0000000A0000010440220003C0400011468100080889102800F280024033BBA),
    .INIT_02(256'h00300C00330F0C300C00CCC0000C08C00E0308083080C8020C8080002000C003),
    .INIT_03(256'h40000C300CC000C0000C0000CC007001013007001C0041D110000FCFE0004011),
    .INIT_04(256'h300030001000000003F000C03000000C0000C003000001000000300000003C04),
    .INIT_05(256'h000000000000012000C0C0004000000C000003818F000038C000000008033000),
    .INIT_06(256'h0000030C00000000330000030C0000030C00000000000000CC0030C0000030C0),
    .INIT_07(256'h0000480040D000C000000000C030C0000030C00000000033082000100018030C),
    .INIT_08(256'h3000000000CC00C3000000C30000000000000033000C3000000C300000000000),
    .INIT_09(256'h01034003000000000300C3000000C30000000000CC2080004000600C3000000C),
    .INIT_0A(256'h000000000000000000000000000000000000000000000000000000000000030C),
    .INIT_0B(256'hF01140004100A000328E0AFBFA36C3036C303F4FA800BAA0EAA2EAA2AAA86000),
    .INIT_0C(256'h000000000000000000000000000000000000036C300000333003C6C0C020C021),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h000000000000000DB0C0C00036C3030000BC236C3036C3000000000000000000),
    .INIT_2F(256'h30F000000000C0C00033FAAF36C33CC000000000C336C3000000000000000000),
    .INIT_30(256'h00000000000000000000000000000000000000000000000000BC236C33F000C0),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_3[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[5:4]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_4[5:4]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_3_0[5:4]),
        .DOBDO(ram_reg_3_1[5:4]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_3_2),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_2_WEBWE_UNCONNECTED[3:1],ram_reg_3_5}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "int_sram/gen_main_mem_byte[3].main_mem_byte/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0001CD104300074C0300100C0C0000C00000000000000000000003D10000C110),
    .INIT_01(256'hC00000035000000000C110003C00000000D4000000000301400F44043C033774),
    .INIT_02(256'h40300C00130D0C1004004CC0000C04C00C0304043040C4010C4040001000C003),
    .INIT_03(256'h800008300CC00080002C0000CC003000023003000C000082300023CCC0000010),
    .INIT_04(256'h300030000000000003F030C2100C00CF000CC007C003C203C00C300000300038),
    .INIT_05(256'h000000010000030005D0D500C000000C000033C0CF00003CC00000000C0F3000),
    .INIT_06(256'h0000130C00000000330150030C0000130C00000044000000CC0030C0000130C0),
    .INIT_07(256'h0000C000C3F000CC00000004C030C0000130C000000000330C304030000C430C),
    .INIT_08(256'h3000000000CC00C3000004C30000001100000033000C3000004C300000000040),
    .INIT_09(256'h030FC003300000001300C3000004C30000000000CC30C100C000310C3000004C),
    .INIT_0A(256'h000000000000000000000000000000000000000000000000000000000000030C),
    .INIT_0B(256'hF02A80008F00B000314101511505410054100405014011405440454055504000),
    .INIT_0C(256'h0000000000000000000000000000000000000054100000331002C9C840924033),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h00000000000000015040C0000541030000441054100541000000000000000000),
    .INIT_2F(256'h30F000000000F0C00031555005413CC040000000C30541000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000044105413F000D0),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({\<const1> ,ram_i_req[2:1],ram_reg_3_3[19:8],\<const0> }),
        .ADDRBWRADDR({\<const1> ,addr_a,\<const0> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(clk_IBUF_BUFG),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_3[7:6]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,ram_reg_3_4[7:6]}),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOADO(ram_reg_3_0[7:6]),
        .DOBDO(ram_reg_3_1[7:6]),
        .ENARDEN(ram_i_req[3]),
        .ENBWREN(ram_reg_3_2),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,ram_i_req[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,NLW_ram_reg_3_WEBWE_UNCONNECTED[3:1],ram_reg_3_5}));
endmodule

module iob_timer
   (slaves_resp,
    E,
    TIMER_ENABLE,
    TIMER_RESET,
    Q,
    slaves_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    \TIMER_SAMPLE_reg[0]_0 ,
    \TIMER_ENABLE_reg[0]_0 ,
    \TIMER_RESET_reg[0]_0 );
  output [0:0]slaves_resp;
  output [0:0]E;
  output TIMER_ENABLE;
  output TIMER_RESET;
  output [63:0]Q;
  input [0:0]slaves_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input \TIMER_SAMPLE_reg[0]_0 ;
  input \TIMER_ENABLE_reg[0]_0 ;
  input \TIMER_RESET_reg[0]_0 ;

  wire \<const1> ;
  wire [0:0]E;
  wire [63:0]Q;
  wire TIMER_ENABLE;
  wire \TIMER_ENABLE_reg[0]_0 ;
  wire TIMER_RESET;
  wire \TIMER_RESET_reg[0]_0 ;
  wire \TIMER_SAMPLE_reg[0]_0 ;
  wire clk_IBUF_BUFG;
  wire [0:0]slaves_req;
  wire [0:0]slaves_resp;
  wire sys_rst_int;

  FDCE \TIMER_ENABLE_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\TIMER_ENABLE_reg[0]_0 ),
        .Q(TIMER_ENABLE));
  FDCE \TIMER_RESET_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\TIMER_RESET_reg[0]_0 ),
        .Q(TIMER_RESET));
  FDCE \TIMER_SAMPLE_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\TIMER_SAMPLE_reg[0]_0 ),
        .Q(E));
  VCC VCC
       (.P(\<const1> ));
  FDCE \ready_int_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(slaves_req),
        .Q(slaves_resp));
  timer_core timer0
       (.E(E),
        .Q(Q),
        .TIMER_ENABLE(TIMER_ENABLE),
        .TIMER_RESET(TIMER_RESET),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .sys_rst_int(sys_rst_int));
endmodule

module iob_uart
   (slaves_resp,
    recv_buf_valid,
    tx_en,
    \bit_duration_reg[15]_0 ,
    \address_reg_reg[0]_0 ,
    \address_reg_reg[0]_1 ,
    \address_reg_reg[0]_2 ,
    \address_reg_reg[0]_3 ,
    \address_reg_reg[0]_4 ,
    \address_reg_reg[0]_5 ,
    \address_reg_reg[0]_6 ,
    \send_counter_reg[0]_0 ,
    \send_bitcnt_reg[3]_0 ,
    \recv_buf_data_reg[0]_0 ,
    wstrb_reg_reg_0,
    \send_bitcnt_reg[0]_0 ,
    \send_bitcnt_reg[1]_0 ,
    E,
    \send_counter_reg[11]_0 ,
    \bit_duration_reg[6]_0 ,
    \bit_duration_reg[4]_0 ,
    \bit_duration_reg[1]_0 ,
    \bit_duration_reg[2]_0 ,
    \bit_duration_reg[3]_0 ,
    \bit_duration_reg[5]_0 ,
    wstrb_reg_reg_1,
    CO,
    send_counter0,
    uart_txd_OBUF,
    \send_pattern_reg[8]_0 ,
    wstrb_reg_reg_2,
    clk_IBUF_BUFG,
    slaves_req,
    sys_rst_int,
    rst_soft,
    recv_buf_valid_reg_0,
    tx_en_reg_0,
    Q,
    \send_bitcnt_reg[2]_0 ,
    D,
    \bit_duration_reg[15]_1 ,
    \send_counter_reg[15]_0 ,
    \send_counter_reg[15]_1 ,
    \send_bitcnt_reg[0]_1 ,
    \send_bitcnt_reg[3]_1 ,
    \send_pattern_reg[8]_1 );
  output [7:0]slaves_resp;
  output recv_buf_valid;
  output tx_en;
  output \bit_duration_reg[15]_0 ;
  output \address_reg_reg[0]_0 ;
  output \address_reg_reg[0]_1 ;
  output \address_reg_reg[0]_2 ;
  output \address_reg_reg[0]_3 ;
  output \address_reg_reg[0]_4 ;
  output \address_reg_reg[0]_5 ;
  output \address_reg_reg[0]_6 ;
  output [0:0]\send_counter_reg[0]_0 ;
  output [3:0]\send_bitcnt_reg[3]_0 ;
  output \recv_buf_data_reg[0]_0 ;
  output wstrb_reg_reg_0;
  output \send_bitcnt_reg[0]_0 ;
  output \send_bitcnt_reg[1]_0 ;
  output [0:0]E;
  output \send_counter_reg[11]_0 ;
  output \bit_duration_reg[6]_0 ;
  output \bit_duration_reg[4]_0 ;
  output \bit_duration_reg[1]_0 ;
  output \bit_duration_reg[2]_0 ;
  output \bit_duration_reg[3]_0 ;
  output \bit_duration_reg[5]_0 ;
  output wstrb_reg_reg_1;
  output [0:0]CO;
  output [14:0]send_counter0;
  output uart_txd_OBUF;
  output [7:0]\send_pattern_reg[8]_0 ;
  input wstrb_reg_reg_2;
  input clk_IBUF_BUFG;
  input [19:0]slaves_req;
  input sys_rst_int;
  input rst_soft;
  input recv_buf_valid_reg_0;
  input tx_en_reg_0;
  input [0:0]Q;
  input \send_bitcnt_reg[2]_0 ;
  input [0:0]D;
  input [0:0]\bit_duration_reg[15]_1 ;
  input [0:0]\send_counter_reg[15]_0 ;
  input [15:0]\send_counter_reg[15]_1 ;
  input [0:0]\send_bitcnt_reg[0]_1 ;
  input [2:0]\send_bitcnt_reg[3]_1 ;
  input [8:0]\send_pattern_reg[8]_1 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]address_reg;
  wire \address_reg_reg[0]_0 ;
  wire \address_reg_reg[0]_1 ;
  wire \address_reg_reg[0]_2 ;
  wire \address_reg_reg[0]_3 ;
  wire \address_reg_reg[0]_4 ;
  wire \address_reg_reg[0]_5 ;
  wire \address_reg_reg[0]_6 ;
  wire [15:0]bit_duration;
  wire \bit_duration_reg[15]_0 ;
  wire [0:0]\bit_duration_reg[15]_1 ;
  wire \bit_duration_reg[1]_0 ;
  wire \bit_duration_reg[2]_0 ;
  wire \bit_duration_reg[3]_0 ;
  wire \bit_duration_reg[4]_0 ;
  wire \bit_duration_reg[5]_0 ;
  wire \bit_duration_reg[6]_0 ;
  wire clk_IBUF_BUFG;
  wire data1;
  wire \mem_rdata_q[11]_i_5_n_0 ;
  wire \mem_rdata_q[15]_i_5_n_0 ;
  wire [3:0]p_0_in;
  wire [7:0]recv_buf_data;
  wire \recv_buf_data_reg[0]_0 ;
  wire recv_buf_valid;
  wire recv_buf_valid_reg_0;
  wire [15:1]recv_counter;
  wire \recv_counter[0]_i_1_n_0 ;
  wire \recv_counter[15]_i_3_n_0 ;
  wire \recv_counter_reg[12]_i_2_n_0 ;
  wire \recv_counter_reg[12]_i_2_n_4 ;
  wire \recv_counter_reg[12]_i_2_n_5 ;
  wire \recv_counter_reg[12]_i_2_n_6 ;
  wire \recv_counter_reg[12]_i_2_n_7 ;
  wire \recv_counter_reg[15]_i_2_n_5 ;
  wire \recv_counter_reg[15]_i_2_n_6 ;
  wire \recv_counter_reg[15]_i_2_n_7 ;
  wire \recv_counter_reg[4]_i_2_n_0 ;
  wire \recv_counter_reg[4]_i_2_n_4 ;
  wire \recv_counter_reg[4]_i_2_n_5 ;
  wire \recv_counter_reg[4]_i_2_n_6 ;
  wire \recv_counter_reg[4]_i_2_n_7 ;
  wire \recv_counter_reg[8]_i_2_n_0 ;
  wire \recv_counter_reg[8]_i_2_n_4 ;
  wire \recv_counter_reg[8]_i_2_n_5 ;
  wire \recv_counter_reg[8]_i_2_n_6 ;
  wire \recv_counter_reg[8]_i_2_n_7 ;
  wire \recv_counter_reg_n_0_[0] ;
  wire \recv_counter_reg_n_0_[10] ;
  wire \recv_counter_reg_n_0_[11] ;
  wire \recv_counter_reg_n_0_[12] ;
  wire \recv_counter_reg_n_0_[13] ;
  wire \recv_counter_reg_n_0_[14] ;
  wire \recv_counter_reg_n_0_[15] ;
  wire \recv_counter_reg_n_0_[1] ;
  wire \recv_counter_reg_n_0_[2] ;
  wire \recv_counter_reg_n_0_[3] ;
  wire \recv_counter_reg_n_0_[4] ;
  wire \recv_counter_reg_n_0_[5] ;
  wire \recv_counter_reg_n_0_[6] ;
  wire \recv_counter_reg_n_0_[7] ;
  wire \recv_counter_reg_n_0_[8] ;
  wire \recv_counter_reg_n_0_[9] ;
  wire [7:0]recv_pattern;
  wire \recv_pattern[7]_i_1_n_0 ;
  wire recv_state;
  wire \recv_state[3]_i_11_n_0 ;
  wire \recv_state[3]_i_12_n_0 ;
  wire \recv_state[3]_i_13_n_0 ;
  wire \recv_state[3]_i_14_n_0 ;
  wire \recv_state[3]_i_15_n_0 ;
  wire \recv_state[3]_i_16_n_0 ;
  wire \recv_state[3]_i_17_n_0 ;
  wire \recv_state[3]_i_18_n_0 ;
  wire \recv_state[3]_i_19_n_0 ;
  wire \recv_state[3]_i_20_n_0 ;
  wire \recv_state[3]_i_4_n_0 ;
  wire \recv_state[3]_i_5_n_0 ;
  wire \recv_state[3]_i_8_n_0 ;
  wire \recv_state[3]_i_9_n_0 ;
  wire \recv_state_reg[3]_i_10_n_0 ;
  wire \recv_state_reg[3]_i_3_n_2 ;
  wire \recv_state_reg[3]_i_7_n_0 ;
  wire \recv_state_reg_n_0_[0] ;
  wire \recv_state_reg_n_0_[1] ;
  wire \recv_state_reg_n_0_[2] ;
  wire \recv_state_reg_n_0_[3] ;
  wire rst_int;
  wire rst_soft;
  wire rst_soft_reg_n_0;
  wire \send_bitcnt[2]_i_1_n_0 ;
  wire \send_bitcnt_reg[0]_0 ;
  wire [0:0]\send_bitcnt_reg[0]_1 ;
  wire \send_bitcnt_reg[1]_0 ;
  wire \send_bitcnt_reg[2]_0 ;
  wire [3:0]\send_bitcnt_reg[3]_0 ;
  wire [2:0]\send_bitcnt_reg[3]_1 ;
  wire [15:1]send_counter;
  wire [14:0]send_counter0;
  wire \send_counter[15]_i_10_n_0 ;
  wire \send_counter[15]_i_11_n_0 ;
  wire \send_counter[15]_i_12_n_0 ;
  wire \send_counter[15]_i_13_n_0 ;
  wire \send_counter[15]_i_14_n_0 ;
  wire \send_counter[15]_i_15_n_0 ;
  wire \send_counter[15]_i_16_n_0 ;
  wire \send_counter[15]_i_8_n_0 ;
  wire \send_counter[15]_i_9_n_0 ;
  wire [0:0]\send_counter_reg[0]_0 ;
  wire \send_counter_reg[11]_0 ;
  wire \send_counter_reg[12]_i_2_n_0 ;
  wire [0:0]\send_counter_reg[15]_0 ;
  wire [15:0]\send_counter_reg[15]_1 ;
  wire \send_counter_reg[15]_i_7_n_0 ;
  wire \send_counter_reg[4]_i_2_n_0 ;
  wire \send_counter_reg[8]_i_2_n_0 ;
  wire [7:0]\send_pattern_reg[8]_0 ;
  wire [8:0]\send_pattern_reg[8]_1 ;
  wire \send_pattern_reg_n_0_[0] ;
  wire [19:0]slaves_req;
  wire [7:0]slaves_resp;
  wire sys_rst_int;
  wire tx_en;
  wire tx_en_reg_0;
  wire uart_txd_OBUF;
  wire wstrb_reg;
  wire wstrb_reg_reg_0;
  wire wstrb_reg_reg_1;
  wire wstrb_reg_reg_2;
  wire [3:0]\NLW_recv_counter_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_recv_counter_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_recv_counter_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_recv_state_reg[3]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_recv_state_reg[3]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_recv_state_reg[3]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_recv_state_reg[3]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_send_counter_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_send_counter_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_send_counter_reg[15]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_send_counter_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_send_counter_reg[8]_i_2_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE \address_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(slaves_req[16]),
        .Q(address_reg[0]),
        .R(\<const0> ));
  FDRE \address_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(slaves_req[17]),
        .Q(address_reg[1]),
        .R(\<const0> ));
  FDRE \address_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(slaves_req[18]),
        .Q(address_reg[2]),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'hE)) 
    \bit_duration[15]_i_1 
       (.I0(sys_rst_int),
        .I1(rst_soft_reg_n_0),
        .O(rst_int));
  FDSE \bit_duration_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[0]),
        .Q(bit_duration[0]),
        .S(rst_int));
  FDRE \bit_duration_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[10]),
        .Q(bit_duration[10]),
        .R(rst_int));
  FDRE \bit_duration_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[11]),
        .Q(bit_duration[11]),
        .R(rst_int));
  FDRE \bit_duration_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[12]),
        .Q(bit_duration[12]),
        .R(rst_int));
  FDRE \bit_duration_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[13]),
        .Q(bit_duration[13]),
        .R(rst_int));
  FDRE \bit_duration_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[14]),
        .Q(bit_duration[14]),
        .R(rst_int));
  FDRE \bit_duration_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[15]),
        .Q(bit_duration[15]),
        .R(rst_int));
  FDRE \bit_duration_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[1]),
        .Q(bit_duration[1]),
        .R(rst_int));
  FDRE \bit_duration_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[2]),
        .Q(bit_duration[2]),
        .R(rst_int));
  FDRE \bit_duration_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[3]),
        .Q(bit_duration[3]),
        .R(rst_int));
  FDRE \bit_duration_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[4]),
        .Q(bit_duration[4]),
        .R(rst_int));
  FDRE \bit_duration_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[5]),
        .Q(bit_duration[5]),
        .R(rst_int));
  FDRE \bit_duration_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[6]),
        .Q(bit_duration[6]),
        .R(rst_int));
  FDRE \bit_duration_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[7]),
        .Q(bit_duration[7]),
        .R(rst_int));
  FDRE \bit_duration_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[8]),
        .Q(bit_duration[8]),
        .R(rst_int));
  FDRE \bit_duration_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\bit_duration_reg[15]_1 ),
        .D(slaves_req[9]),
        .Q(bit_duration[9]),
        .R(rst_int));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_rdata_q[10]_i_4 
       (.I0(address_reg[0]),
        .I1(address_reg[1]),
        .I2(bit_duration[10]),
        .I3(\mem_rdata_q[11]_i_5_n_0 ),
        .I4(Q),
        .O(\address_reg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_rdata_q[11]_i_4 
       (.I0(address_reg[0]),
        .I1(address_reg[1]),
        .I2(bit_duration[11]),
        .I3(\mem_rdata_q[11]_i_5_n_0 ),
        .I4(Q),
        .O(\address_reg_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h4044)) 
    \mem_rdata_q[11]_i_5 
       (.I0(wstrb_reg),
        .I1(slaves_resp[0]),
        .I2(address_reg[1]),
        .I3(address_reg[2]),
        .O(\mem_rdata_q[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \mem_rdata_q[15]_i_4 
       (.I0(\mem_rdata_q[15]_i_5_n_0 ),
        .I1(bit_duration[15]),
        .I2(wstrb_reg),
        .I3(slaves_resp[0]),
        .I4(address_reg[2]),
        .I5(Q),
        .O(\bit_duration_reg[15]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_rdata_q[15]_i_5 
       (.I0(address_reg[1]),
        .I1(address_reg[0]),
        .O(\mem_rdata_q[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \mem_rdata_q[1]_i_6 
       (.I0(bit_duration[1]),
        .I1(address_reg[0]),
        .I2(address_reg[1]),
        .I3(recv_buf_data[1]),
        .O(\bit_duration_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \mem_rdata_q[2]_i_6 
       (.I0(bit_duration[2]),
        .I1(address_reg[0]),
        .I2(address_reg[1]),
        .I3(recv_buf_data[2]),
        .O(\bit_duration_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \mem_rdata_q[3]_i_6 
       (.I0(bit_duration[3]),
        .I1(address_reg[0]),
        .I2(address_reg[1]),
        .I3(recv_buf_data[3]),
        .O(\bit_duration_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \mem_rdata_q[4]_i_6 
       (.I0(bit_duration[4]),
        .I1(address_reg[0]),
        .I2(address_reg[1]),
        .I3(recv_buf_data[4]),
        .O(\bit_duration_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \mem_rdata_q[5]_i_6 
       (.I0(bit_duration[5]),
        .I1(address_reg[0]),
        .I2(address_reg[1]),
        .I3(recv_buf_data[5]),
        .O(\bit_duration_reg[5]_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \mem_rdata_q[6]_i_6 
       (.I0(wstrb_reg),
        .I1(slaves_resp[0]),
        .I2(address_reg[2]),
        .O(wstrb_reg_reg_0));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \mem_rdata_q[6]_i_7 
       (.I0(bit_duration[6]),
        .I1(address_reg[0]),
        .I2(address_reg[1]),
        .I3(recv_buf_data[6]),
        .O(\bit_duration_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \mem_rdata_q[7]_i_5 
       (.I0(wstrb_reg_reg_0),
        .I1(recv_buf_data[7]),
        .I2(address_reg[1]),
        .I3(address_reg[0]),
        .I4(bit_duration[7]),
        .O(slaves_resp[7]));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_rdata_q[8]_i_4 
       (.I0(address_reg[0]),
        .I1(address_reg[1]),
        .I2(bit_duration[8]),
        .I3(\mem_rdata_q[11]_i_5_n_0 ),
        .I4(Q),
        .O(\address_reg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_rdata_q[9]_i_4 
       (.I0(address_reg[0]),
        .I1(address_reg[1]),
        .I2(bit_duration[9]),
        .I3(\mem_rdata_q[11]_i_5_n_0 ),
        .I4(Q),
        .O(\address_reg_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \mem_rdata_word_reg[0]_i_10 
       (.I0(wstrb_reg),
        .I1(slaves_resp[0]),
        .I2(address_reg[2]),
        .I3(recv_buf_valid),
        .I4(address_reg[1]),
        .I5(address_reg[0]),
        .O(wstrb_reg_reg_1));
  LUT6 #(
    .INIT(64'h0A8000800A8A008A)) 
    \mem_rdata_word_reg[0]_i_9 
       (.I0(wstrb_reg_reg_0),
        .I1(recv_buf_data[0]),
        .I2(address_reg[1]),
        .I3(address_reg[0]),
        .I4(bit_duration[0]),
        .I5(\send_bitcnt_reg[0]_0 ),
        .O(\recv_buf_data_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_rdata_word_reg[12]_i_5 
       (.I0(address_reg[0]),
        .I1(address_reg[1]),
        .I2(bit_duration[12]),
        .I3(\mem_rdata_q[11]_i_5_n_0 ),
        .I4(Q),
        .O(\address_reg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_rdata_word_reg[13]_i_5 
       (.I0(address_reg[0]),
        .I1(address_reg[1]),
        .I2(bit_duration[13]),
        .I3(\mem_rdata_q[11]_i_5_n_0 ),
        .I4(Q),
        .O(\address_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \mem_rdata_word_reg[14]_i_5 
       (.I0(address_reg[0]),
        .I1(address_reg[1]),
        .I2(bit_duration[14]),
        .I3(\mem_rdata_q[11]_i_5_n_0 ),
        .I4(Q),
        .O(\address_reg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \mem_rdata_word_reg[1]_i_6 
       (.I0(wstrb_reg_reg_0),
        .I1(recv_buf_data[1]),
        .I2(address_reg[1]),
        .I3(address_reg[0]),
        .I4(bit_duration[1]),
        .O(slaves_resp[1]));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \mem_rdata_word_reg[2]_i_6 
       (.I0(wstrb_reg_reg_0),
        .I1(recv_buf_data[2]),
        .I2(address_reg[1]),
        .I3(address_reg[0]),
        .I4(bit_duration[2]),
        .O(slaves_resp[2]));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \mem_rdata_word_reg[3]_i_6 
       (.I0(wstrb_reg_reg_0),
        .I1(recv_buf_data[3]),
        .I2(address_reg[1]),
        .I3(address_reg[0]),
        .I4(bit_duration[3]),
        .O(slaves_resp[3]));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \mem_rdata_word_reg[4]_i_6 
       (.I0(wstrb_reg_reg_0),
        .I1(recv_buf_data[4]),
        .I2(address_reg[1]),
        .I3(address_reg[0]),
        .I4(bit_duration[4]),
        .O(slaves_resp[4]));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \mem_rdata_word_reg[5]_i_6 
       (.I0(wstrb_reg_reg_0),
        .I1(recv_buf_data[5]),
        .I2(address_reg[1]),
        .I3(address_reg[0]),
        .I4(bit_duration[5]),
        .O(slaves_resp[5]));
  LUT5 #(
    .INIT(32'h0A800080)) 
    \mem_rdata_word_reg[6]_i_7 
       (.I0(wstrb_reg_reg_0),
        .I1(recv_buf_data[6]),
        .I2(address_reg[1]),
        .I3(address_reg[0]),
        .I4(bit_duration[6]),
        .O(slaves_resp[6]));
  FDCE ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(slaves_req[19]),
        .Q(slaves_resp[0]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \recv_buf_data[7]_i_1 
       (.I0(\recv_state_reg[3]_i_3_n_2 ),
        .I1(\recv_state_reg_n_0_[0] ),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[2] ),
        .I4(\recv_state_reg_n_0_[3] ),
        .O(E));
  FDCE \recv_buf_data_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[0]),
        .Q(recv_buf_data[0]));
  FDCE \recv_buf_data_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[1]),
        .Q(recv_buf_data[1]));
  FDCE \recv_buf_data_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[2]),
        .Q(recv_buf_data[2]));
  FDCE \recv_buf_data_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[3]),
        .Q(recv_buf_data[3]));
  FDCE \recv_buf_data_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[4]),
        .Q(recv_buf_data[4]));
  FDCE \recv_buf_data_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[5]),
        .Q(recv_buf_data[5]));
  FDCE \recv_buf_data_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[6]),
        .Q(recv_buf_data[6]));
  FDCE \recv_buf_data_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .CLR(rst_int),
        .D(recv_pattern[7]),
        .Q(recv_buf_data[7]));
  FDCE recv_buf_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_buf_valid_reg_0),
        .Q(recv_buf_valid));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \recv_counter[0]_i_1 
       (.I0(\recv_counter[15]_i_3_n_0 ),
        .I1(\recv_counter_reg_n_0_[0] ),
        .O(\recv_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[10]_i_1 
       (.I0(\recv_counter_reg[12]_i_2_n_6 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[10]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[11]_i_1 
       (.I0(\recv_counter_reg[12]_i_2_n_5 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[11]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[12]_i_1 
       (.I0(\recv_counter_reg[12]_i_2_n_4 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[13]_i_1 
       (.I0(\recv_counter_reg[15]_i_2_n_7 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[13]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[14]_i_1 
       (.I0(\recv_counter_reg[15]_i_2_n_6 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[14]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[15]_i_1 
       (.I0(\recv_counter_reg[15]_i_2_n_5 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA0AACAF)) 
    \recv_counter[15]_i_3 
       (.I0(\recv_state_reg[3]_i_3_n_2 ),
        .I1(data1),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[0] ),
        .I4(\recv_state_reg_n_0_[3] ),
        .I5(\recv_state_reg_n_0_[2] ),
        .O(\recv_counter[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[1]_i_1 
       (.I0(\recv_counter_reg[4]_i_2_n_7 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[2]_i_1 
       (.I0(\recv_counter_reg[4]_i_2_n_6 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[3]_i_1 
       (.I0(\recv_counter_reg[4]_i_2_n_5 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[4]_i_1 
       (.I0(\recv_counter_reg[4]_i_2_n_4 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[5]_i_1 
       (.I0(\recv_counter_reg[8]_i_2_n_7 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[6]_i_1 
       (.I0(\recv_counter_reg[8]_i_2_n_6 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[6]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[7]_i_1 
       (.I0(\recv_counter_reg[8]_i_2_n_5 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[7]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[8]_i_1 
       (.I0(\recv_counter_reg[8]_i_2_n_4 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \recv_counter[9]_i_1 
       (.I0(\recv_counter_reg[12]_i_2_n_7 ),
        .I1(\recv_counter[15]_i_3_n_0 ),
        .O(recv_counter[9]));
  FDCE \recv_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(\recv_counter[0]_i_1_n_0 ),
        .Q(\recv_counter_reg_n_0_[0] ));
  FDCE \recv_counter_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[10]),
        .Q(\recv_counter_reg_n_0_[10] ));
  FDCE \recv_counter_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[11]),
        .Q(\recv_counter_reg_n_0_[11] ));
  FDCE \recv_counter_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[12]),
        .Q(\recv_counter_reg_n_0_[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_counter_reg[12]_i_2 
       (.CI(\recv_counter_reg[8]_i_2_n_0 ),
        .CO({\recv_counter_reg[12]_i_2_n_0 ,\NLW_recv_counter_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\recv_counter_reg[12]_i_2_n_4 ,\recv_counter_reg[12]_i_2_n_5 ,\recv_counter_reg[12]_i_2_n_6 ,\recv_counter_reg[12]_i_2_n_7 }),
        .S({\recv_counter_reg_n_0_[12] ,\recv_counter_reg_n_0_[11] ,\recv_counter_reg_n_0_[10] ,\recv_counter_reg_n_0_[9] }));
  FDCE \recv_counter_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[13]),
        .Q(\recv_counter_reg_n_0_[13] ));
  FDCE \recv_counter_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[14]),
        .Q(\recv_counter_reg_n_0_[14] ));
  FDCE \recv_counter_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[15]),
        .Q(\recv_counter_reg_n_0_[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_counter_reg[15]_i_2 
       (.CI(\recv_counter_reg[12]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\recv_counter_reg[15]_i_2_n_5 ,\recv_counter_reg[15]_i_2_n_6 ,\recv_counter_reg[15]_i_2_n_7 }),
        .S({\<const0> ,\recv_counter_reg_n_0_[15] ,\recv_counter_reg_n_0_[14] ,\recv_counter_reg_n_0_[13] }));
  FDCE \recv_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[1]),
        .Q(\recv_counter_reg_n_0_[1] ));
  FDCE \recv_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[2]),
        .Q(\recv_counter_reg_n_0_[2] ));
  FDCE \recv_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[3]),
        .Q(\recv_counter_reg_n_0_[3] ));
  FDCE \recv_counter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[4]),
        .Q(\recv_counter_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_counter_reg[4]_i_2 
       (.CI(\<const0> ),
        .CO({\recv_counter_reg[4]_i_2_n_0 ,\NLW_recv_counter_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\recv_counter_reg_n_0_[0] ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\recv_counter_reg[4]_i_2_n_4 ,\recv_counter_reg[4]_i_2_n_5 ,\recv_counter_reg[4]_i_2_n_6 ,\recv_counter_reg[4]_i_2_n_7 }),
        .S({\recv_counter_reg_n_0_[4] ,\recv_counter_reg_n_0_[3] ,\recv_counter_reg_n_0_[2] ,\recv_counter_reg_n_0_[1] }));
  FDCE \recv_counter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[5]),
        .Q(\recv_counter_reg_n_0_[5] ));
  FDCE \recv_counter_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[6]),
        .Q(\recv_counter_reg_n_0_[6] ));
  FDCE \recv_counter_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[7]),
        .Q(\recv_counter_reg_n_0_[7] ));
  FDCE \recv_counter_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[8]),
        .Q(\recv_counter_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_counter_reg[8]_i_2 
       (.CI(\recv_counter_reg[4]_i_2_n_0 ),
        .CO({\recv_counter_reg[8]_i_2_n_0 ,\NLW_recv_counter_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\recv_counter_reg[8]_i_2_n_4 ,\recv_counter_reg[8]_i_2_n_5 ,\recv_counter_reg[8]_i_2_n_6 ,\recv_counter_reg[8]_i_2_n_7 }),
        .S({\recv_counter_reg_n_0_[8] ,\recv_counter_reg_n_0_[7] ,\recv_counter_reg_n_0_[6] ,\recv_counter_reg_n_0_[5] }));
  FDCE \recv_counter_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(recv_counter[9]),
        .Q(\recv_counter_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'hCCCC8CC0)) 
    \recv_pattern[7]_i_1 
       (.I0(\recv_state_reg_n_0_[0] ),
        .I1(\recv_state_reg[3]_i_3_n_2 ),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[3] ),
        .I4(\recv_state_reg_n_0_[2] ),
        .O(\recv_pattern[7]_i_1_n_0 ));
  FDCE \recv_pattern_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[1]),
        .Q(recv_pattern[0]));
  FDCE \recv_pattern_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[2]),
        .Q(recv_pattern[1]));
  FDCE \recv_pattern_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[3]),
        .Q(recv_pattern[2]));
  FDCE \recv_pattern_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[4]),
        .Q(recv_pattern[3]));
  FDCE \recv_pattern_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[5]),
        .Q(recv_pattern[4]));
  FDCE \recv_pattern_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[6]),
        .Q(recv_pattern[5]));
  FDCE \recv_pattern_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(recv_pattern[7]),
        .Q(recv_pattern[6]));
  FDCE \recv_pattern_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\recv_pattern[7]_i_1_n_0 ),
        .CLR(rst_int),
        .D(D),
        .Q(recv_pattern[7]));
  LUT4 #(
    .INIT(16'h00F7)) 
    \recv_state[0]_i_1 
       (.I0(\recv_state_reg_n_0_[1] ),
        .I1(\recv_state_reg_n_0_[3] ),
        .I2(\recv_state_reg_n_0_[2] ),
        .I3(\recv_state_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6266)) 
    \recv_state[1]_i_1 
       (.I0(\recv_state_reg_n_0_[0] ),
        .I1(\recv_state_reg_n_0_[1] ),
        .I2(\recv_state_reg_n_0_[2] ),
        .I3(\recv_state_reg_n_0_[3] ),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \recv_state[2]_i_1 
       (.I0(\recv_state_reg_n_0_[2] ),
        .I1(\recv_state_reg_n_0_[0] ),
        .I2(\recv_state_reg_n_0_[1] ),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hEEE22222EEEE222E)) 
    \recv_state[3]_i_1 
       (.I0(\recv_state_reg[3]_i_3_n_2 ),
        .I1(\recv_state[3]_i_4_n_0 ),
        .I2(\recv_state_reg_n_0_[3] ),
        .I3(\recv_state[3]_i_5_n_0 ),
        .I4(data1),
        .I5(D),
        .O(recv_state));
  LUT1 #(
    .INIT(2'h1)) 
    \recv_state[3]_i_11 
       (.I0(\recv_counter_reg_n_0_[15] ),
        .O(\recv_state[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \recv_state[3]_i_12 
       (.I0(bit_duration[13]),
        .I1(\recv_counter_reg_n_0_[12] ),
        .I2(\recv_counter_reg_n_0_[14] ),
        .I3(bit_duration[15]),
        .I4(\recv_counter_reg_n_0_[13] ),
        .I5(bit_duration[14]),
        .O(\recv_state[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \recv_state[3]_i_13 
       (.I0(bit_duration[10]),
        .I1(\recv_counter_reg_n_0_[10] ),
        .I2(\recv_counter_reg_n_0_[11] ),
        .I3(bit_duration[11]),
        .I4(\recv_counter_reg_n_0_[9] ),
        .I5(bit_duration[9]),
        .O(\recv_state[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \recv_state[3]_i_14 
       (.I0(bit_duration[7]),
        .I1(\recv_counter_reg_n_0_[7] ),
        .I2(\recv_counter_reg_n_0_[8] ),
        .I3(bit_duration[8]),
        .I4(\recv_counter_reg_n_0_[6] ),
        .I5(bit_duration[6]),
        .O(\recv_state[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \recv_state[3]_i_15 
       (.I0(bit_duration[4]),
        .I1(\recv_counter_reg_n_0_[4] ),
        .I2(\recv_counter_reg_n_0_[5] ),
        .I3(bit_duration[5]),
        .I4(\recv_counter_reg_n_0_[3] ),
        .I5(bit_duration[3]),
        .O(\recv_state[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \recv_state[3]_i_16 
       (.I0(bit_duration[0]),
        .I1(\recv_counter_reg_n_0_[0] ),
        .I2(\recv_counter_reg_n_0_[2] ),
        .I3(bit_duration[2]),
        .I4(\recv_counter_reg_n_0_[1] ),
        .I5(bit_duration[1]),
        .O(\recv_state[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \recv_state[3]_i_17 
       (.I0(bit_duration[10]),
        .I1(\recv_counter_reg_n_0_[9] ),
        .I2(\recv_counter_reg_n_0_[11] ),
        .I3(bit_duration[12]),
        .I4(\recv_counter_reg_n_0_[10] ),
        .I5(bit_duration[11]),
        .O(\recv_state[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \recv_state[3]_i_18 
       (.I0(bit_duration[8]),
        .I1(\recv_counter_reg_n_0_[7] ),
        .I2(\recv_counter_reg_n_0_[8] ),
        .I3(bit_duration[9]),
        .I4(\recv_counter_reg_n_0_[6] ),
        .I5(bit_duration[7]),
        .O(\recv_state[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \recv_state[3]_i_19 
       (.I0(bit_duration[5]),
        .I1(\recv_counter_reg_n_0_[4] ),
        .I2(\recv_counter_reg_n_0_[5] ),
        .I3(bit_duration[6]),
        .I4(\recv_counter_reg_n_0_[3] ),
        .I5(bit_duration[4]),
        .O(\recv_state[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6F80)) 
    \recv_state[3]_i_2 
       (.I0(\recv_state_reg_n_0_[2] ),
        .I1(\recv_state_reg_n_0_[0] ),
        .I2(\recv_state_reg_n_0_[1] ),
        .I3(\recv_state_reg_n_0_[3] ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \recv_state[3]_i_20 
       (.I0(bit_duration[1]),
        .I1(\recv_counter_reg_n_0_[0] ),
        .I2(\recv_counter_reg_n_0_[2] ),
        .I3(bit_duration[3]),
        .I4(\recv_counter_reg_n_0_[1] ),
        .I5(bit_duration[2]),
        .O(\recv_state[3]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \recv_state[3]_i_4 
       (.I0(\recv_state_reg_n_0_[2] ),
        .I1(\recv_state_reg_n_0_[3] ),
        .I2(\recv_state_reg_n_0_[1] ),
        .O(\recv_state[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \recv_state[3]_i_5 
       (.I0(\recv_state_reg_n_0_[0] ),
        .I1(\recv_state_reg_n_0_[1] ),
        .O(\recv_state[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \recv_state[3]_i_8 
       (.I0(bit_duration[15]),
        .I1(\recv_counter_reg_n_0_[15] ),
        .O(\recv_state[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \recv_state[3]_i_9 
       (.I0(bit_duration[13]),
        .I1(\recv_counter_reg_n_0_[13] ),
        .I2(\recv_counter_reg_n_0_[14] ),
        .I3(bit_duration[14]),
        .I4(\recv_counter_reg_n_0_[12] ),
        .I5(bit_duration[12]),
        .O(\recv_state[3]_i_9_n_0 ));
  FDCE \recv_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in[0]),
        .Q(\recv_state_reg_n_0_[0] ));
  FDCE \recv_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in[1]),
        .Q(\recv_state_reg_n_0_[1] ));
  FDCE \recv_state_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in[2]),
        .Q(\recv_state_reg_n_0_[2] ));
  FDCE \recv_state_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(recv_state),
        .CLR(rst_int),
        .D(p_0_in[3]),
        .Q(\recv_state_reg_n_0_[3] ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_state_reg[3]_i_10 
       (.CI(\<const0> ),
        .CO({\recv_state_reg[3]_i_10_n_0 ,\NLW_recv_state_reg[3]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\recv_state[3]_i_17_n_0 ,\recv_state[3]_i_18_n_0 ,\recv_state[3]_i_19_n_0 ,\recv_state[3]_i_20_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_state_reg[3]_i_3 
       (.CI(\recv_state_reg[3]_i_7_n_0 ),
        .CO({\recv_state_reg[3]_i_3_n_2 ,\NLW_recv_state_reg[3]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\recv_state[3]_i_8_n_0 ,\recv_state[3]_i_9_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_state_reg[3]_i_6 
       (.CI(\recv_state_reg[3]_i_10_n_0 ),
        .CO({data1,\NLW_recv_state_reg[3]_i_6_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\recv_state[3]_i_11_n_0 ,\recv_state[3]_i_12_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \recv_state_reg[3]_i_7 
       (.CI(\<const0> ),
        .CO({\recv_state_reg[3]_i_7_n_0 ,\NLW_recv_state_reg[3]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\recv_state[3]_i_13_n_0 ,\recv_state[3]_i_14_n_0 ,\recv_state[3]_i_15_n_0 ,\recv_state[3]_i_16_n_0 }));
  FDCE rst_soft_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(rst_soft),
        .Q(rst_soft_reg_n_0));
  LUT6 #(
    .INIT(64'h00E1E1E1E1E1E1E1)) 
    \send_bitcnt[2]_i_1 
       (.I0(\send_bitcnt_reg[3]_0 [1]),
        .I1(\send_bitcnt_reg[3]_0 [0]),
        .I2(\send_bitcnt_reg[3]_0 [2]),
        .I3(\send_bitcnt_reg[2]_0 ),
        .I4(wstrb_reg_reg_2),
        .I5(slaves_req[19]),
        .O(\send_bitcnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \send_bitcnt[3]_i_3 
       (.I0(\send_bitcnt_reg[3]_0 [0]),
        .I1(\send_bitcnt_reg[3]_0 [1]),
        .I2(\send_bitcnt_reg[3]_0 [2]),
        .I3(\send_bitcnt_reg[3]_0 [3]),
        .O(\send_bitcnt_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \send_bitcnt[3]_i_4 
       (.I0(\send_bitcnt_reg[3]_0 [1]),
        .I1(\send_bitcnt_reg[3]_0 [0]),
        .O(\send_bitcnt_reg[1]_0 ));
  FDCE \send_bitcnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt_reg[3]_1 [0]),
        .Q(\send_bitcnt_reg[3]_0 [0]));
  FDCE \send_bitcnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt_reg[3]_1 [1]),
        .Q(\send_bitcnt_reg[3]_0 [1]));
  FDCE \send_bitcnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt[2]_i_1_n_0 ),
        .Q(\send_bitcnt_reg[3]_0 [2]));
  FDCE \send_bitcnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .CLR(rst_int),
        .D(\send_bitcnt_reg[3]_1 [2]),
        .Q(\send_bitcnt_reg[3]_0 [3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \send_counter[15]_i_10 
       (.I0(send_counter[10]),
        .I1(send_counter[5]),
        .I2(send_counter[7]),
        .I3(send_counter[1]),
        .O(\send_counter[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \send_counter[15]_i_11 
       (.I0(send_counter[3]),
        .I1(send_counter[9]),
        .I2(send_counter[12]),
        .I3(send_counter[13]),
        .I4(\send_counter[15]_i_16_n_0 ),
        .O(\send_counter[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \send_counter[15]_i_12 
       (.I0(bit_duration[10]),
        .I1(send_counter[10]),
        .I2(send_counter[11]),
        .I3(bit_duration[11]),
        .I4(send_counter[9]),
        .I5(bit_duration[9]),
        .O(\send_counter[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \send_counter[15]_i_13 
       (.I0(bit_duration[6]),
        .I1(send_counter[6]),
        .I2(send_counter[8]),
        .I3(bit_duration[8]),
        .I4(send_counter[7]),
        .I5(bit_duration[7]),
        .O(\send_counter[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \send_counter[15]_i_14 
       (.I0(bit_duration[4]),
        .I1(send_counter[4]),
        .I2(send_counter[5]),
        .I3(bit_duration[5]),
        .I4(send_counter[3]),
        .I5(bit_duration[3]),
        .O(\send_counter[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \send_counter[15]_i_15 
       (.I0(bit_duration[1]),
        .I1(send_counter[1]),
        .I2(send_counter[2]),
        .I3(bit_duration[2]),
        .I4(\send_counter_reg[0]_0 ),
        .I5(bit_duration[0]),
        .O(\send_counter[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \send_counter[15]_i_16 
       (.I0(send_counter[15]),
        .I1(send_counter[2]),
        .I2(send_counter[14]),
        .I3(send_counter[8]),
        .O(\send_counter[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \send_counter[15]_i_5 
       (.I0(\send_counter[15]_i_10_n_0 ),
        .I1(send_counter[11]),
        .I2(send_counter[6]),
        .I3(send_counter[4]),
        .I4(\send_counter_reg[0]_0 ),
        .I5(\send_counter[15]_i_11_n_0 ),
        .O(\send_counter_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \send_counter[15]_i_8 
       (.I0(bit_duration[15]),
        .I1(send_counter[15]),
        .O(\send_counter[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \send_counter[15]_i_9 
       (.I0(bit_duration[12]),
        .I1(send_counter[12]),
        .I2(send_counter[14]),
        .I3(bit_duration[14]),
        .I4(send_counter[13]),
        .I5(bit_duration[13]),
        .O(\send_counter[15]_i_9_n_0 ));
  FDCE \send_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [0]),
        .Q(\send_counter_reg[0]_0 ));
  FDCE \send_counter_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [10]),
        .Q(send_counter[10]));
  FDCE \send_counter_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [11]),
        .Q(send_counter[11]));
  FDCE \send_counter_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [12]),
        .Q(send_counter[12]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \send_counter_reg[12]_i_2 
       (.CI(\send_counter_reg[8]_i_2_n_0 ),
        .CO({\send_counter_reg[12]_i_2_n_0 ,\NLW_send_counter_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[11:8]),
        .S(send_counter[12:9]));
  FDCE \send_counter_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [13]),
        .Q(send_counter[13]));
  FDCE \send_counter_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [14]),
        .Q(send_counter[14]));
  FDCE \send_counter_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [15]),
        .Q(send_counter[15]));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \send_counter_reg[15]_i_4 
       (.CI(\send_counter_reg[15]_i_7_n_0 ),
        .CO({CO,\NLW_send_counter_reg[15]_i_4_CO_UNCONNECTED [0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\send_counter[15]_i_8_n_0 ,\send_counter[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \send_counter_reg[15]_i_6 
       (.CI(\send_counter_reg[12]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[14:12]),
        .S({\<const0> ,send_counter[15:13]}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \send_counter_reg[15]_i_7 
       (.CI(\<const0> ),
        .CO({\send_counter_reg[15]_i_7_n_0 ,\NLW_send_counter_reg[15]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\send_counter[15]_i_12_n_0 ,\send_counter[15]_i_13_n_0 ,\send_counter[15]_i_14_n_0 ,\send_counter[15]_i_15_n_0 }));
  FDCE \send_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [1]),
        .Q(send_counter[1]));
  FDCE \send_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [2]),
        .Q(send_counter[2]));
  FDCE \send_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [3]),
        .Q(send_counter[3]));
  FDCE \send_counter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [4]),
        .Q(send_counter[4]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \send_counter_reg[4]_i_2 
       (.CI(\<const0> ),
        .CO({\send_counter_reg[4]_i_2_n_0 ,\NLW_send_counter_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\send_counter_reg[0]_0 ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[3:0]),
        .S(send_counter[4:1]));
  FDCE \send_counter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [5]),
        .Q(send_counter[5]));
  FDCE \send_counter_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [6]),
        .Q(send_counter[6]));
  FDCE \send_counter_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [7]),
        .Q(send_counter[7]));
  FDCE \send_counter_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [8]),
        .Q(send_counter[8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \send_counter_reg[8]_i_2 
       (.CI(\send_counter_reg[4]_i_2_n_0 ),
        .CO({\send_counter_reg[8]_i_2_n_0 ,\NLW_send_counter_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(send_counter0[7:4]),
        .S(send_counter[8:5]));
  FDCE \send_counter_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_counter_reg[15]_0 ),
        .CLR(rst_int),
        .D(\send_counter_reg[15]_1 [9]),
        .Q(send_counter[9]));
  FDPE \send_pattern_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .D(\send_pattern_reg[8]_1 [0]),
        .PRE(rst_int),
        .Q(\send_pattern_reg_n_0_[0] ));
  FDPE \send_pattern_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .D(\send_pattern_reg[8]_1 [1]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [0]));
  FDPE \send_pattern_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .D(\send_pattern_reg[8]_1 [2]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [1]));
  FDPE \send_pattern_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .D(\send_pattern_reg[8]_1 [3]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [2]));
  FDPE \send_pattern_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .D(\send_pattern_reg[8]_1 [4]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [3]));
  FDPE \send_pattern_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .D(\send_pattern_reg[8]_1 [5]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [4]));
  FDPE \send_pattern_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .D(\send_pattern_reg[8]_1 [6]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [5]));
  FDPE \send_pattern_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .D(\send_pattern_reg[8]_1 [7]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [6]));
  FDPE \send_pattern_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\send_bitcnt_reg[0]_1 ),
        .D(\send_pattern_reg[8]_1 [8]),
        .PRE(rst_int),
        .Q(\send_pattern_reg[8]_0 [7]));
  FDCE tx_en_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(tx_en_reg_0),
        .Q(tx_en));
  LUT2 #(
    .INIT(4'hB)) 
    uart_txd_OBUF_inst_i_1
       (.I0(\send_pattern_reg_n_0_[0] ),
        .I1(tx_en),
        .O(uart_txd_OBUF));
  FDRE wstrb_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(wstrb_reg_reg_2),
        .Q(wstrb_reg),
        .R(\<const0> ));
endmodule

module merge
   (\sel_reg_reg[0]_0 ,
    sel,
    sel_en_reg_0,
    \sel_reg_reg[0]_1 ,
    ram_i_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    ram_i_resp,
    s_sel_reg,
    cpu_d_resp,
    \mem_rdata_q_reg[7] ,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    cpu_instr,
    p_0_in);
  output \sel_reg_reg[0]_0 ;
  output sel;
  output sel_en_reg_0;
  output \sel_reg_reg[0]_1 ;
  output [4:0]ram_i_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input [1:0]ram_i_resp;
  input [0:0]s_sel_reg;
  input [0:0]cpu_d_resp;
  input \mem_rdata_q_reg[7] ;
  input ram_reg_0;
  input ram_reg_0_0;
  input [0:0]ram_reg_0_1;
  input cpu_instr;
  input [3:0]p_0_in;

  wire \<const1> ;
  wire clk_IBUF_BUFG;
  wire [0:0]cpu_d_resp;
  wire cpu_instr;
  wire \mem_rdata_q_reg[7] ;
  wire [3:0]p_0_in;
  wire [4:0]ram_i_req;
  wire [1:0]ram_i_resp;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [0:0]ram_reg_0_1;
  wire [0:0]s_sel_reg;
  wire sel;
  wire sel_en_i_1_n_0;
  wire sel_en_reg_0;
  wire \sel_reg_reg[0]_0 ;
  wire \sel_reg_reg[0]_1 ;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h0404FF00)) 
    \mem_rdata_q[7]_i_1 
       (.I0(\sel_reg_reg[0]_0 ),
        .I1(ram_i_resp[1]),
        .I2(s_sel_reg),
        .I3(cpu_d_resp),
        .I4(\mem_rdata_q_reg[7] ),
        .O(\sel_reg_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hA8A8EFA8A8A8A8A8)) 
    ram_reg_0_i_1
       (.I0(ram_reg_0),
        .I1(sel_en_reg_0),
        .I2(\sel_reg_reg[0]_0 ),
        .I3(ram_reg_0_0),
        .I4(ram_reg_0_1),
        .I5(cpu_instr),
        .O(ram_i_req[4]));
  LUT6 #(
    .INIT(64'hA8A8EFA8A8A8A8A8)) 
    ram_reg_0_i_35
       (.I0(ram_reg_0),
        .I1(sel_en_reg_0),
        .I2(\sel_reg_reg[0]_0 ),
        .I3(p_0_in[0]),
        .I4(ram_reg_0_1),
        .I5(cpu_instr),
        .O(ram_i_req[0]));
  LUT6 #(
    .INIT(64'hA8A8EFA8A8A8A8A8)) 
    ram_reg_0_i_5__0
       (.I0(ram_reg_0),
        .I1(sel_en_reg_0),
        .I2(\sel_reg_reg[0]_0 ),
        .I3(p_0_in[3]),
        .I4(ram_reg_0_1),
        .I5(cpu_instr),
        .O(ram_i_req[3]));
  LUT6 #(
    .INIT(64'hA8A8EFA8A8A8A8A8)) 
    ram_reg_0_i_5__1
       (.I0(ram_reg_0),
        .I1(sel_en_reg_0),
        .I2(\sel_reg_reg[0]_0 ),
        .I3(p_0_in[2]),
        .I4(ram_reg_0_1),
        .I5(cpu_instr),
        .O(ram_i_req[2]));
  LUT6 #(
    .INIT(64'hA8A8EFA8A8A8A8A8)) 
    ram_reg_0_i_5__2
       (.I0(ram_reg_0),
        .I1(sel_en_reg_0),
        .I2(\sel_reg_reg[0]_0 ),
        .I3(p_0_in[1]),
        .I4(ram_reg_0_1),
        .I5(cpu_instr),
        .O(ram_i_req[1]));
  LUT3 #(
    .INIT(8'h54)) 
    sel_en_i_1
       (.I0(ram_i_req[4]),
        .I1(ram_i_resp[0]),
        .I2(sel_en_reg_0),
        .O(sel_en_i_1_n_0));
  FDPE sel_en_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(sel_en_i_1_n_0),
        .PRE(sys_rst_int),
        .Q(sel_en_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sel_reg[0]_i_1 
       (.I0(ram_reg_0),
        .I1(sel_en_reg_0),
        .I2(\sel_reg_reg[0]_0 ),
        .O(sel));
  FDCE \sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(sel),
        .Q(\sel_reg_reg[0]_0 ));
endmodule

module picorv32
   (trap_reg_0,
    mem_instr_reg_0,
    mem_valid_reg_0,
    pcpi_valid_reg_0,
    mem_instr_reg_rep_0,
    \mem_rdata_q_reg[5]_0 ,
    \mem_rdata_q_reg[0]_0 ,
    Q,
    \cpu_state_reg[5]_0 ,
    \mem_rdata_q_reg[7]_0 ,
    \send_bitcnt_reg[2] ,
    \mem_addr_reg[4]_0 ,
    \mem_addr_reg[31]_0 ,
    addr_a,
    boot_reg,
    mem_instr_reg_rep_1,
    \mem_rdata_q_reg[6]_0 ,
    \mem_state_reg[0]_0 ,
    \mem_rdata_q_reg[15]_0 ,
    \mem_rdata_q_reg[8]_0 ,
    \mem_rdata_q_reg[11]_0 ,
    \mem_rdata_q_reg[9]_0 ,
    \mem_rdata_q_reg[10]_0 ,
    \mem_wordsize_reg[1]_0 ,
    cpu_d_req,
    mem_valid_reg_1,
    mem_valid_reg_2,
    cpu_rst_req,
    \mem_wdata_reg[31]_0 ,
    boot_ctr_req,
    WEBWE,
    \mem_wstrb_reg[0]_0 ,
    p_0_in,
    \mem_wstrb_reg[1]_0 ,
    \mem_wstrb_reg[2]_0 ,
    \mem_wstrb_reg[3]_0 ,
    data_a,
    \mem_wdata_reg[15]_0 ,
    \mem_wdata_reg[23]_0 ,
    \mem_wdata_reg[31]_1 ,
    ram_i_req,
    \mem_addr_reg[30]_0 ,
    rst_soft,
    \mem_wdata_reg[7]_0 ,
    \send_counter_reg[15] ,
    E,
    \mem_addr_reg[4]_1 ,
    \mem_addr_reg[31]_1 ,
    tx_en_reg,
    recv_buf_valid_reg,
    \TIMER_RESET_reg[0] ,
    \TIMER_SAMPLE_reg[0] ,
    \TIMER_ENABLE_reg[0] ,
    \DONE_reg[0] ,
    \KNN_RESET_reg[0] ,
    slaves_resp,
    \mem_addr_reg[2]_0 ,
    \mem_addr_reg[30]_1 ,
    \mem_addr_reg[30]_2 ,
    \mem_addr_reg[30]_3 ,
    \mem_addr_reg[30]_4 ,
    \mem_addr_reg[30]_5 ,
    \mem_addr_reg[30]_6 ,
    \mem_addr_reg[31]_2 ,
    \mem_addr_reg[29]_0 ,
    \mem_addr_reg[29]_1 ,
    instr_jal_reg_0,
    clk_IBUF_BUFG,
    cpu_reset,
    instr_jalr0,
    D,
    \decoded_imm_uj_reg[29]_0 ,
    is_beq_bne_blt_bge_bltu_bgeu_reg_0,
    is_beq_bne_blt_bge_bltu_bgeu_reg_1,
    \send_bitcnt_reg[3] ,
    recv_buf_valid_reg_0,
    slaves_req,
    recv_buf_valid_reg_1,
    pbus_req,
    ram_reg_3,
    mem_do_rinst_reg_0,
    cpu_ready_reg,
    \mem_rdata_q_reg[1]_0 ,
    cpu_d_resp,
    instr_jalr_reg_0,
    \mem_rdata_q_reg[2]_0 ,
    \mem_rdata_q_reg[3]_0 ,
    \mem_rdata_q_reg[4]_0 ,
    \mem_rdata_q_reg[5]_1 ,
    \mem_rdata_q_reg[6]_1 ,
    mem_instr_reg_rep__0_0,
    \cpu_state_reg[3]_0 ,
    \mem_rdata_q_reg[8]_1 ,
    \mem_rdata_q_reg[9]_1 ,
    \mem_rdata_word_reg[2]_0 ,
    \mem_rdata_q_reg[10]_1 ,
    \mem_rdata_word_reg[3]_0 ,
    \mem_rdata_q_reg[11]_1 ,
    \mem_rdata_word_reg[4]_0 ,
    \mem_rdata_word_reg[4]_i_1_0 ,
    \mem_rdata_word_reg[5]_0 ,
    \mem_rdata_word_reg[5]_i_1_0 ,
    \mem_rdata_word_reg[6]_i_1_0 ,
    \mem_rdata_q_reg[7]_1 ,
    \mem_rdata_word_reg[7]_i_1_0 ,
    \mem_rdata_q_reg[15]_1 ,
    is_beq_bne_blt_bge_bltu_bgeu_reg_2,
    sel_reg,
    ram_i_resp,
    s_sel_reg,
    \mem_rdata_q_reg[31]_0 ,
    q_a,
    \mem_rdata_q_reg[31]_1 ,
    \mem_rdata_q_reg[16]_0 ,
    \mem_rdata_q_reg[31]_2 ,
    \mem_rdata_q_reg[17]_0 ,
    \mem_rdata_q_reg[18]_0 ,
    \mem_rdata_q_reg[19]_0 ,
    \mem_rdata_q_reg[20]_0 ,
    \mem_rdata_q_reg[21]_0 ,
    \mem_rdata_q_reg[22]_0 ,
    \mem_rdata_q_reg[23]_0 ,
    \mem_rdata_q_reg[31]_3 ,
    \mem_rdata_q_reg[24]_0 ,
    \mem_rdata_q_reg[25]_0 ,
    \mem_rdata_q_reg[26]_0 ,
    \mem_rdata_q_reg[27]_0 ,
    \mem_rdata_q_reg[28]_0 ,
    \mem_rdata_q_reg[29]_0 ,
    \mem_rdata_q_reg[30]_0 ,
    \mem_rdata_q_reg[31]_4 ,
    ram_reg_3_0,
    sel,
    out,
    \send_pattern_reg[7] ,
    \send_bitcnt_reg[3]_0 ,
    CO,
    \send_counter_reg[0] ,
    send_counter0,
    \send_counter_reg[15]_0 ,
    \send_bitcnt_reg[0] ,
    tx_en,
    recv_buf_valid_reg_2,
    recv_buf_valid,
    TIMER_RESET,
    \TIMER_SAMPLE_reg[0]_0 ,
    TIMER_ENABLE,
    DONE,
    KNN_RESET,
    \mem_wdata_reg[0]_0 ,
    \decoded_imm_uj_reg[14]_0 ,
    \mem_rdata_q_reg[7]_2 ,
    \decoded_rd_reg[4]_0 ,
    rd_reg__0,
    \mem_rdata_q[6]_i_5 );
  output trap_reg_0;
  output mem_instr_reg_0;
  output mem_valid_reg_0;
  output pcpi_valid_reg_0;
  output mem_instr_reg_rep_0;
  output [0:0]\mem_rdata_q_reg[5]_0 ;
  output \mem_rdata_q_reg[0]_0 ;
  output [6:0]Q;
  output [0:0]\cpu_state_reg[5]_0 ;
  output \mem_rdata_q_reg[7]_0 ;
  output [2:0]\send_bitcnt_reg[2] ;
  output \mem_addr_reg[4]_0 ;
  output [6:0]\mem_addr_reg[31]_0 ;
  output [13:0]addr_a;
  output boot_reg;
  output mem_instr_reg_rep_1;
  output \mem_rdata_q_reg[6]_0 ;
  output \mem_state_reg[0]_0 ;
  output \mem_rdata_q_reg[15]_0 ;
  output \mem_rdata_q_reg[8]_0 ;
  output \mem_rdata_q_reg[11]_0 ;
  output \mem_rdata_q_reg[9]_0 ;
  output \mem_rdata_q_reg[10]_0 ;
  output \mem_wordsize_reg[1]_0 ;
  output [0:0]cpu_d_req;
  output mem_valid_reg_1;
  output mem_valid_reg_2;
  output cpu_rst_req;
  output [31:0]\mem_wdata_reg[31]_0 ;
  output [0:0]boot_ctr_req;
  output [0:0]WEBWE;
  output \mem_wstrb_reg[0]_0 ;
  output [2:0]p_0_in;
  output [0:0]\mem_wstrb_reg[1]_0 ;
  output [0:0]\mem_wstrb_reg[2]_0 ;
  output [0:0]\mem_wstrb_reg[3]_0 ;
  output [7:0]data_a;
  output [7:0]\mem_wdata_reg[15]_0 ;
  output [7:0]\mem_wdata_reg[23]_0 ;
  output [7:0]\mem_wdata_reg[31]_1 ;
  output [43:0]ram_i_req;
  output \mem_addr_reg[30]_0 ;
  output rst_soft;
  output [8:0]\mem_wdata_reg[7]_0 ;
  output [15:0]\send_counter_reg[15] ;
  output [0:0]E;
  output [0:0]\mem_addr_reg[4]_1 ;
  output [0:0]\mem_addr_reg[31]_1 ;
  output tx_en_reg;
  output recv_buf_valid_reg;
  output \TIMER_RESET_reg[0] ;
  output \TIMER_SAMPLE_reg[0] ;
  output \TIMER_ENABLE_reg[0] ;
  output \DONE_reg[0] ;
  output \KNN_RESET_reg[0] ;
  output [0:0]slaves_resp;
  output \mem_addr_reg[2]_0 ;
  output \mem_addr_reg[30]_1 ;
  output \mem_addr_reg[30]_2 ;
  output \mem_addr_reg[30]_3 ;
  output \mem_addr_reg[30]_4 ;
  output \mem_addr_reg[30]_5 ;
  output \mem_addr_reg[30]_6 ;
  output [0:0]\mem_addr_reg[31]_2 ;
  output [0:0]\mem_addr_reg[29]_0 ;
  output [0:0]\mem_addr_reg[29]_1 ;
  input instr_jal_reg_0;
  input clk_IBUF_BUFG;
  input cpu_reset;
  input instr_jalr0;
  input [0:0]D;
  input \decoded_imm_uj_reg[29]_0 ;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_1;
  input [3:0]\send_bitcnt_reg[3] ;
  input recv_buf_valid_reg_0;
  input [20:0]slaves_req;
  input recv_buf_valid_reg_1;
  input [3:0]pbus_req;
  input ram_reg_3;
  input mem_do_rinst_reg_0;
  input cpu_ready_reg;
  input \mem_rdata_q_reg[1]_0 ;
  input [6:0]cpu_d_resp;
  input instr_jalr_reg_0;
  input \mem_rdata_q_reg[2]_0 ;
  input \mem_rdata_q_reg[3]_0 ;
  input \mem_rdata_q_reg[4]_0 ;
  input \mem_rdata_q_reg[5]_1 ;
  input \mem_rdata_q_reg[6]_1 ;
  input mem_instr_reg_rep__0_0;
  input \cpu_state_reg[3]_0 ;
  input \mem_rdata_q_reg[8]_1 ;
  input \mem_rdata_q_reg[9]_1 ;
  input \mem_rdata_word_reg[2]_0 ;
  input \mem_rdata_q_reg[10]_1 ;
  input \mem_rdata_word_reg[3]_0 ;
  input \mem_rdata_q_reg[11]_1 ;
  input \mem_rdata_word_reg[4]_0 ;
  input \mem_rdata_word_reg[4]_i_1_0 ;
  input \mem_rdata_word_reg[5]_0 ;
  input \mem_rdata_word_reg[5]_i_1_0 ;
  input \mem_rdata_word_reg[6]_i_1_0 ;
  input \mem_rdata_q_reg[7]_1 ;
  input \mem_rdata_word_reg[7]_i_1_0 ;
  input \mem_rdata_q_reg[15]_1 ;
  input is_beq_bne_blt_bge_bltu_bgeu_reg_2;
  input sel_reg;
  input [15:0]ram_i_resp;
  input [0:0]s_sel_reg;
  input \mem_rdata_q_reg[31]_0 ;
  input [7:0]q_a;
  input \mem_rdata_q_reg[31]_1 ;
  input \mem_rdata_q_reg[16]_0 ;
  input [0:0]\mem_rdata_q_reg[31]_2 ;
  input \mem_rdata_q_reg[17]_0 ;
  input \mem_rdata_q_reg[18]_0 ;
  input \mem_rdata_q_reg[19]_0 ;
  input \mem_rdata_q_reg[20]_0 ;
  input \mem_rdata_q_reg[21]_0 ;
  input \mem_rdata_q_reg[22]_0 ;
  input \mem_rdata_q_reg[23]_0 ;
  input [7:0]\mem_rdata_q_reg[31]_3 ;
  input \mem_rdata_q_reg[24]_0 ;
  input \mem_rdata_q_reg[25]_0 ;
  input \mem_rdata_q_reg[26]_0 ;
  input \mem_rdata_q_reg[27]_0 ;
  input \mem_rdata_q_reg[28]_0 ;
  input \mem_rdata_q_reg[29]_0 ;
  input \mem_rdata_q_reg[30]_0 ;
  input \mem_rdata_q_reg[31]_4 ;
  input [11:0]ram_reg_3_0;
  input sel;
  input [31:0]out;
  input [7:0]\send_pattern_reg[7] ;
  input \send_bitcnt_reg[3]_0 ;
  input [0:0]CO;
  input [0:0]\send_counter_reg[0] ;
  input [14:0]send_counter0;
  input \send_counter_reg[15]_0 ;
  input \send_bitcnt_reg[0] ;
  input tx_en;
  input [0:0]recv_buf_valid_reg_2;
  input recv_buf_valid;
  input TIMER_RESET;
  input [0:0]\TIMER_SAMPLE_reg[0]_0 ;
  input TIMER_ENABLE;
  input DONE;
  input KNN_RESET;
  input [0:0]\mem_wdata_reg[0]_0 ;
  input [3:0]\decoded_imm_uj_reg[14]_0 ;
  input \mem_rdata_q_reg[7]_2 ;
  input [4:0]\decoded_rd_reg[4]_0 ;
  input rd_reg__0;
  input [6:0]\mem_rdata_q[6]_i_5 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [0:0]D;
  wire \DATA_2[31]_i_3_n_0 ;
  wire DONE;
  wire \DONE[0]_i_2_n_0 ;
  wire \DONE_reg[0] ;
  wire [0:0]E;
  wire GND_2;
  wire KNN_RESET;
  wire \KNN_RESET_reg[0] ;
  wire [6:0]Q;
  wire TIMER_ENABLE;
  wire \TIMER_ENABLE_reg[0] ;
  wire TIMER_RESET;
  wire \TIMER_RESET_reg[0] ;
  wire \TIMER_SAMPLE_reg[0] ;
  wire [0:0]\TIMER_SAMPLE_reg[0]_0 ;
  wire VCC_2;
  wire [0:0]WEBWE;
  wire [13:0]addr_a;
  wire alu_eq;
  wire alu_lts;
  wire alu_ltu;
  wire [29:29]alu_out;
  wire [31:0]alu_out_q;
  wire \alu_out_q[0]_i_1_n_0 ;
  wire \alu_out_q[0]_i_2_n_0 ;
  wire \alu_out_q[0]_i_3_n_0 ;
  wire \alu_out_q[0]_i_4_n_0 ;
  wire \alu_out_q[0]_i_5_n_0 ;
  wire \alu_out_q[0]_i_6_n_0 ;
  wire \alu_out_q[0]_i_7_n_0 ;
  wire \alu_out_q[0]_i_8_n_0 ;
  wire \alu_out_q[0]_i_9_n_0 ;
  wire \alu_out_q[10]_i_1_n_0 ;
  wire \alu_out_q[10]_i_2_n_0 ;
  wire \alu_out_q[10]_i_3_n_0 ;
  wire \alu_out_q[10]_i_4_n_0 ;
  wire \alu_out_q[10]_i_5_n_0 ;
  wire \alu_out_q[10]_i_6_n_0 ;
  wire \alu_out_q[10]_i_7_n_0 ;
  wire \alu_out_q[10]_i_8_n_0 ;
  wire \alu_out_q[10]_i_9_n_0 ;
  wire \alu_out_q[11]_i_10_n_0 ;
  wire \alu_out_q[11]_i_11_n_0 ;
  wire \alu_out_q[11]_i_12_n_0 ;
  wire \alu_out_q[11]_i_13_n_0 ;
  wire \alu_out_q[11]_i_14_n_0 ;
  wire \alu_out_q[11]_i_1_n_0 ;
  wire \alu_out_q[11]_i_3_n_0 ;
  wire \alu_out_q[11]_i_4_n_0 ;
  wire \alu_out_q[11]_i_5_n_0 ;
  wire \alu_out_q[11]_i_6_n_0 ;
  wire \alu_out_q[11]_i_7_n_0 ;
  wire \alu_out_q[11]_i_8_n_0 ;
  wire \alu_out_q[11]_i_9_n_0 ;
  wire \alu_out_q[12]_i_1_n_0 ;
  wire \alu_out_q[12]_i_2_n_0 ;
  wire \alu_out_q[12]_i_3_n_0 ;
  wire \alu_out_q[12]_i_4_n_0 ;
  wire \alu_out_q[12]_i_5_n_0 ;
  wire \alu_out_q[12]_i_6_n_0 ;
  wire \alu_out_q[12]_i_7_n_0 ;
  wire \alu_out_q[12]_i_8_n_0 ;
  wire \alu_out_q[12]_i_9_n_0 ;
  wire \alu_out_q[13]_i_1_n_0 ;
  wire \alu_out_q[13]_i_2_n_0 ;
  wire \alu_out_q[13]_i_3_n_0 ;
  wire \alu_out_q[13]_i_4_n_0 ;
  wire \alu_out_q[13]_i_5_n_0 ;
  wire \alu_out_q[13]_i_6_n_0 ;
  wire \alu_out_q[13]_i_7_n_0 ;
  wire \alu_out_q[13]_i_8_n_0 ;
  wire \alu_out_q[13]_i_9_n_0 ;
  wire \alu_out_q[14]_i_1_n_0 ;
  wire \alu_out_q[14]_i_2_n_0 ;
  wire \alu_out_q[14]_i_3_n_0 ;
  wire \alu_out_q[14]_i_4_n_0 ;
  wire \alu_out_q[14]_i_5_n_0 ;
  wire \alu_out_q[14]_i_6_n_0 ;
  wire \alu_out_q[14]_i_7_n_0 ;
  wire \alu_out_q[14]_i_8_n_0 ;
  wire \alu_out_q[14]_i_9_n_0 ;
  wire \alu_out_q[15]_i_10_n_0 ;
  wire \alu_out_q[15]_i_11_n_0 ;
  wire \alu_out_q[15]_i_12_n_0 ;
  wire \alu_out_q[15]_i_13_n_0 ;
  wire \alu_out_q[15]_i_14_n_0 ;
  wire \alu_out_q[15]_i_15_n_0 ;
  wire \alu_out_q[15]_i_1_n_0 ;
  wire \alu_out_q[15]_i_3_n_0 ;
  wire \alu_out_q[15]_i_4_n_0 ;
  wire \alu_out_q[15]_i_5_n_0 ;
  wire \alu_out_q[15]_i_6_n_0 ;
  wire \alu_out_q[15]_i_7_n_0 ;
  wire \alu_out_q[15]_i_8_n_0 ;
  wire \alu_out_q[15]_i_9_n_0 ;
  wire \alu_out_q[16]_i_10_n_0 ;
  wire \alu_out_q[16]_i_1_n_0 ;
  wire \alu_out_q[16]_i_2_n_0 ;
  wire \alu_out_q[16]_i_3_n_0 ;
  wire \alu_out_q[16]_i_4_n_0 ;
  wire \alu_out_q[16]_i_5_n_0 ;
  wire \alu_out_q[16]_i_6_n_0 ;
  wire \alu_out_q[16]_i_7_n_0 ;
  wire \alu_out_q[16]_i_8_n_0 ;
  wire \alu_out_q[16]_i_9_n_0 ;
  wire \alu_out_q[17]_i_10_n_0 ;
  wire \alu_out_q[17]_i_1_n_0 ;
  wire \alu_out_q[17]_i_2_n_0 ;
  wire \alu_out_q[17]_i_3_n_0 ;
  wire \alu_out_q[17]_i_4_n_0 ;
  wire \alu_out_q[17]_i_5_n_0 ;
  wire \alu_out_q[17]_i_6_n_0 ;
  wire \alu_out_q[17]_i_7_n_0 ;
  wire \alu_out_q[17]_i_8_n_0 ;
  wire \alu_out_q[17]_i_9_n_0 ;
  wire \alu_out_q[18]_i_10_n_0 ;
  wire \alu_out_q[18]_i_1_n_0 ;
  wire \alu_out_q[18]_i_2_n_0 ;
  wire \alu_out_q[18]_i_3_n_0 ;
  wire \alu_out_q[18]_i_4_n_0 ;
  wire \alu_out_q[18]_i_5_n_0 ;
  wire \alu_out_q[18]_i_6_n_0 ;
  wire \alu_out_q[18]_i_7_n_0 ;
  wire \alu_out_q[18]_i_8_n_0 ;
  wire \alu_out_q[18]_i_9_n_0 ;
  wire \alu_out_q[19]_i_10_n_0 ;
  wire \alu_out_q[19]_i_11_n_0 ;
  wire \alu_out_q[19]_i_12_n_0 ;
  wire \alu_out_q[19]_i_13_n_0 ;
  wire \alu_out_q[19]_i_14_n_0 ;
  wire \alu_out_q[19]_i_1_n_0 ;
  wire \alu_out_q[19]_i_3_n_0 ;
  wire \alu_out_q[19]_i_4_n_0 ;
  wire \alu_out_q[19]_i_5_n_0 ;
  wire \alu_out_q[19]_i_6_n_0 ;
  wire \alu_out_q[19]_i_7_n_0 ;
  wire \alu_out_q[19]_i_8_n_0 ;
  wire \alu_out_q[19]_i_9_n_0 ;
  wire \alu_out_q[1]_i_1_n_0 ;
  wire \alu_out_q[1]_i_2_n_0 ;
  wire \alu_out_q[1]_i_3_n_0 ;
  wire \alu_out_q[1]_i_4_n_0 ;
  wire \alu_out_q[1]_i_5_n_0 ;
  wire \alu_out_q[1]_i_6_n_0 ;
  wire \alu_out_q[1]_i_7_n_0 ;
  wire \alu_out_q[20]_i_1_n_0 ;
  wire \alu_out_q[20]_i_2_n_0 ;
  wire \alu_out_q[20]_i_3_n_0 ;
  wire \alu_out_q[20]_i_4_n_0 ;
  wire \alu_out_q[20]_i_5_n_0 ;
  wire \alu_out_q[20]_i_6_n_0 ;
  wire \alu_out_q[20]_i_7_n_0 ;
  wire \alu_out_q[20]_i_8_n_0 ;
  wire \alu_out_q[20]_i_9_n_0 ;
  wire \alu_out_q[21]_i_1_n_0 ;
  wire \alu_out_q[21]_i_2_n_0 ;
  wire \alu_out_q[21]_i_3_n_0 ;
  wire \alu_out_q[21]_i_4_n_0 ;
  wire \alu_out_q[21]_i_5_n_0 ;
  wire \alu_out_q[21]_i_6_n_0 ;
  wire \alu_out_q[21]_i_7_n_0 ;
  wire \alu_out_q[21]_i_8_n_0 ;
  wire \alu_out_q[21]_i_9_n_0 ;
  wire \alu_out_q[22]_i_10_n_0 ;
  wire \alu_out_q[22]_i_11_n_0 ;
  wire \alu_out_q[22]_i_12_n_0 ;
  wire \alu_out_q[22]_i_13_n_0 ;
  wire \alu_out_q[22]_i_14_n_0 ;
  wire \alu_out_q[22]_i_15_n_0 ;
  wire \alu_out_q[22]_i_16_n_0 ;
  wire \alu_out_q[22]_i_17_n_0 ;
  wire \alu_out_q[22]_i_18_n_0 ;
  wire \alu_out_q[22]_i_1_n_0 ;
  wire \alu_out_q[22]_i_2_n_0 ;
  wire \alu_out_q[22]_i_3_n_0 ;
  wire \alu_out_q[22]_i_4_n_0 ;
  wire \alu_out_q[22]_i_5_n_0 ;
  wire \alu_out_q[22]_i_6_n_0 ;
  wire \alu_out_q[22]_i_7_n_0 ;
  wire \alu_out_q[22]_i_8_n_0 ;
  wire \alu_out_q[22]_i_9_n_0 ;
  wire \alu_out_q[23]_i_10_n_0 ;
  wire \alu_out_q[23]_i_11_n_0 ;
  wire \alu_out_q[23]_i_12_n_0 ;
  wire \alu_out_q[23]_i_1_n_0 ;
  wire \alu_out_q[23]_i_3_n_0 ;
  wire \alu_out_q[23]_i_4_n_0 ;
  wire \alu_out_q[23]_i_5_n_0 ;
  wire \alu_out_q[23]_i_6_n_0 ;
  wire \alu_out_q[23]_i_7_n_0 ;
  wire \alu_out_q[23]_i_8_n_0 ;
  wire \alu_out_q[23]_i_9_n_0 ;
  wire \alu_out_q[24]_i_1_n_0 ;
  wire \alu_out_q[24]_i_2_n_0 ;
  wire \alu_out_q[24]_i_3_n_0 ;
  wire \alu_out_q[24]_i_4_n_0 ;
  wire \alu_out_q[24]_i_5_n_0 ;
  wire \alu_out_q[24]_i_6_n_0 ;
  wire \alu_out_q[24]_i_7_n_0 ;
  wire \alu_out_q[24]_i_8_n_0 ;
  wire \alu_out_q[25]_i_1_n_0 ;
  wire \alu_out_q[25]_i_2_n_0 ;
  wire \alu_out_q[25]_i_3_n_0 ;
  wire \alu_out_q[25]_i_4_n_0 ;
  wire \alu_out_q[25]_i_5_n_0 ;
  wire \alu_out_q[25]_i_6_n_0 ;
  wire \alu_out_q[25]_i_7_n_0 ;
  wire \alu_out_q[25]_i_8_n_0 ;
  wire \alu_out_q[26]_i_1_n_0 ;
  wire \alu_out_q[26]_i_2_n_0 ;
  wire \alu_out_q[26]_i_3_n_0 ;
  wire \alu_out_q[26]_i_4_n_0 ;
  wire \alu_out_q[26]_i_5_n_0 ;
  wire \alu_out_q[26]_i_6_n_0 ;
  wire \alu_out_q[26]_i_7_n_0 ;
  wire \alu_out_q[26]_i_8_n_0 ;
  wire \alu_out_q[26]_i_9_n_0 ;
  wire \alu_out_q[27]_i_10_n_0 ;
  wire \alu_out_q[27]_i_11_n_0 ;
  wire \alu_out_q[27]_i_12_n_0 ;
  wire \alu_out_q[27]_i_13_n_0 ;
  wire \alu_out_q[27]_i_14_n_0 ;
  wire \alu_out_q[27]_i_15_n_0 ;
  wire \alu_out_q[27]_i_1_n_0 ;
  wire \alu_out_q[27]_i_3_n_0 ;
  wire \alu_out_q[27]_i_4_n_0 ;
  wire \alu_out_q[27]_i_5_n_0 ;
  wire \alu_out_q[27]_i_6_n_0 ;
  wire \alu_out_q[27]_i_7_n_0 ;
  wire \alu_out_q[27]_i_8_n_0 ;
  wire \alu_out_q[27]_i_9_n_0 ;
  wire \alu_out_q[28]_i_1_n_0 ;
  wire \alu_out_q[28]_i_2_n_0 ;
  wire \alu_out_q[28]_i_3_n_0 ;
  wire \alu_out_q[28]_i_4_n_0 ;
  wire \alu_out_q[28]_i_5_n_0 ;
  wire \alu_out_q[28]_i_6_n_0 ;
  wire \alu_out_q[28]_i_7_n_0 ;
  wire \alu_out_q[28]_i_8_n_0 ;
  wire \alu_out_q[28]_i_9_n_0 ;
  wire \alu_out_q[29]_i_1_n_0 ;
  wire \alu_out_q[29]_i_2_n_0 ;
  wire \alu_out_q[29]_i_3_n_0 ;
  wire \alu_out_q[29]_i_4_n_0 ;
  wire \alu_out_q[29]_i_5_n_0 ;
  wire \alu_out_q[29]_i_6_n_0 ;
  wire \alu_out_q[29]_i_7_n_0 ;
  wire \alu_out_q[29]_i_8_n_0 ;
  wire \alu_out_q[29]_i_9_n_0 ;
  wire \alu_out_q[2]_i_1_n_0 ;
  wire \alu_out_q[2]_i_2_n_0 ;
  wire \alu_out_q[2]_i_3_n_0 ;
  wire \alu_out_q[2]_i_4_n_0 ;
  wire \alu_out_q[2]_i_5_n_0 ;
  wire \alu_out_q[2]_i_6_n_0 ;
  wire \alu_out_q[2]_i_7_n_0 ;
  wire \alu_out_q[2]_i_8_n_0 ;
  wire \alu_out_q[2]_i_9_n_0 ;
  wire \alu_out_q[30]_i_10_n_0 ;
  wire \alu_out_q[30]_i_1_n_0 ;
  wire \alu_out_q[30]_i_2_n_0 ;
  wire \alu_out_q[30]_i_3_n_0 ;
  wire \alu_out_q[30]_i_4_n_0 ;
  wire \alu_out_q[30]_i_5_n_0 ;
  wire \alu_out_q[30]_i_6_n_0 ;
  wire \alu_out_q[30]_i_7_n_0 ;
  wire \alu_out_q[30]_i_8_n_0 ;
  wire \alu_out_q[30]_i_9_n_0 ;
  wire \alu_out_q[31]_i_10_n_0 ;
  wire \alu_out_q[31]_i_11_n_0 ;
  wire \alu_out_q[31]_i_12_n_0 ;
  wire \alu_out_q[31]_i_14_n_0 ;
  wire \alu_out_q[31]_i_15_n_0 ;
  wire \alu_out_q[31]_i_16_n_0 ;
  wire \alu_out_q[31]_i_17_n_0 ;
  wire \alu_out_q[31]_i_18_n_0 ;
  wire \alu_out_q[31]_i_19_n_0 ;
  wire \alu_out_q[31]_i_20_n_0 ;
  wire \alu_out_q[31]_i_21_n_0 ;
  wire \alu_out_q[31]_i_22_n_0 ;
  wire \alu_out_q[31]_i_23_n_0 ;
  wire \alu_out_q[31]_i_24_n_0 ;
  wire \alu_out_q[31]_i_25_n_0 ;
  wire \alu_out_q[31]_i_2_n_0 ;
  wire \alu_out_q[31]_i_4_n_0 ;
  wire \alu_out_q[31]_i_5_n_0 ;
  wire \alu_out_q[31]_i_6_n_0 ;
  wire \alu_out_q[31]_i_7_n_0 ;
  wire \alu_out_q[31]_i_8_n_0 ;
  wire \alu_out_q[31]_i_9_n_0 ;
  wire \alu_out_q[3]_i_10_n_0 ;
  wire \alu_out_q[3]_i_11_n_0 ;
  wire \alu_out_q[3]_i_12_n_0 ;
  wire \alu_out_q[3]_i_13_n_0 ;
  wire \alu_out_q[3]_i_1_n_0 ;
  wire \alu_out_q[3]_i_3_n_0 ;
  wire \alu_out_q[3]_i_4_n_0 ;
  wire \alu_out_q[3]_i_5_n_0 ;
  wire \alu_out_q[3]_i_6_n_0 ;
  wire \alu_out_q[3]_i_7_n_0 ;
  wire \alu_out_q[3]_i_8_n_0 ;
  wire \alu_out_q[4]_i_1_n_0 ;
  wire \alu_out_q[4]_i_2_n_0 ;
  wire \alu_out_q[4]_i_3_n_0 ;
  wire \alu_out_q[4]_i_4_n_0 ;
  wire \alu_out_q[4]_i_5_n_0 ;
  wire \alu_out_q[4]_i_6_n_0 ;
  wire \alu_out_q[4]_i_7_n_0 ;
  wire \alu_out_q[4]_i_8_n_0 ;
  wire \alu_out_q[5]_i_1_n_0 ;
  wire \alu_out_q[5]_i_2_n_0 ;
  wire \alu_out_q[5]_i_3_n_0 ;
  wire \alu_out_q[5]_i_4_n_0 ;
  wire \alu_out_q[5]_i_5_n_0 ;
  wire \alu_out_q[5]_i_6_n_0 ;
  wire \alu_out_q[5]_i_7_n_0 ;
  wire \alu_out_q[5]_i_8_n_0 ;
  wire \alu_out_q[6]_i_1_n_0 ;
  wire \alu_out_q[6]_i_2_n_0 ;
  wire \alu_out_q[6]_i_3_n_0 ;
  wire \alu_out_q[6]_i_4_n_0 ;
  wire \alu_out_q[6]_i_5_n_0 ;
  wire \alu_out_q[6]_i_6_n_0 ;
  wire \alu_out_q[6]_i_7_n_0 ;
  wire \alu_out_q[6]_i_8_n_0 ;
  wire \alu_out_q[7]_i_10_n_0 ;
  wire \alu_out_q[7]_i_11_n_0 ;
  wire \alu_out_q[7]_i_12_n_0 ;
  wire \alu_out_q[7]_i_13_n_0 ;
  wire \alu_out_q[7]_i_14_n_0 ;
  wire \alu_out_q[7]_i_1_n_0 ;
  wire \alu_out_q[7]_i_3_n_0 ;
  wire \alu_out_q[7]_i_4_n_0 ;
  wire \alu_out_q[7]_i_5_n_0 ;
  wire \alu_out_q[7]_i_6_n_0 ;
  wire \alu_out_q[7]_i_7_n_0 ;
  wire \alu_out_q[7]_i_8_n_0 ;
  wire \alu_out_q[7]_i_9_n_0 ;
  wire \alu_out_q[8]_i_1_n_0 ;
  wire \alu_out_q[8]_i_2_n_0 ;
  wire \alu_out_q[8]_i_3_n_0 ;
  wire \alu_out_q[8]_i_4_n_0 ;
  wire \alu_out_q[8]_i_5_n_0 ;
  wire \alu_out_q[8]_i_6_n_0 ;
  wire \alu_out_q[8]_i_7_n_0 ;
  wire \alu_out_q[8]_i_8_n_0 ;
  wire \alu_out_q[8]_i_9_n_0 ;
  wire \alu_out_q[9]_i_1_n_0 ;
  wire \alu_out_q[9]_i_2_n_0 ;
  wire \alu_out_q[9]_i_3_n_0 ;
  wire \alu_out_q[9]_i_4_n_0 ;
  wire \alu_out_q[9]_i_5_n_0 ;
  wire \alu_out_q[9]_i_6_n_0 ;
  wire \alu_out_q[9]_i_7_n_0 ;
  wire \alu_out_q[9]_i_8_n_0 ;
  wire \alu_out_q[9]_i_9_n_0 ;
  wire \alu_out_q_reg[11]_i_2_n_0 ;
  wire \alu_out_q_reg[11]_i_2_n_4 ;
  wire \alu_out_q_reg[11]_i_2_n_5 ;
  wire \alu_out_q_reg[11]_i_2_n_6 ;
  wire \alu_out_q_reg[11]_i_2_n_7 ;
  wire \alu_out_q_reg[15]_i_2_n_0 ;
  wire \alu_out_q_reg[15]_i_2_n_4 ;
  wire \alu_out_q_reg[15]_i_2_n_5 ;
  wire \alu_out_q_reg[15]_i_2_n_6 ;
  wire \alu_out_q_reg[15]_i_2_n_7 ;
  wire \alu_out_q_reg[19]_i_2_n_0 ;
  wire \alu_out_q_reg[19]_i_2_n_4 ;
  wire \alu_out_q_reg[19]_i_2_n_5 ;
  wire \alu_out_q_reg[19]_i_2_n_6 ;
  wire \alu_out_q_reg[19]_i_2_n_7 ;
  wire \alu_out_q_reg[23]_i_2_n_0 ;
  wire \alu_out_q_reg[23]_i_2_n_4 ;
  wire \alu_out_q_reg[23]_i_2_n_5 ;
  wire \alu_out_q_reg[23]_i_2_n_6 ;
  wire \alu_out_q_reg[23]_i_2_n_7 ;
  wire \alu_out_q_reg[27]_i_2_n_0 ;
  wire \alu_out_q_reg[27]_i_2_n_4 ;
  wire \alu_out_q_reg[27]_i_2_n_5 ;
  wire \alu_out_q_reg[27]_i_2_n_6 ;
  wire \alu_out_q_reg[27]_i_2_n_7 ;
  wire \alu_out_q_reg[31]_i_3_n_4 ;
  wire \alu_out_q_reg[31]_i_3_n_5 ;
  wire \alu_out_q_reg[31]_i_3_n_6 ;
  wire \alu_out_q_reg[31]_i_3_n_7 ;
  wire \alu_out_q_reg[3]_i_2_n_0 ;
  wire \alu_out_q_reg[3]_i_2_n_4 ;
  wire \alu_out_q_reg[3]_i_2_n_5 ;
  wire \alu_out_q_reg[3]_i_2_n_6 ;
  wire \alu_out_q_reg[3]_i_2_n_7 ;
  wire \alu_out_q_reg[7]_i_2_n_0 ;
  wire \alu_out_q_reg[7]_i_2_n_4 ;
  wire \alu_out_q_reg[7]_i_2_n_5 ;
  wire \alu_out_q_reg[7]_i_2_n_6 ;
  wire \alu_out_q_reg[7]_i_2_n_7 ;
  wire [0:0]boot_ctr_req;
  wire boot_reg;
  wire clk_IBUF_BUFG;
  wire \count_cycle[0]_i_2_n_0 ;
  wire \count_cycle_reg[0]_i_1_n_0 ;
  wire \count_cycle_reg[0]_i_1_n_4 ;
  wire \count_cycle_reg[0]_i_1_n_5 ;
  wire \count_cycle_reg[0]_i_1_n_6 ;
  wire \count_cycle_reg[0]_i_1_n_7 ;
  wire \count_cycle_reg[12]_i_1_n_0 ;
  wire \count_cycle_reg[12]_i_1_n_4 ;
  wire \count_cycle_reg[12]_i_1_n_5 ;
  wire \count_cycle_reg[12]_i_1_n_6 ;
  wire \count_cycle_reg[12]_i_1_n_7 ;
  wire \count_cycle_reg[16]_i_1_n_0 ;
  wire \count_cycle_reg[16]_i_1_n_4 ;
  wire \count_cycle_reg[16]_i_1_n_5 ;
  wire \count_cycle_reg[16]_i_1_n_6 ;
  wire \count_cycle_reg[16]_i_1_n_7 ;
  wire \count_cycle_reg[20]_i_1_n_0 ;
  wire \count_cycle_reg[20]_i_1_n_4 ;
  wire \count_cycle_reg[20]_i_1_n_5 ;
  wire \count_cycle_reg[20]_i_1_n_6 ;
  wire \count_cycle_reg[20]_i_1_n_7 ;
  wire \count_cycle_reg[24]_i_1_n_0 ;
  wire \count_cycle_reg[24]_i_1_n_4 ;
  wire \count_cycle_reg[24]_i_1_n_5 ;
  wire \count_cycle_reg[24]_i_1_n_6 ;
  wire \count_cycle_reg[24]_i_1_n_7 ;
  wire \count_cycle_reg[28]_i_1_n_0 ;
  wire \count_cycle_reg[28]_i_1_n_4 ;
  wire \count_cycle_reg[28]_i_1_n_5 ;
  wire \count_cycle_reg[28]_i_1_n_6 ;
  wire \count_cycle_reg[28]_i_1_n_7 ;
  wire \count_cycle_reg[32]_i_1_n_0 ;
  wire \count_cycle_reg[32]_i_1_n_4 ;
  wire \count_cycle_reg[32]_i_1_n_5 ;
  wire \count_cycle_reg[32]_i_1_n_6 ;
  wire \count_cycle_reg[32]_i_1_n_7 ;
  wire \count_cycle_reg[36]_i_1_n_0 ;
  wire \count_cycle_reg[36]_i_1_n_4 ;
  wire \count_cycle_reg[36]_i_1_n_5 ;
  wire \count_cycle_reg[36]_i_1_n_6 ;
  wire \count_cycle_reg[36]_i_1_n_7 ;
  wire \count_cycle_reg[40]_i_1_n_0 ;
  wire \count_cycle_reg[40]_i_1_n_4 ;
  wire \count_cycle_reg[40]_i_1_n_5 ;
  wire \count_cycle_reg[40]_i_1_n_6 ;
  wire \count_cycle_reg[40]_i_1_n_7 ;
  wire \count_cycle_reg[44]_i_1_n_0 ;
  wire \count_cycle_reg[44]_i_1_n_4 ;
  wire \count_cycle_reg[44]_i_1_n_5 ;
  wire \count_cycle_reg[44]_i_1_n_6 ;
  wire \count_cycle_reg[44]_i_1_n_7 ;
  wire \count_cycle_reg[48]_i_1_n_0 ;
  wire \count_cycle_reg[48]_i_1_n_4 ;
  wire \count_cycle_reg[48]_i_1_n_5 ;
  wire \count_cycle_reg[48]_i_1_n_6 ;
  wire \count_cycle_reg[48]_i_1_n_7 ;
  wire \count_cycle_reg[4]_i_1_n_0 ;
  wire \count_cycle_reg[4]_i_1_n_4 ;
  wire \count_cycle_reg[4]_i_1_n_5 ;
  wire \count_cycle_reg[4]_i_1_n_6 ;
  wire \count_cycle_reg[4]_i_1_n_7 ;
  wire \count_cycle_reg[52]_i_1_n_0 ;
  wire \count_cycle_reg[52]_i_1_n_4 ;
  wire \count_cycle_reg[52]_i_1_n_5 ;
  wire \count_cycle_reg[52]_i_1_n_6 ;
  wire \count_cycle_reg[52]_i_1_n_7 ;
  wire \count_cycle_reg[56]_i_1_n_0 ;
  wire \count_cycle_reg[56]_i_1_n_4 ;
  wire \count_cycle_reg[56]_i_1_n_5 ;
  wire \count_cycle_reg[56]_i_1_n_6 ;
  wire \count_cycle_reg[56]_i_1_n_7 ;
  wire \count_cycle_reg[60]_i_1_n_4 ;
  wire \count_cycle_reg[60]_i_1_n_5 ;
  wire \count_cycle_reg[60]_i_1_n_6 ;
  wire \count_cycle_reg[60]_i_1_n_7 ;
  wire \count_cycle_reg[8]_i_1_n_0 ;
  wire \count_cycle_reg[8]_i_1_n_4 ;
  wire \count_cycle_reg[8]_i_1_n_5 ;
  wire \count_cycle_reg[8]_i_1_n_6 ;
  wire \count_cycle_reg[8]_i_1_n_7 ;
  wire \count_cycle_reg_n_0_[0] ;
  wire \count_cycle_reg_n_0_[10] ;
  wire \count_cycle_reg_n_0_[11] ;
  wire \count_cycle_reg_n_0_[12] ;
  wire \count_cycle_reg_n_0_[13] ;
  wire \count_cycle_reg_n_0_[14] ;
  wire \count_cycle_reg_n_0_[15] ;
  wire \count_cycle_reg_n_0_[16] ;
  wire \count_cycle_reg_n_0_[17] ;
  wire \count_cycle_reg_n_0_[18] ;
  wire \count_cycle_reg_n_0_[19] ;
  wire \count_cycle_reg_n_0_[1] ;
  wire \count_cycle_reg_n_0_[20] ;
  wire \count_cycle_reg_n_0_[21] ;
  wire \count_cycle_reg_n_0_[22] ;
  wire \count_cycle_reg_n_0_[23] ;
  wire \count_cycle_reg_n_0_[24] ;
  wire \count_cycle_reg_n_0_[25] ;
  wire \count_cycle_reg_n_0_[26] ;
  wire \count_cycle_reg_n_0_[27] ;
  wire \count_cycle_reg_n_0_[28] ;
  wire \count_cycle_reg_n_0_[29] ;
  wire \count_cycle_reg_n_0_[2] ;
  wire \count_cycle_reg_n_0_[30] ;
  wire \count_cycle_reg_n_0_[31] ;
  wire \count_cycle_reg_n_0_[3] ;
  wire \count_cycle_reg_n_0_[4] ;
  wire \count_cycle_reg_n_0_[5] ;
  wire \count_cycle_reg_n_0_[6] ;
  wire \count_cycle_reg_n_0_[7] ;
  wire \count_cycle_reg_n_0_[8] ;
  wire \count_cycle_reg_n_0_[9] ;
  wire count_instr;
  wire \count_instr[0]_i_3_n_0 ;
  wire \count_instr_reg[0]_i_2_n_0 ;
  wire \count_instr_reg[0]_i_2_n_4 ;
  wire \count_instr_reg[0]_i_2_n_5 ;
  wire \count_instr_reg[0]_i_2_n_6 ;
  wire \count_instr_reg[0]_i_2_n_7 ;
  wire \count_instr_reg[12]_i_1_n_0 ;
  wire \count_instr_reg[12]_i_1_n_4 ;
  wire \count_instr_reg[12]_i_1_n_5 ;
  wire \count_instr_reg[12]_i_1_n_6 ;
  wire \count_instr_reg[12]_i_1_n_7 ;
  wire \count_instr_reg[16]_i_1_n_0 ;
  wire \count_instr_reg[16]_i_1_n_4 ;
  wire \count_instr_reg[16]_i_1_n_5 ;
  wire \count_instr_reg[16]_i_1_n_6 ;
  wire \count_instr_reg[16]_i_1_n_7 ;
  wire \count_instr_reg[20]_i_1_n_0 ;
  wire \count_instr_reg[20]_i_1_n_4 ;
  wire \count_instr_reg[20]_i_1_n_5 ;
  wire \count_instr_reg[20]_i_1_n_6 ;
  wire \count_instr_reg[20]_i_1_n_7 ;
  wire \count_instr_reg[24]_i_1_n_0 ;
  wire \count_instr_reg[24]_i_1_n_4 ;
  wire \count_instr_reg[24]_i_1_n_5 ;
  wire \count_instr_reg[24]_i_1_n_6 ;
  wire \count_instr_reg[24]_i_1_n_7 ;
  wire \count_instr_reg[28]_i_1_n_0 ;
  wire \count_instr_reg[28]_i_1_n_4 ;
  wire \count_instr_reg[28]_i_1_n_5 ;
  wire \count_instr_reg[28]_i_1_n_6 ;
  wire \count_instr_reg[28]_i_1_n_7 ;
  wire \count_instr_reg[32]_i_1_n_0 ;
  wire \count_instr_reg[32]_i_1_n_4 ;
  wire \count_instr_reg[32]_i_1_n_5 ;
  wire \count_instr_reg[32]_i_1_n_6 ;
  wire \count_instr_reg[32]_i_1_n_7 ;
  wire \count_instr_reg[36]_i_1_n_0 ;
  wire \count_instr_reg[36]_i_1_n_4 ;
  wire \count_instr_reg[36]_i_1_n_5 ;
  wire \count_instr_reg[36]_i_1_n_6 ;
  wire \count_instr_reg[36]_i_1_n_7 ;
  wire \count_instr_reg[40]_i_1_n_0 ;
  wire \count_instr_reg[40]_i_1_n_4 ;
  wire \count_instr_reg[40]_i_1_n_5 ;
  wire \count_instr_reg[40]_i_1_n_6 ;
  wire \count_instr_reg[40]_i_1_n_7 ;
  wire \count_instr_reg[44]_i_1_n_0 ;
  wire \count_instr_reg[44]_i_1_n_4 ;
  wire \count_instr_reg[44]_i_1_n_5 ;
  wire \count_instr_reg[44]_i_1_n_6 ;
  wire \count_instr_reg[44]_i_1_n_7 ;
  wire \count_instr_reg[48]_i_1_n_0 ;
  wire \count_instr_reg[48]_i_1_n_4 ;
  wire \count_instr_reg[48]_i_1_n_5 ;
  wire \count_instr_reg[48]_i_1_n_6 ;
  wire \count_instr_reg[48]_i_1_n_7 ;
  wire \count_instr_reg[4]_i_1_n_0 ;
  wire \count_instr_reg[4]_i_1_n_4 ;
  wire \count_instr_reg[4]_i_1_n_5 ;
  wire \count_instr_reg[4]_i_1_n_6 ;
  wire \count_instr_reg[4]_i_1_n_7 ;
  wire \count_instr_reg[52]_i_1_n_0 ;
  wire \count_instr_reg[52]_i_1_n_4 ;
  wire \count_instr_reg[52]_i_1_n_5 ;
  wire \count_instr_reg[52]_i_1_n_6 ;
  wire \count_instr_reg[52]_i_1_n_7 ;
  wire \count_instr_reg[56]_i_1_n_0 ;
  wire \count_instr_reg[56]_i_1_n_4 ;
  wire \count_instr_reg[56]_i_1_n_5 ;
  wire \count_instr_reg[56]_i_1_n_6 ;
  wire \count_instr_reg[56]_i_1_n_7 ;
  wire \count_instr_reg[60]_i_1_n_4 ;
  wire \count_instr_reg[60]_i_1_n_5 ;
  wire \count_instr_reg[60]_i_1_n_6 ;
  wire \count_instr_reg[60]_i_1_n_7 ;
  wire \count_instr_reg[8]_i_1_n_0 ;
  wire \count_instr_reg[8]_i_1_n_4 ;
  wire \count_instr_reg[8]_i_1_n_5 ;
  wire \count_instr_reg[8]_i_1_n_6 ;
  wire \count_instr_reg[8]_i_1_n_7 ;
  wire \count_instr_reg_n_0_[0] ;
  wire \count_instr_reg_n_0_[10] ;
  wire \count_instr_reg_n_0_[11] ;
  wire \count_instr_reg_n_0_[12] ;
  wire \count_instr_reg_n_0_[13] ;
  wire \count_instr_reg_n_0_[14] ;
  wire \count_instr_reg_n_0_[15] ;
  wire \count_instr_reg_n_0_[16] ;
  wire \count_instr_reg_n_0_[17] ;
  wire \count_instr_reg_n_0_[18] ;
  wire \count_instr_reg_n_0_[19] ;
  wire \count_instr_reg_n_0_[1] ;
  wire \count_instr_reg_n_0_[20] ;
  wire \count_instr_reg_n_0_[21] ;
  wire \count_instr_reg_n_0_[22] ;
  wire \count_instr_reg_n_0_[23] ;
  wire \count_instr_reg_n_0_[24] ;
  wire \count_instr_reg_n_0_[25] ;
  wire \count_instr_reg_n_0_[26] ;
  wire \count_instr_reg_n_0_[27] ;
  wire \count_instr_reg_n_0_[28] ;
  wire \count_instr_reg_n_0_[29] ;
  wire \count_instr_reg_n_0_[2] ;
  wire \count_instr_reg_n_0_[30] ;
  wire \count_instr_reg_n_0_[31] ;
  wire \count_instr_reg_n_0_[3] ;
  wire \count_instr_reg_n_0_[4] ;
  wire \count_instr_reg_n_0_[5] ;
  wire \count_instr_reg_n_0_[6] ;
  wire \count_instr_reg_n_0_[7] ;
  wire \count_instr_reg_n_0_[8] ;
  wire \count_instr_reg_n_0_[9] ;
  wire [0:0]cpu_d_req;
  wire [6:0]cpu_d_resp;
  wire cpu_ready_reg;
  wire cpu_reset;
  wire cpu_rst_req;
  wire cpu_rst_req_i_2_n_0;
  wire cpu_rst_req_i_3_n_0;
  wire cpu_rst_req_i_4_n_0;
  wire [7:0]cpu_state0_out;
  wire \cpu_state[1]_i_2_n_0 ;
  wire \cpu_state[3]_i_2_n_0 ;
  wire \cpu_state[3]_i_3_n_0 ;
  wire \cpu_state[5]_i_1_n_0 ;
  wire \cpu_state[6]_i_2_n_0 ;
  wire \cpu_state[6]_i_4_n_0 ;
  wire \cpu_state[7]_i_10_n_0 ;
  wire \cpu_state[7]_i_1_n_0 ;
  wire \cpu_state[7]_i_4_n_0 ;
  wire \cpu_state[7]_i_6_n_0 ;
  wire \cpu_state[7]_i_7_n_0 ;
  wire \cpu_state[7]_i_8_n_0 ;
  wire \cpu_state[7]_i_9_n_0 ;
  wire \cpu_state_reg[3]_0 ;
  wire [0:0]\cpu_state_reg[5]_0 ;
  wire \cpu_state_reg_n_0_[0] ;
  wire \cpu_state_reg_n_0_[1] ;
  wire \cpu_state_reg_n_0_[3] ;
  wire \cpu_state_reg_n_0_[6] ;
  wire \cpu_state_reg_n_0_[7] ;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_4;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_5;
  wire cpuregs_reg_r1_0_31_0_5_i_10_n_6;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_4;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_5;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_6;
  wire cpuregs_reg_r1_0_31_0_5_i_11_n_7;
  wire cpuregs_reg_r1_0_31_0_5_i_12_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_1_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_2_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_3_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_4_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_5_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_6_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_7_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_8_n_0;
  wire cpuregs_reg_r1_0_31_0_5_i_9_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_1_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_2_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_3_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_4_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_5_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_6_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_4;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_5;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_6;
  wire cpuregs_reg_r1_0_31_12_17_i_7_n_7;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_0;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_4;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_5;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_6;
  wire cpuregs_reg_r1_0_31_12_17_i_8_n_7;
  wire cpuregs_reg_r1_0_31_18_23_i_1_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_2_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_3_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_4_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_5_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_6_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_0;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_4;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_5;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_6;
  wire cpuregs_reg_r1_0_31_18_23_i_7_n_7;
  wire cpuregs_reg_r1_0_31_24_29_i_1_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_2_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_3_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_4_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_5_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_6_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_0;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_4;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_5;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_6;
  wire cpuregs_reg_r1_0_31_24_29_i_7_n_7;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_4;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_5;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_6;
  wire cpuregs_reg_r1_0_31_24_29_i_8_n_7;
  wire cpuregs_reg_r1_0_31_30_31_i_1_n_0;
  wire cpuregs_reg_r1_0_31_30_31_i_2_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_1_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_2_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_3_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_4_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_5_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_6_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_0;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_4;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_5;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_6;
  wire cpuregs_reg_r1_0_31_6_11_i_7_n_7;
  wire [31:1]current_pc;
  wire [31:0]data2;
  wire [31:0]data4;
  wire [7:0]data_a;
  wire \decoded_imm[0]_i_1_n_0 ;
  wire \decoded_imm[10]_i_1_n_0 ;
  wire \decoded_imm[11]_i_1_n_0 ;
  wire \decoded_imm[11]_i_2_n_0 ;
  wire \decoded_imm[12]_i_1_n_0 ;
  wire \decoded_imm[13]_i_1_n_0 ;
  wire \decoded_imm[14]_i_1_n_0 ;
  wire \decoded_imm[15]_i_1_n_0 ;
  wire \decoded_imm[16]_i_1_n_0 ;
  wire \decoded_imm[17]_i_1_n_0 ;
  wire \decoded_imm[18]_i_1_n_0 ;
  wire \decoded_imm[19]_i_1_n_0 ;
  wire \decoded_imm[1]_i_1_n_0 ;
  wire \decoded_imm[20]_i_1_n_0 ;
  wire \decoded_imm[21]_i_1_n_0 ;
  wire \decoded_imm[22]_i_1_n_0 ;
  wire \decoded_imm[23]_i_1_n_0 ;
  wire \decoded_imm[24]_i_1_n_0 ;
  wire \decoded_imm[25]_i_1_n_0 ;
  wire \decoded_imm[26]_i_1_n_0 ;
  wire \decoded_imm[27]_i_1_n_0 ;
  wire \decoded_imm[28]_i_1_n_0 ;
  wire \decoded_imm[29]_i_1_n_0 ;
  wire \decoded_imm[2]_i_1_n_0 ;
  wire \decoded_imm[30]_i_1_n_0 ;
  wire \decoded_imm[31]_i_1_n_0 ;
  wire \decoded_imm[31]_i_2_n_0 ;
  wire \decoded_imm[31]_i_3_n_0 ;
  wire \decoded_imm[3]_i_1_n_0 ;
  wire \decoded_imm[4]_i_1_n_0 ;
  wire \decoded_imm[5]_i_1_n_0 ;
  wire \decoded_imm[6]_i_1_n_0 ;
  wire \decoded_imm[7]_i_1_n_0 ;
  wire \decoded_imm[8]_i_1_n_0 ;
  wire \decoded_imm[9]_i_1_n_0 ;
  wire \decoded_imm_reg_n_0_[0] ;
  wire \decoded_imm_reg_n_0_[10] ;
  wire \decoded_imm_reg_n_0_[11] ;
  wire \decoded_imm_reg_n_0_[12] ;
  wire \decoded_imm_reg_n_0_[13] ;
  wire \decoded_imm_reg_n_0_[14] ;
  wire \decoded_imm_reg_n_0_[15] ;
  wire \decoded_imm_reg_n_0_[16] ;
  wire \decoded_imm_reg_n_0_[17] ;
  wire \decoded_imm_reg_n_0_[18] ;
  wire \decoded_imm_reg_n_0_[19] ;
  wire \decoded_imm_reg_n_0_[1] ;
  wire \decoded_imm_reg_n_0_[20] ;
  wire \decoded_imm_reg_n_0_[21] ;
  wire \decoded_imm_reg_n_0_[22] ;
  wire \decoded_imm_reg_n_0_[23] ;
  wire \decoded_imm_reg_n_0_[24] ;
  wire \decoded_imm_reg_n_0_[25] ;
  wire \decoded_imm_reg_n_0_[26] ;
  wire \decoded_imm_reg_n_0_[27] ;
  wire \decoded_imm_reg_n_0_[28] ;
  wire \decoded_imm_reg_n_0_[29] ;
  wire \decoded_imm_reg_n_0_[2] ;
  wire \decoded_imm_reg_n_0_[30] ;
  wire \decoded_imm_reg_n_0_[31] ;
  wire \decoded_imm_reg_n_0_[3] ;
  wire \decoded_imm_reg_n_0_[4] ;
  wire \decoded_imm_reg_n_0_[5] ;
  wire \decoded_imm_reg_n_0_[6] ;
  wire \decoded_imm_reg_n_0_[7] ;
  wire \decoded_imm_reg_n_0_[8] ;
  wire \decoded_imm_reg_n_0_[9] ;
  wire [29:1]decoded_imm_uj;
  wire \decoded_imm_uj[10]_i_1_n_0 ;
  wire \decoded_imm_uj[5]_i_1_n_0 ;
  wire \decoded_imm_uj[6]_i_1_n_0 ;
  wire \decoded_imm_uj[7]_i_1_n_0 ;
  wire \decoded_imm_uj[8]_i_1_n_0 ;
  wire \decoded_imm_uj[9]_i_1_n_0 ;
  wire [3:0]\decoded_imm_uj_reg[14]_0 ;
  wire \decoded_imm_uj_reg[29]_0 ;
  wire [4:0]decoded_rd;
  wire [4:0]\decoded_rd_reg[4]_0 ;
  wire [4:0]decoded_rs1;
  wire [4:0]decoded_rs1__0;
  wire \decoded_rs1_rep[1]_i_1_n_0 ;
  wire \decoded_rs1_rep[2]_i_1_n_0 ;
  wire \decoded_rs1_rep[3]_i_1_n_0 ;
  wire \decoded_rs1_rep[4]_i_1_n_0 ;
  wire [4:0]decoded_rs2;
  wire decoder_pseudo_trigger;
  wire decoder_pseudo_trigger_i_2_n_0;
  wire decoder_pseudo_trigger_i_3_n_0;
  wire decoder_pseudo_trigger_reg_n_0;
  wire decoder_trigger_i_11_n_0;
  wire decoder_trigger_i_12_n_0;
  wire decoder_trigger_i_13_n_0;
  wire decoder_trigger_i_15_n_0;
  wire decoder_trigger_i_16_n_0;
  wire decoder_trigger_i_17_n_0;
  wire decoder_trigger_i_18_n_0;
  wire decoder_trigger_i_19_n_0;
  wire decoder_trigger_i_1_n_0;
  wire decoder_trigger_i_20_n_0;
  wire decoder_trigger_i_21_n_0;
  wire decoder_trigger_i_22_n_0;
  wire decoder_trigger_i_24_n_0;
  wire decoder_trigger_i_25_n_0;
  wire decoder_trigger_i_26_n_0;
  wire decoder_trigger_i_27_n_0;
  wire decoder_trigger_i_28_n_0;
  wire decoder_trigger_i_29_n_0;
  wire decoder_trigger_i_2_n_0;
  wire decoder_trigger_i_30_n_0;
  wire decoder_trigger_i_31_n_0;
  wire decoder_trigger_i_33_n_0;
  wire decoder_trigger_i_34_n_0;
  wire decoder_trigger_i_35_n_0;
  wire decoder_trigger_i_36_n_0;
  wire decoder_trigger_i_38_n_0;
  wire decoder_trigger_i_39_n_0;
  wire decoder_trigger_i_3_n_0;
  wire decoder_trigger_i_40_n_0;
  wire decoder_trigger_i_41_n_0;
  wire decoder_trigger_i_42_n_0;
  wire decoder_trigger_i_43_n_0;
  wire decoder_trigger_i_44_n_0;
  wire decoder_trigger_i_45_n_0;
  wire decoder_trigger_i_47_n_0;
  wire decoder_trigger_i_48_n_0;
  wire decoder_trigger_i_49_n_0;
  wire decoder_trigger_i_4_n_0;
  wire decoder_trigger_i_50_n_0;
  wire decoder_trigger_i_51_n_0;
  wire decoder_trigger_i_52_n_0;
  wire decoder_trigger_i_53_n_0;
  wire decoder_trigger_i_54_n_0;
  wire decoder_trigger_i_55_n_0;
  wire decoder_trigger_i_56_n_0;
  wire decoder_trigger_i_57_n_0;
  wire decoder_trigger_i_58_n_0;
  wire decoder_trigger_i_5_n_0;
  wire decoder_trigger_i_60_n_0;
  wire decoder_trigger_i_61_n_0;
  wire decoder_trigger_i_62_n_0;
  wire decoder_trigger_i_63_n_0;
  wire decoder_trigger_i_64_n_0;
  wire decoder_trigger_i_65_n_0;
  wire decoder_trigger_i_66_n_0;
  wire decoder_trigger_i_67_n_0;
  wire decoder_trigger_i_69_n_0;
  wire decoder_trigger_i_6_n_0;
  wire decoder_trigger_i_70_n_0;
  wire decoder_trigger_i_71_n_0;
  wire decoder_trigger_i_72_n_0;
  wire decoder_trigger_i_73_n_0;
  wire decoder_trigger_i_74_n_0;
  wire decoder_trigger_i_75_n_0;
  wire decoder_trigger_i_76_n_0;
  wire decoder_trigger_i_77_n_0;
  wire decoder_trigger_i_78_n_0;
  wire decoder_trigger_i_79_n_0;
  wire decoder_trigger_i_80_n_0;
  wire decoder_trigger_i_81_n_0;
  wire decoder_trigger_i_82_n_0;
  wire decoder_trigger_i_83_n_0;
  wire decoder_trigger_i_84_n_0;
  wire decoder_trigger_i_85_n_0;
  wire decoder_trigger_i_86_n_0;
  wire decoder_trigger_i_87_n_0;
  wire decoder_trigger_i_88_n_0;
  wire decoder_trigger_i_89_n_0;
  wire decoder_trigger_i_90_n_0;
  wire decoder_trigger_i_91_n_0;
  wire decoder_trigger_i_92_n_0;
  wire decoder_trigger_reg_i_10_n_0;
  wire decoder_trigger_reg_i_14_n_0;
  wire decoder_trigger_reg_i_23_n_0;
  wire decoder_trigger_reg_i_32_n_0;
  wire decoder_trigger_reg_i_37_n_0;
  wire decoder_trigger_reg_i_46_n_0;
  wire decoder_trigger_reg_i_59_n_0;
  wire decoder_trigger_reg_i_68_n_0;
  wire decoder_trigger_reg_n_0;
  wire [29:1]in;
  wire instr_add;
  wire instr_add0;
  wire instr_addi;
  wire instr_addi0;
  wire instr_and;
  wire instr_and0;
  wire instr_and_i_2_n_0;
  wire instr_andi;
  wire instr_andi0;
  wire instr_auipc;
  wire instr_auipc_i_1_n_0;
  wire instr_auipc_i_2_n_0;
  wire instr_beq;
  wire instr_beq0;
  wire instr_bge;
  wire instr_bge_i_1_n_0;
  wire instr_bgeu;
  wire instr_bgeu0;
  wire instr_blt;
  wire instr_blt0;
  wire instr_bltu;
  wire instr_bltu0;
  wire instr_bne;
  wire instr_bne0;
  wire instr_ecall_ebreak;
  wire instr_ecall_ebreak0;
  wire instr_ecall_ebreak_i_2_n_0;
  wire instr_ecall_ebreak_i_3_n_0;
  wire instr_ecall_ebreak_i_4_n_0;
  wire instr_ecall_ebreak_i_5_n_0;
  wire instr_ecall_ebreak_i_6_n_0;
  wire instr_ecall_ebreak_i_7_n_0;
  wire instr_jal;
  wire instr_jal_reg_0;
  wire instr_jalr;
  wire instr_jalr0;
  wire instr_jalr_reg_0;
  wire instr_lb;
  wire instr_lb_i_1_n_0;
  wire instr_lbu;
  wire instr_lbu_i_1_n_0;
  wire instr_lh;
  wire instr_lh_i_1_n_0;
  wire instr_lhu;
  wire instr_lhu_i_1_n_0;
  wire instr_lhu_i_2_n_0;
  wire instr_lui;
  wire instr_lui0;
  wire instr_lui_i_1_n_0;
  wire instr_lw;
  wire instr_lw_i_1_n_0;
  wire instr_or;
  wire instr_or0;
  wire instr_ori;
  wire instr_ori0;
  wire instr_rdcycle;
  wire instr_rdcycle0;
  wire instr_rdcycle_i_2_n_0;
  wire instr_rdcycle_i_3_n_0;
  wire instr_rdcycleh;
  wire instr_rdcycleh0;
  wire instr_rdcycleh_i_2_n_0;
  wire instr_rdcycleh_i_3_n_0;
  wire instr_rdinstr;
  wire instr_rdinstr0;
  wire instr_rdinstr_i_2_n_0;
  wire instr_rdinstr_i_3_n_0;
  wire instr_rdinstr_i_4_n_0;
  wire instr_rdinstrh;
  wire instr_rdinstrh0;
  wire instr_rdinstrh_i_3_n_0;
  wire instr_rdinstrh_i_4_n_0;
  wire instr_sb;
  wire instr_sb0;
  wire instr_sh;
  wire instr_sh0;
  wire instr_sll;
  wire instr_sll0;
  wire instr_slli;
  wire instr_slli0;
  wire instr_slt;
  wire instr_slt0;
  wire instr_slti;
  wire instr_slti0;
  wire instr_sltiu;
  wire instr_sltiu_i_1_n_0;
  wire instr_sltu;
  wire instr_sltu0;
  wire instr_sra;
  wire instr_sra_i_1_n_0;
  wire instr_sra_i_2_n_0;
  wire instr_srai;
  wire instr_srai0;
  wire instr_srl;
  wire instr_srl_i_1_n_0;
  wire instr_srli;
  wire instr_srli0;
  wire instr_sub;
  wire instr_sub0;
  wire instr_sw;
  wire instr_sw0;
  wire instr_xor;
  wire instr_xor0;
  wire instr_xori;
  wire instr_xori0;
  wire is_alu_reg_imm;
  wire is_alu_reg_imm_i_1_n_0;
  wire is_alu_reg_reg;
  wire is_alu_reg_reg_i_1_n_0;
  wire is_beq_bne_blt_bge_bltu_bgeu;
  wire is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_0;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_1;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg_2;
  wire is_compare;
  wire is_compare_i_1_n_0;
  wire is_compare_i_2_n_0;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi0;
  wire is_lb_lh_lw_lbu_lhu;
  wire is_lb_lh_lw_lbu_lhu_i_1_n_0;
  wire is_lbu_lhu_lw;
  wire is_lbu_lhu_lw_i_1_n_0;
  wire is_lui_auipc_jal;
  wire is_lui_auipc_jal_jalr_addi_add_sub;
  wire is_lui_auipc_jal_jalr_addi_add_sub0;
  wire is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0;
  wire is_sb_sh_sw;
  wire is_sb_sh_sw_i_1_n_0;
  wire is_slli_srli_srai;
  wire is_slli_srli_srai0;
  wire is_slli_srli_srai_i_2_n_0;
  wire is_slli_srli_srai_i_3_n_0;
  wire is_slti_blt_slt;
  wire is_slti_blt_slt_i_1_n_0;
  wire is_sltiu_bltu_sltu;
  wire is_sltiu_bltu_sltu_i_1_n_0;
  wire latched_branch;
  wire latched_branch_i_1_n_0;
  wire latched_branch_i_2_n_0;
  wire latched_branch_i_3_n_0;
  wire latched_branch_reg_n_0;
  wire latched_is_lh_i_1_n_0;
  wire latched_is_lh_i_2_n_0;
  wire latched_is_lh_reg_n_0;
  wire latched_is_lu_i_1_n_0;
  wire latched_is_lu_reg_n_0;
  wire [4:0]latched_rd;
  wire \latched_rd[4]_i_1_n_0 ;
  wire \latched_rd[4]_i_2_n_0 ;
  wire \latched_rd[4]_i_3_n_0 ;
  wire latched_stalu_i_1_n_0;
  wire latched_stalu_reg_n_0;
  wire latched_store_i_2_n_0;
  wire latched_store_i_3_n_0;
  wire latched_store_i_5_n_0;
  wire latched_store_reg_n_0;
  wire \mem_addr[10]_i_1_n_0 ;
  wire \mem_addr[11]_i_1_n_0 ;
  wire \mem_addr[12]_i_1_n_0 ;
  wire \mem_addr[13]_i_1_n_0 ;
  wire \mem_addr[14]_i_1_n_0 ;
  wire \mem_addr[15]_i_1_n_0 ;
  wire \mem_addr[29]_i_1_n_0 ;
  wire \mem_addr[2]_i_1_n_0 ;
  wire \mem_addr[30]_i_1_n_0 ;
  wire \mem_addr[31]_i_2_n_0 ;
  wire \mem_addr[31]_i_4_n_0 ;
  wire \mem_addr[31]_i_5_n_0 ;
  wire \mem_addr[3]_i_1_n_0 ;
  wire \mem_addr[4]_i_1_n_0 ;
  wire \mem_addr[5]_i_1_n_0 ;
  wire \mem_addr[6]_i_1_n_0 ;
  wire \mem_addr[7]_i_1_n_0 ;
  wire \mem_addr[8]_i_1_n_0 ;
  wire \mem_addr[9]_i_1_n_0 ;
  wire [0:0]\mem_addr_reg[29]_0 ;
  wire [0:0]\mem_addr_reg[29]_1 ;
  wire \mem_addr_reg[2]_0 ;
  wire \mem_addr_reg[30]_0 ;
  wire \mem_addr_reg[30]_1 ;
  wire \mem_addr_reg[30]_2 ;
  wire \mem_addr_reg[30]_3 ;
  wire \mem_addr_reg[30]_4 ;
  wire \mem_addr_reg[30]_5 ;
  wire \mem_addr_reg[30]_6 ;
  wire [6:0]\mem_addr_reg[31]_0 ;
  wire [0:0]\mem_addr_reg[31]_1 ;
  wire [0:0]\mem_addr_reg[31]_2 ;
  wire \mem_addr_reg[4]_0 ;
  wire [0:0]\mem_addr_reg[4]_1 ;
  wire mem_do_prefetch_i_1_n_0;
  wire mem_do_prefetch_reg_n_0;
  wire mem_do_rdata;
  wire mem_do_rdata_i_1_n_0;
  wire mem_do_rdata_i_2_n_0;
  wire mem_do_rinst_i_3_n_0;
  wire mem_do_rinst_i_5_n_0;
  wire mem_do_rinst_i_6_n_0;
  wire mem_do_rinst_i_7_n_0;
  wire mem_do_rinst_i_8_n_0;
  wire mem_do_rinst_reg_0;
  wire mem_do_rinst_reg_n_0;
  wire mem_do_wdata;
  wire mem_do_wdata_i_1_n_0;
  wire mem_instr3_out;
  wire mem_instr_i_1_n_0;
  wire mem_instr_reg_0;
  wire mem_instr_reg_rep_0;
  wire mem_instr_reg_rep_1;
  wire mem_instr_reg_rep__0_0;
  wire mem_instr_reg_rep__0_n_0;
  wire mem_instr_rep__0_i_1_n_0;
  wire mem_instr_rep_i_1_n_0;
  wire \mem_la_wdata_reg[10]_i_1_n_0 ;
  wire \mem_la_wdata_reg[11]_i_1_n_0 ;
  wire \mem_la_wdata_reg[12]_i_1_n_0 ;
  wire \mem_la_wdata_reg[13]_i_1_n_0 ;
  wire \mem_la_wdata_reg[14]_i_1_n_0 ;
  wire \mem_la_wdata_reg[15]_i_1_n_0 ;
  wire \mem_la_wdata_reg[16]_i_1_n_0 ;
  wire \mem_la_wdata_reg[17]_i_1_n_0 ;
  wire \mem_la_wdata_reg[18]_i_1_n_0 ;
  wire \mem_la_wdata_reg[19]_i_1_n_0 ;
  wire \mem_la_wdata_reg[20]_i_1_n_0 ;
  wire \mem_la_wdata_reg[21]_i_1_n_0 ;
  wire \mem_la_wdata_reg[22]_i_1_n_0 ;
  wire \mem_la_wdata_reg[23]_i_1_n_0 ;
  wire \mem_la_wdata_reg[24]_i_1_n_0 ;
  wire \mem_la_wdata_reg[25]_i_1_n_0 ;
  wire \mem_la_wdata_reg[26]_i_1_n_0 ;
  wire \mem_la_wdata_reg[27]_i_1_n_0 ;
  wire \mem_la_wdata_reg[28]_i_1_n_0 ;
  wire \mem_la_wdata_reg[29]_i_1_n_0 ;
  wire \mem_la_wdata_reg[30]_i_1_n_0 ;
  wire \mem_la_wdata_reg[31]_i_1_n_0 ;
  wire \mem_la_wdata_reg[8]_i_1_n_0 ;
  wire \mem_la_wdata_reg[9]_i_1_n_0 ;
  wire \mem_la_wdata_reg_n_0_[0] ;
  wire \mem_la_wdata_reg_n_0_[10] ;
  wire \mem_la_wdata_reg_n_0_[11] ;
  wire \mem_la_wdata_reg_n_0_[12] ;
  wire \mem_la_wdata_reg_n_0_[13] ;
  wire \mem_la_wdata_reg_n_0_[14] ;
  wire \mem_la_wdata_reg_n_0_[15] ;
  wire \mem_la_wdata_reg_n_0_[16] ;
  wire \mem_la_wdata_reg_n_0_[17] ;
  wire \mem_la_wdata_reg_n_0_[18] ;
  wire \mem_la_wdata_reg_n_0_[19] ;
  wire \mem_la_wdata_reg_n_0_[1] ;
  wire \mem_la_wdata_reg_n_0_[20] ;
  wire \mem_la_wdata_reg_n_0_[21] ;
  wire \mem_la_wdata_reg_n_0_[22] ;
  wire \mem_la_wdata_reg_n_0_[23] ;
  wire \mem_la_wdata_reg_n_0_[24] ;
  wire \mem_la_wdata_reg_n_0_[25] ;
  wire \mem_la_wdata_reg_n_0_[26] ;
  wire \mem_la_wdata_reg_n_0_[27] ;
  wire \mem_la_wdata_reg_n_0_[28] ;
  wire \mem_la_wdata_reg_n_0_[29] ;
  wire \mem_la_wdata_reg_n_0_[2] ;
  wire \mem_la_wdata_reg_n_0_[30] ;
  wire \mem_la_wdata_reg_n_0_[31] ;
  wire \mem_la_wdata_reg_n_0_[3] ;
  wire \mem_la_wdata_reg_n_0_[4] ;
  wire \mem_la_wdata_reg_n_0_[5] ;
  wire \mem_la_wdata_reg_n_0_[6] ;
  wire \mem_la_wdata_reg_n_0_[7] ;
  wire \mem_la_wdata_reg_n_0_[8] ;
  wire \mem_la_wdata_reg_n_0_[9] ;
  wire \mem_la_wstrb_reg[0]_i_1_n_0 ;
  wire \mem_la_wstrb_reg[1]_i_1_n_0 ;
  wire \mem_la_wstrb_reg[2]_i_1_n_0 ;
  wire \mem_la_wstrb_reg[3]_i_1_n_0 ;
  wire \mem_la_wstrb_reg_n_0_[0] ;
  wire \mem_la_wstrb_reg_n_0_[1] ;
  wire \mem_la_wstrb_reg_n_0_[2] ;
  wire \mem_la_wstrb_reg_n_0_[3] ;
  wire \mem_rdata_q[16]_i_1_n_0 ;
  wire \mem_rdata_q[16]_i_2_n_0 ;
  wire \mem_rdata_q[17]_i_1_n_0 ;
  wire \mem_rdata_q[17]_i_2_n_0 ;
  wire \mem_rdata_q[18]_i_1_n_0 ;
  wire \mem_rdata_q[18]_i_2_n_0 ;
  wire \mem_rdata_q[19]_i_1_n_0 ;
  wire \mem_rdata_q[19]_i_2_n_0 ;
  wire \mem_rdata_q[1]_i_1_n_0 ;
  wire \mem_rdata_q[20]_i_1_n_0 ;
  wire \mem_rdata_q[20]_i_2_n_0 ;
  wire \mem_rdata_q[21]_i_1_n_0 ;
  wire \mem_rdata_q[21]_i_2_n_0 ;
  wire \mem_rdata_q[22]_i_1_n_0 ;
  wire \mem_rdata_q[22]_i_2_n_0 ;
  wire \mem_rdata_q[23]_i_1_n_0 ;
  wire \mem_rdata_q[23]_i_2_n_0 ;
  wire \mem_rdata_q[24]_i_1_n_0 ;
  wire \mem_rdata_q[24]_i_2_n_0 ;
  wire \mem_rdata_q[25]_i_1_n_0 ;
  wire \mem_rdata_q[25]_i_2_n_0 ;
  wire \mem_rdata_q[26]_i_1_n_0 ;
  wire \mem_rdata_q[26]_i_2_n_0 ;
  wire \mem_rdata_q[27]_i_1_n_0 ;
  wire \mem_rdata_q[27]_i_2_n_0 ;
  wire \mem_rdata_q[28]_i_1_n_0 ;
  wire \mem_rdata_q[28]_i_2_n_0 ;
  wire \mem_rdata_q[29]_i_1_n_0 ;
  wire \mem_rdata_q[29]_i_2_n_0 ;
  wire \mem_rdata_q[2]_i_1_n_0 ;
  wire \mem_rdata_q[30]_i_1_n_0 ;
  wire \mem_rdata_q[30]_i_2_n_0 ;
  wire \mem_rdata_q[31]_i_2_n_0 ;
  wire \mem_rdata_q[31]_i_3_n_0 ;
  wire \mem_rdata_q[3]_i_1_n_0 ;
  wire \mem_rdata_q[4]_i_1_n_0 ;
  wire \mem_rdata_q[6]_i_1_n_0 ;
  wire [6:0]\mem_rdata_q[6]_i_5 ;
  wire \mem_rdata_q_reg[0]_0 ;
  wire \mem_rdata_q_reg[10]_0 ;
  wire \mem_rdata_q_reg[10]_1 ;
  wire \mem_rdata_q_reg[11]_0 ;
  wire \mem_rdata_q_reg[11]_1 ;
  wire \mem_rdata_q_reg[15]_0 ;
  wire \mem_rdata_q_reg[15]_1 ;
  wire \mem_rdata_q_reg[16]_0 ;
  wire \mem_rdata_q_reg[17]_0 ;
  wire \mem_rdata_q_reg[18]_0 ;
  wire \mem_rdata_q_reg[19]_0 ;
  wire \mem_rdata_q_reg[1]_0 ;
  wire \mem_rdata_q_reg[20]_0 ;
  wire \mem_rdata_q_reg[21]_0 ;
  wire \mem_rdata_q_reg[22]_0 ;
  wire \mem_rdata_q_reg[23]_0 ;
  wire \mem_rdata_q_reg[24]_0 ;
  wire \mem_rdata_q_reg[25]_0 ;
  wire \mem_rdata_q_reg[26]_0 ;
  wire \mem_rdata_q_reg[27]_0 ;
  wire \mem_rdata_q_reg[28]_0 ;
  wire \mem_rdata_q_reg[29]_0 ;
  wire \mem_rdata_q_reg[2]_0 ;
  wire \mem_rdata_q_reg[30]_0 ;
  wire \mem_rdata_q_reg[31]_0 ;
  wire \mem_rdata_q_reg[31]_1 ;
  wire [0:0]\mem_rdata_q_reg[31]_2 ;
  wire [7:0]\mem_rdata_q_reg[31]_3 ;
  wire \mem_rdata_q_reg[31]_4 ;
  wire \mem_rdata_q_reg[3]_0 ;
  wire \mem_rdata_q_reg[4]_0 ;
  wire [0:0]\mem_rdata_q_reg[5]_0 ;
  wire \mem_rdata_q_reg[5]_1 ;
  wire \mem_rdata_q_reg[6]_0 ;
  wire \mem_rdata_q_reg[6]_1 ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire \mem_rdata_q_reg[7]_1 ;
  wire \mem_rdata_q_reg[7]_2 ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_q_reg[8]_1 ;
  wire \mem_rdata_q_reg[9]_0 ;
  wire \mem_rdata_q_reg[9]_1 ;
  wire \mem_rdata_q_reg_n_0_[16] ;
  wire \mem_rdata_q_reg_n_0_[17] ;
  wire \mem_rdata_q_reg_n_0_[18] ;
  wire \mem_rdata_q_reg_n_0_[19] ;
  wire \mem_rdata_q_reg_n_0_[20] ;
  wire \mem_rdata_q_reg_n_0_[21] ;
  wire \mem_rdata_q_reg_n_0_[22] ;
  wire \mem_rdata_q_reg_n_0_[23] ;
  wire \mem_rdata_q_reg_n_0_[24] ;
  wire \mem_rdata_q_reg_n_0_[25] ;
  wire \mem_rdata_q_reg_n_0_[26] ;
  wire \mem_rdata_q_reg_n_0_[27] ;
  wire \mem_rdata_q_reg_n_0_[28] ;
  wire \mem_rdata_q_reg_n_0_[29] ;
  wire \mem_rdata_q_reg_n_0_[2] ;
  wire \mem_rdata_q_reg_n_0_[30] ;
  wire \mem_rdata_q_reg_n_0_[31] ;
  wire \mem_rdata_q_reg_n_0_[4] ;
  wire \mem_rdata_q_reg_n_0_[5] ;
  wire [31:0]mem_rdata_word;
  wire \mem_rdata_word_reg[0]_i_1_n_0 ;
  wire \mem_rdata_word_reg[0]_i_2_n_0 ;
  wire \mem_rdata_word_reg[10]_i_1_n_0 ;
  wire \mem_rdata_word_reg[11]_i_1_n_0 ;
  wire \mem_rdata_word_reg[12]_i_1_n_0 ;
  wire \mem_rdata_word_reg[13]_i_1_n_0 ;
  wire \mem_rdata_word_reg[14]_i_1_n_0 ;
  wire \mem_rdata_word_reg[15]_i_1_n_0 ;
  wire \mem_rdata_word_reg[16]_i_1_n_0 ;
  wire \mem_rdata_word_reg[17]_i_1_n_0 ;
  wire \mem_rdata_word_reg[18]_i_1_n_0 ;
  wire \mem_rdata_word_reg[19]_i_1_n_0 ;
  wire \mem_rdata_word_reg[1]_i_1_n_0 ;
  wire \mem_rdata_word_reg[1]_i_2_n_0 ;
  wire \mem_rdata_word_reg[20]_i_1_n_0 ;
  wire \mem_rdata_word_reg[21]_i_1_n_0 ;
  wire \mem_rdata_word_reg[22]_i_1_n_0 ;
  wire \mem_rdata_word_reg[23]_i_1_n_0 ;
  wire \mem_rdata_word_reg[24]_i_1_n_0 ;
  wire \mem_rdata_word_reg[25]_i_1_n_0 ;
  wire \mem_rdata_word_reg[26]_i_1_n_0 ;
  wire \mem_rdata_word_reg[27]_i_1_n_0 ;
  wire \mem_rdata_word_reg[28]_i_1_n_0 ;
  wire \mem_rdata_word_reg[29]_i_1_n_0 ;
  wire \mem_rdata_word_reg[2]_0 ;
  wire \mem_rdata_word_reg[2]_i_1_n_0 ;
  wire \mem_rdata_word_reg[2]_i_2_n_0 ;
  wire \mem_rdata_word_reg[30]_i_1_n_0 ;
  wire \mem_rdata_word_reg[31]_i_1_n_0 ;
  wire \mem_rdata_word_reg[3]_0 ;
  wire \mem_rdata_word_reg[3]_i_1_n_0 ;
  wire \mem_rdata_word_reg[3]_i_2_n_0 ;
  wire \mem_rdata_word_reg[4]_0 ;
  wire \mem_rdata_word_reg[4]_i_1_0 ;
  wire \mem_rdata_word_reg[4]_i_1_n_0 ;
  wire \mem_rdata_word_reg[4]_i_2_n_0 ;
  wire \mem_rdata_word_reg[5]_0 ;
  wire \mem_rdata_word_reg[5]_i_1_0 ;
  wire \mem_rdata_word_reg[5]_i_1_n_0 ;
  wire \mem_rdata_word_reg[5]_i_2_n_0 ;
  wire \mem_rdata_word_reg[6]_i_1_0 ;
  wire \mem_rdata_word_reg[6]_i_1_n_0 ;
  wire \mem_rdata_word_reg[6]_i_2_n_0 ;
  wire \mem_rdata_word_reg[7]_i_1_0 ;
  wire \mem_rdata_word_reg[7]_i_1_n_0 ;
  wire \mem_rdata_word_reg[7]_i_2_n_0 ;
  wire \mem_rdata_word_reg[7]_i_3_n_0 ;
  wire \mem_rdata_word_reg[7]_i_4_n_0 ;
  wire \mem_rdata_word_reg[7]_i_5_n_0 ;
  wire \mem_rdata_word_reg[8]_i_1_n_0 ;
  wire \mem_rdata_word_reg[9]_i_1_n_0 ;
  wire mem_state;
  wire \mem_state[0]_i_1_n_0 ;
  wire \mem_state[1]_i_1_n_0 ;
  wire \mem_state_reg[0]_0 ;
  wire \mem_state_reg_n_0_[0] ;
  wire \mem_state_reg_n_0_[1] ;
  wire mem_valid15_out;
  wire mem_valid_i_1_n_0;
  wire mem_valid_i_3_n_0;
  wire mem_valid_reg_0;
  wire mem_valid_reg_1;
  wire mem_valid_reg_2;
  wire \mem_wdata[31]_i_1_n_0 ;
  wire [0:0]\mem_wdata_reg[0]_0 ;
  wire [7:0]\mem_wdata_reg[15]_0 ;
  wire [7:0]\mem_wdata_reg[23]_0 ;
  wire [31:0]\mem_wdata_reg[31]_0 ;
  wire [7:0]\mem_wdata_reg[31]_1 ;
  wire [8:0]\mem_wdata_reg[7]_0 ;
  wire [1:0]mem_wordsize;
  wire \mem_wordsize[0]_i_1_n_0 ;
  wire \mem_wordsize[0]_i_3_n_0 ;
  wire \mem_wordsize[1]_i_10_n_0 ;
  wire \mem_wordsize[1]_i_1_n_0 ;
  wire \mem_wordsize[1]_i_3_n_0 ;
  wire \mem_wordsize[1]_i_4_n_0 ;
  wire \mem_wordsize[1]_i_5_n_0 ;
  wire \mem_wordsize[1]_i_6_n_0 ;
  wire \mem_wordsize[1]_i_7_n_0 ;
  wire \mem_wordsize[1]_i_8_n_0 ;
  wire \mem_wordsize[1]_i_9_n_0 ;
  wire \mem_wordsize_reg[1]_0 ;
  wire \mem_wordsize_reg_n_0_[0] ;
  wire \mem_wordsize_reg_n_0_[1] ;
  wire \mem_wstrb[3]_i_1_n_0 ;
  wire \mem_wstrb[3]_i_2_n_0 ;
  wire \mem_wstrb_reg[0]_0 ;
  wire [0:0]\mem_wstrb_reg[1]_0 ;
  wire [0:0]\mem_wstrb_reg[2]_0 ;
  wire [0:0]\mem_wstrb_reg[3]_0 ;
  wire [31:0]out;
  wire [2:0]p_0_in;
  wire p_0_in0;
  wire [4:0]p_1_in;
  wire [15:5]p_2_in;
  wire [3:0]pbus_req;
  wire pcpi_div_n_1;
  wire pcpi_div_n_10;
  wire pcpi_div_n_11;
  wire pcpi_div_n_12;
  wire pcpi_div_n_13;
  wire pcpi_div_n_14;
  wire pcpi_div_n_15;
  wire pcpi_div_n_16;
  wire pcpi_div_n_17;
  wire pcpi_div_n_18;
  wire pcpi_div_n_19;
  wire pcpi_div_n_20;
  wire pcpi_div_n_21;
  wire pcpi_div_n_22;
  wire pcpi_div_n_23;
  wire pcpi_div_n_24;
  wire pcpi_div_n_25;
  wire pcpi_div_n_26;
  wire pcpi_div_n_27;
  wire pcpi_div_n_28;
  wire pcpi_div_n_29;
  wire pcpi_div_n_30;
  wire pcpi_div_n_31;
  wire pcpi_div_n_32;
  wire pcpi_div_n_33;
  wire pcpi_div_n_34;
  wire pcpi_div_n_35;
  wire pcpi_div_n_36;
  wire pcpi_div_n_37;
  wire pcpi_div_n_38;
  wire pcpi_div_n_4;
  wire pcpi_div_n_5;
  wire pcpi_div_n_6;
  wire pcpi_div_n_7;
  wire pcpi_div_n_8;
  wire pcpi_div_n_9;
  wire pcpi_div_ready;
  wire \pcpi_insn_reg_n_0_[0] ;
  wire \pcpi_insn_reg_n_0_[12] ;
  wire \pcpi_insn_reg_n_0_[13] ;
  wire \pcpi_insn_reg_n_0_[14] ;
  wire \pcpi_insn_reg_n_0_[1] ;
  wire \pcpi_insn_reg_n_0_[25] ;
  wire \pcpi_insn_reg_n_0_[26] ;
  wire \pcpi_insn_reg_n_0_[27] ;
  wire \pcpi_insn_reg_n_0_[28] ;
  wire \pcpi_insn_reg_n_0_[29] ;
  wire \pcpi_insn_reg_n_0_[2] ;
  wire \pcpi_insn_reg_n_0_[30] ;
  wire \pcpi_insn_reg_n_0_[31] ;
  wire \pcpi_insn_reg_n_0_[3] ;
  wire \pcpi_insn_reg_n_0_[4] ;
  wire \pcpi_insn_reg_n_0_[5] ;
  wire \pcpi_insn_reg_n_0_[6] ;
  wire pcpi_mul_n_0;
  wire pcpi_mul_n_1;
  wire pcpi_mul_n_2;
  wire pcpi_mul_n_3;
  wire pcpi_mul_n_4;
  wire pcpi_mul_n_40;
  wire pcpi_mul_n_41;
  wire pcpi_mul_n_42;
  wire pcpi_mul_n_5;
  wire pcpi_mul_n_6;
  wire pcpi_mul_n_60;
  wire pcpi_mul_n_61;
  wire pcpi_mul_n_62;
  wire pcpi_mul_n_63;
  wire pcpi_mul_n_64;
  wire pcpi_mul_n_65;
  wire pcpi_mul_n_66;
  wire pcpi_mul_n_67;
  wire pcpi_mul_n_68;
  wire pcpi_mul_n_69;
  wire pcpi_mul_n_70;
  wire pcpi_mul_n_71;
  wire pcpi_mul_n_72;
  wire pcpi_mul_n_73;
  wire pcpi_mul_n_74;
  wire pcpi_mul_n_75;
  wire pcpi_mul_n_76;
  wire pcpi_mul_n_77;
  wire pcpi_mul_n_78;
  wire pcpi_mul_n_79;
  wire pcpi_mul_n_80;
  wire pcpi_mul_n_81;
  wire pcpi_mul_n_82;
  wire pcpi_mul_n_83;
  wire pcpi_mul_n_84;
  wire pcpi_mul_n_85;
  wire pcpi_mul_n_86;
  wire pcpi_mul_n_87;
  wire pcpi_mul_n_88;
  wire pcpi_mul_ready;
  wire pcpi_timeout;
  wire [3:0]pcpi_timeout_counter0;
  wire \pcpi_timeout_counter[1]_i_1_n_0 ;
  wire \pcpi_timeout_counter[3]_i_2_n_0 ;
  wire [3:0]pcpi_timeout_counter_reg;
  wire pcpi_timeout_i_1_n_0;
  wire pcpi_valid_i_2_n_0;
  wire pcpi_valid_reg_0;
  wire [7:0]q_a;
  wire [43:0]ram_i_req;
  wire [15:0]ram_i_resp;
  wire ram_reg_3;
  wire [11:0]ram_reg_3_0;
  wire rd_reg__0;
  wire recv_buf_valid;
  wire recv_buf_valid_reg;
  wire recv_buf_valid_reg_0;
  wire recv_buf_valid_reg_1;
  wire [0:0]recv_buf_valid_reg_2;
  wire \reg_next_pc[13]_i_6_n_0 ;
  wire \reg_next_pc[13]_i_7_n_0 ;
  wire \reg_next_pc[13]_i_8_n_0 ;
  wire \reg_next_pc[13]_i_9_n_0 ;
  wire \reg_next_pc[17]_i_6_n_0 ;
  wire \reg_next_pc[17]_i_7_n_0 ;
  wire \reg_next_pc[17]_i_8_n_0 ;
  wire \reg_next_pc[17]_i_9_n_0 ;
  wire \reg_next_pc[1]_i_1_n_0 ;
  wire \reg_next_pc[21]_i_2_n_0 ;
  wire \reg_next_pc[21]_i_3_n_0 ;
  wire \reg_next_pc[21]_i_4_n_0 ;
  wire \reg_next_pc[21]_i_5_n_0 ;
  wire \reg_next_pc[25]_i_2_n_0 ;
  wire \reg_next_pc[25]_i_3_n_0 ;
  wire \reg_next_pc[25]_i_4_n_0 ;
  wire \reg_next_pc[25]_i_5_n_0 ;
  wire \reg_next_pc[29]_i_2_n_0 ;
  wire \reg_next_pc[29]_i_3_n_0 ;
  wire \reg_next_pc[29]_i_4_n_0 ;
  wire \reg_next_pc[2]_i_6_n_0 ;
  wire \reg_next_pc[2]_i_7_n_0 ;
  wire \reg_next_pc[2]_i_8_n_0 ;
  wire \reg_next_pc[2]_i_9_n_0 ;
  wire \reg_next_pc[5]_i_6_n_0 ;
  wire \reg_next_pc[5]_i_7_n_0 ;
  wire \reg_next_pc[5]_i_8_n_0 ;
  wire \reg_next_pc[5]_i_9_n_0 ;
  wire \reg_next_pc[9]_i_6_n_0 ;
  wire \reg_next_pc[9]_i_7_n_0 ;
  wire \reg_next_pc[9]_i_8_n_0 ;
  wire \reg_next_pc[9]_i_9_n_0 ;
  wire [31:1]reg_next_pc_reg;
  wire \reg_next_pc_reg[13]_i_1_n_0 ;
  wire \reg_next_pc_reg[13]_i_1_n_4 ;
  wire \reg_next_pc_reg[13]_i_1_n_5 ;
  wire \reg_next_pc_reg[13]_i_1_n_6 ;
  wire \reg_next_pc_reg[13]_i_1_n_7 ;
  wire \reg_next_pc_reg[17]_i_1_n_0 ;
  wire \reg_next_pc_reg[17]_i_1_n_4 ;
  wire \reg_next_pc_reg[17]_i_1_n_5 ;
  wire \reg_next_pc_reg[17]_i_1_n_6 ;
  wire \reg_next_pc_reg[17]_i_1_n_7 ;
  wire \reg_next_pc_reg[21]_i_1_n_0 ;
  wire \reg_next_pc_reg[21]_i_1_n_4 ;
  wire \reg_next_pc_reg[21]_i_1_n_5 ;
  wire \reg_next_pc_reg[21]_i_1_n_6 ;
  wire \reg_next_pc_reg[21]_i_1_n_7 ;
  wire \reg_next_pc_reg[25]_i_1_n_0 ;
  wire \reg_next_pc_reg[25]_i_1_n_4 ;
  wire \reg_next_pc_reg[25]_i_1_n_5 ;
  wire \reg_next_pc_reg[25]_i_1_n_6 ;
  wire \reg_next_pc_reg[25]_i_1_n_7 ;
  wire \reg_next_pc_reg[29]_i_1_n_5 ;
  wire \reg_next_pc_reg[29]_i_1_n_6 ;
  wire \reg_next_pc_reg[29]_i_1_n_7 ;
  wire \reg_next_pc_reg[2]_i_1_n_0 ;
  wire \reg_next_pc_reg[2]_i_1_n_4 ;
  wire \reg_next_pc_reg[2]_i_1_n_5 ;
  wire \reg_next_pc_reg[2]_i_1_n_6 ;
  wire \reg_next_pc_reg[5]_i_1_n_0 ;
  wire \reg_next_pc_reg[5]_i_1_n_4 ;
  wire \reg_next_pc_reg[5]_i_1_n_5 ;
  wire \reg_next_pc_reg[5]_i_1_n_6 ;
  wire \reg_next_pc_reg[5]_i_1_n_7 ;
  wire \reg_next_pc_reg[9]_i_1_n_0 ;
  wire \reg_next_pc_reg[9]_i_1_n_4 ;
  wire \reg_next_pc_reg[9]_i_1_n_5 ;
  wire \reg_next_pc_reg[9]_i_1_n_6 ;
  wire \reg_next_pc_reg[9]_i_1_n_7 ;
  wire [31:0]reg_op1;
  wire [31:0]reg_op11;
  wire \reg_op1[17]_i_2_n_0 ;
  wire \reg_op1[18]_i_2_n_0 ;
  wire \reg_op1[19]_i_2_n_0 ;
  wire \reg_op1[20]_i_2_n_0 ;
  wire \reg_op1[21]_i_2_n_0 ;
  wire \reg_op1[22]_i_2_n_0 ;
  wire \reg_op1[23]_i_2_n_0 ;
  wire \reg_op1[23]_i_4_n_0 ;
  wire \reg_op1[23]_i_5_n_0 ;
  wire \reg_op1[23]_i_6_n_0 ;
  wire \reg_op1[23]_i_7_n_0 ;
  wire \reg_op1[24]_i_2_n_0 ;
  wire \reg_op1[25]_i_2_n_0 ;
  wire \reg_op1[26]_i_2_n_0 ;
  wire \reg_op1[27]_i_2_n_0 ;
  wire \reg_op1[27]_i_4_n_0 ;
  wire \reg_op1[27]_i_5_n_0 ;
  wire \reg_op1[27]_i_6_n_0 ;
  wire \reg_op1[27]_i_7_n_0 ;
  wire \reg_op1[28]_i_2_n_0 ;
  wire \reg_op1[29]_i_2_n_0 ;
  wire \reg_op1[30]_i_2_n_0 ;
  wire \reg_op1[31]_i_2_n_0 ;
  wire \reg_op1[31]_i_4_n_0 ;
  wire \reg_op1[31]_i_5_n_0 ;
  wire \reg_op1[31]_i_6_n_0 ;
  wire \reg_op1[31]_i_7_n_0 ;
  wire \reg_op1_reg[23]_i_3_n_0 ;
  wire \reg_op1_reg[23]_i_3_n_4 ;
  wire \reg_op1_reg[23]_i_3_n_5 ;
  wire \reg_op1_reg[23]_i_3_n_6 ;
  wire \reg_op1_reg[23]_i_3_n_7 ;
  wire \reg_op1_reg[27]_i_3_n_0 ;
  wire \reg_op1_reg[27]_i_3_n_4 ;
  wire \reg_op1_reg[27]_i_3_n_5 ;
  wire \reg_op1_reg[27]_i_3_n_6 ;
  wire \reg_op1_reg[27]_i_3_n_7 ;
  wire \reg_op1_reg[31]_i_3_n_4 ;
  wire \reg_op1_reg[31]_i_3_n_5 ;
  wire \reg_op1_reg[31]_i_3_n_6 ;
  wire \reg_op1_reg[31]_i_3_n_7 ;
  wire \reg_op1_reg_n_0_[0] ;
  wire \reg_op1_reg_n_0_[10] ;
  wire \reg_op1_reg_n_0_[11] ;
  wire \reg_op1_reg_n_0_[12] ;
  wire \reg_op1_reg_n_0_[13] ;
  wire \reg_op1_reg_n_0_[14] ;
  wire \reg_op1_reg_n_0_[15] ;
  wire \reg_op1_reg_n_0_[16] ;
  wire \reg_op1_reg_n_0_[17] ;
  wire \reg_op1_reg_n_0_[18] ;
  wire \reg_op1_reg_n_0_[19] ;
  wire \reg_op1_reg_n_0_[1] ;
  wire \reg_op1_reg_n_0_[20] ;
  wire \reg_op1_reg_n_0_[21] ;
  wire \reg_op1_reg_n_0_[22] ;
  wire \reg_op1_reg_n_0_[23] ;
  wire \reg_op1_reg_n_0_[24] ;
  wire \reg_op1_reg_n_0_[25] ;
  wire \reg_op1_reg_n_0_[26] ;
  wire \reg_op1_reg_n_0_[27] ;
  wire \reg_op1_reg_n_0_[28] ;
  wire \reg_op1_reg_n_0_[29] ;
  wire \reg_op1_reg_n_0_[2] ;
  wire \reg_op1_reg_n_0_[30] ;
  wire \reg_op1_reg_n_0_[31] ;
  wire \reg_op1_reg_n_0_[3] ;
  wire \reg_op1_reg_n_0_[4] ;
  wire \reg_op1_reg_n_0_[5] ;
  wire \reg_op1_reg_n_0_[6] ;
  wire \reg_op1_reg_n_0_[7] ;
  wire \reg_op1_reg_n_0_[8] ;
  wire \reg_op1_reg_n_0_[9] ;
  wire \reg_op2[17]_i_1_n_0 ;
  wire \reg_op2[18]_i_1_n_0 ;
  wire \reg_op2[19]_i_1_n_0 ;
  wire \reg_op2[20]_i_1_n_0 ;
  wire \reg_op2[21]_i_1_n_0 ;
  wire \reg_op2[22]_i_1_n_0 ;
  wire \reg_op2[23]_i_1_n_0 ;
  wire \reg_op2[24]_i_1_n_0 ;
  wire \reg_op2[25]_i_1_n_0 ;
  wire \reg_op2[26]_i_1_n_0 ;
  wire \reg_op2[27]_i_1_n_0 ;
  wire \reg_op2[28]_i_1_n_0 ;
  wire \reg_op2[29]_i_1_n_0 ;
  wire \reg_op2[30]_i_1_n_0 ;
  wire \reg_op2[31]_i_1_n_0 ;
  wire \reg_op2_reg_n_0_[0] ;
  wire \reg_op2_reg_n_0_[10] ;
  wire \reg_op2_reg_n_0_[11] ;
  wire \reg_op2_reg_n_0_[12] ;
  wire \reg_op2_reg_n_0_[13] ;
  wire \reg_op2_reg_n_0_[14] ;
  wire \reg_op2_reg_n_0_[15] ;
  wire \reg_op2_reg_n_0_[16] ;
  wire \reg_op2_reg_n_0_[17] ;
  wire \reg_op2_reg_n_0_[18] ;
  wire \reg_op2_reg_n_0_[19] ;
  wire \reg_op2_reg_n_0_[1] ;
  wire \reg_op2_reg_n_0_[20] ;
  wire \reg_op2_reg_n_0_[21] ;
  wire \reg_op2_reg_n_0_[22] ;
  wire \reg_op2_reg_n_0_[23] ;
  wire \reg_op2_reg_n_0_[24] ;
  wire \reg_op2_reg_n_0_[25] ;
  wire \reg_op2_reg_n_0_[26] ;
  wire \reg_op2_reg_n_0_[27] ;
  wire \reg_op2_reg_n_0_[28] ;
  wire \reg_op2_reg_n_0_[29] ;
  wire \reg_op2_reg_n_0_[2] ;
  wire \reg_op2_reg_n_0_[30] ;
  wire \reg_op2_reg_n_0_[31] ;
  wire \reg_op2_reg_n_0_[3] ;
  wire \reg_op2_reg_n_0_[4] ;
  wire \reg_op2_reg_n_0_[5] ;
  wire \reg_op2_reg_n_0_[6] ;
  wire \reg_op2_reg_n_0_[7] ;
  wire \reg_op2_reg_n_0_[8] ;
  wire \reg_op2_reg_n_0_[9] ;
  wire [31:0]reg_out;
  wire \reg_out[0]_i_4_n_0 ;
  wire \reg_out[10]_i_3_n_0 ;
  wire \reg_out[10]_i_4_n_0 ;
  wire \reg_out[11]_i_3_n_0 ;
  wire \reg_out[11]_i_5_n_0 ;
  wire \reg_out[12]_i_10_n_0 ;
  wire \reg_out[12]_i_3_n_0 ;
  wire \reg_out[12]_i_5_n_0 ;
  wire \reg_out[12]_i_7_n_0 ;
  wire \reg_out[12]_i_8_n_0 ;
  wire \reg_out[12]_i_9_n_0 ;
  wire \reg_out[13]_i_3_n_0 ;
  wire \reg_out[13]_i_5_n_0 ;
  wire \reg_out[14]_i_3_n_0 ;
  wire \reg_out[14]_i_4_n_0 ;
  wire \reg_out[15]_i_3_n_0 ;
  wire \reg_out[15]_i_4_n_0 ;
  wire \reg_out[16]_i_10_n_0 ;
  wire \reg_out[16]_i_4_n_0 ;
  wire \reg_out[16]_i_6_n_0 ;
  wire \reg_out[16]_i_7_n_0 ;
  wire \reg_out[16]_i_8_n_0 ;
  wire \reg_out[16]_i_9_n_0 ;
  wire \reg_out[17]_i_3_n_0 ;
  wire \reg_out[17]_i_5_n_0 ;
  wire \reg_out[18]_i_3_n_0 ;
  wire \reg_out[18]_i_4_n_0 ;
  wire \reg_out[19]_i_3_n_0 ;
  wire \reg_out[19]_i_4_n_0 ;
  wire \reg_out[1]_i_4_n_0 ;
  wire \reg_out[20]_i_10_n_0 ;
  wire \reg_out[20]_i_3_n_0 ;
  wire \reg_out[20]_i_6_n_0 ;
  wire \reg_out[20]_i_7_n_0 ;
  wire \reg_out[20]_i_8_n_0 ;
  wire \reg_out[20]_i_9_n_0 ;
  wire \reg_out[21]_i_3_n_0 ;
  wire \reg_out[21]_i_5_n_0 ;
  wire \reg_out[22]_i_3_n_0 ;
  wire \reg_out[22]_i_4_n_0 ;
  wire \reg_out[23]_i_3_n_0 ;
  wire \reg_out[23]_i_5_n_0 ;
  wire \reg_out[24]_i_10_n_0 ;
  wire \reg_out[24]_i_3_n_0 ;
  wire \reg_out[24]_i_5_n_0 ;
  wire \reg_out[24]_i_7_n_0 ;
  wire \reg_out[24]_i_8_n_0 ;
  wire \reg_out[24]_i_9_n_0 ;
  wire \reg_out[25]_i_3_n_0 ;
  wire \reg_out[25]_i_5_n_0 ;
  wire \reg_out[26]_i_3_n_0 ;
  wire \reg_out[26]_i_4_n_0 ;
  wire \reg_out[27]_i_3_n_0 ;
  wire \reg_out[27]_i_4_n_0 ;
  wire \reg_out[28]_i_10_n_0 ;
  wire \reg_out[28]_i_3_n_0 ;
  wire \reg_out[28]_i_5_n_0 ;
  wire \reg_out[28]_i_7_n_0 ;
  wire \reg_out[28]_i_8_n_0 ;
  wire \reg_out[28]_i_9_n_0 ;
  wire \reg_out[29]_i_3_n_0 ;
  wire \reg_out[29]_i_5_n_0 ;
  wire \reg_out[2]_i_3_n_0 ;
  wire \reg_out[30]_i_3_n_0 ;
  wire \reg_out[30]_i_5_n_0 ;
  wire \reg_out[31]_i_4_n_0 ;
  wire \reg_out[31]_i_6_n_0 ;
  wire \reg_out[31]_i_7_n_0 ;
  wire \reg_out[31]_i_8_n_0 ;
  wire \reg_out[31]_i_9_n_0 ;
  wire \reg_out[3]_i_4_n_0 ;
  wire \reg_out[4]_i_5_n_0 ;
  wire \reg_out[4]_i_6_n_0 ;
  wire \reg_out[4]_i_7_n_0 ;
  wire \reg_out[4]_i_8_n_0 ;
  wire \reg_out[4]_i_9_n_0 ;
  wire \reg_out[5]_i_4_n_0 ;
  wire \reg_out[6]_i_4_n_0 ;
  wire \reg_out[7]_i_3_n_0 ;
  wire \reg_out[8]_i_10_n_0 ;
  wire \reg_out[8]_i_4_n_0 ;
  wire \reg_out[8]_i_5_n_0 ;
  wire \reg_out[8]_i_7_n_0 ;
  wire \reg_out[8]_i_8_n_0 ;
  wire \reg_out[8]_i_9_n_0 ;
  wire \reg_out[9]_i_3_n_0 ;
  wire \reg_out[9]_i_4_n_0 ;
  wire \reg_out_reg[12]_i_4_n_0 ;
  wire \reg_out_reg[12]_i_4_n_4 ;
  wire \reg_out_reg[12]_i_4_n_5 ;
  wire \reg_out_reg[12]_i_4_n_6 ;
  wire \reg_out_reg[12]_i_4_n_7 ;
  wire \reg_out_reg[16]_i_3_n_0 ;
  wire \reg_out_reg[16]_i_3_n_4 ;
  wire \reg_out_reg[16]_i_3_n_5 ;
  wire \reg_out_reg[16]_i_3_n_6 ;
  wire \reg_out_reg[16]_i_3_n_7 ;
  wire \reg_out_reg[20]_i_4_n_0 ;
  wire \reg_out_reg[20]_i_4_n_4 ;
  wire \reg_out_reg[20]_i_4_n_5 ;
  wire \reg_out_reg[20]_i_4_n_6 ;
  wire \reg_out_reg[20]_i_4_n_7 ;
  wire \reg_out_reg[24]_i_4_n_0 ;
  wire \reg_out_reg[24]_i_4_n_4 ;
  wire \reg_out_reg[24]_i_4_n_5 ;
  wire \reg_out_reg[24]_i_4_n_6 ;
  wire \reg_out_reg[24]_i_4_n_7 ;
  wire \reg_out_reg[28]_i_4_n_0 ;
  wire \reg_out_reg[28]_i_4_n_4 ;
  wire \reg_out_reg[28]_i_4_n_5 ;
  wire \reg_out_reg[28]_i_4_n_6 ;
  wire \reg_out_reg[28]_i_4_n_7 ;
  wire \reg_out_reg[31]_i_3_n_5 ;
  wire \reg_out_reg[31]_i_3_n_6 ;
  wire \reg_out_reg[31]_i_3_n_7 ;
  wire \reg_out_reg[4]_i_3_n_0 ;
  wire \reg_out_reg[4]_i_3_n_4 ;
  wire \reg_out_reg[4]_i_3_n_5 ;
  wire \reg_out_reg[4]_i_3_n_6 ;
  wire \reg_out_reg[8]_i_3_n_0 ;
  wire \reg_out_reg[8]_i_3_n_4 ;
  wire \reg_out_reg[8]_i_3_n_5 ;
  wire \reg_out_reg[8]_i_3_n_6 ;
  wire \reg_out_reg[8]_i_3_n_7 ;
  wire \reg_out_reg_n_0_[0] ;
  wire \reg_out_reg_n_0_[10] ;
  wire \reg_out_reg_n_0_[11] ;
  wire \reg_out_reg_n_0_[12] ;
  wire \reg_out_reg_n_0_[13] ;
  wire \reg_out_reg_n_0_[14] ;
  wire \reg_out_reg_n_0_[15] ;
  wire \reg_out_reg_n_0_[16] ;
  wire \reg_out_reg_n_0_[17] ;
  wire \reg_out_reg_n_0_[18] ;
  wire \reg_out_reg_n_0_[19] ;
  wire \reg_out_reg_n_0_[1] ;
  wire \reg_out_reg_n_0_[20] ;
  wire \reg_out_reg_n_0_[21] ;
  wire \reg_out_reg_n_0_[22] ;
  wire \reg_out_reg_n_0_[23] ;
  wire \reg_out_reg_n_0_[24] ;
  wire \reg_out_reg_n_0_[25] ;
  wire \reg_out_reg_n_0_[26] ;
  wire \reg_out_reg_n_0_[27] ;
  wire \reg_out_reg_n_0_[28] ;
  wire \reg_out_reg_n_0_[29] ;
  wire \reg_out_reg_n_0_[2] ;
  wire \reg_out_reg_n_0_[30] ;
  wire \reg_out_reg_n_0_[31] ;
  wire \reg_out_reg_n_0_[3] ;
  wire \reg_out_reg_n_0_[4] ;
  wire \reg_out_reg_n_0_[5] ;
  wire \reg_out_reg_n_0_[6] ;
  wire \reg_out_reg_n_0_[7] ;
  wire \reg_out_reg_n_0_[8] ;
  wire \reg_out_reg_n_0_[9] ;
  wire reg_pc;
  wire \reg_pc_reg_n_0_[10] ;
  wire \reg_pc_reg_n_0_[11] ;
  wire \reg_pc_reg_n_0_[12] ;
  wire \reg_pc_reg_n_0_[13] ;
  wire \reg_pc_reg_n_0_[14] ;
  wire \reg_pc_reg_n_0_[15] ;
  wire \reg_pc_reg_n_0_[16] ;
  wire \reg_pc_reg_n_0_[17] ;
  wire \reg_pc_reg_n_0_[18] ;
  wire \reg_pc_reg_n_0_[19] ;
  wire \reg_pc_reg_n_0_[1] ;
  wire \reg_pc_reg_n_0_[20] ;
  wire \reg_pc_reg_n_0_[21] ;
  wire \reg_pc_reg_n_0_[22] ;
  wire \reg_pc_reg_n_0_[23] ;
  wire \reg_pc_reg_n_0_[24] ;
  wire \reg_pc_reg_n_0_[25] ;
  wire \reg_pc_reg_n_0_[26] ;
  wire \reg_pc_reg_n_0_[27] ;
  wire \reg_pc_reg_n_0_[28] ;
  wire \reg_pc_reg_n_0_[29] ;
  wire \reg_pc_reg_n_0_[2] ;
  wire \reg_pc_reg_n_0_[30] ;
  wire \reg_pc_reg_n_0_[31] ;
  wire \reg_pc_reg_n_0_[3] ;
  wire \reg_pc_reg_n_0_[4] ;
  wire \reg_pc_reg_n_0_[5] ;
  wire \reg_pc_reg_n_0_[6] ;
  wire \reg_pc_reg_n_0_[7] ;
  wire \reg_pc_reg_n_0_[8] ;
  wire \reg_pc_reg_n_0_[9] ;
  wire [31:0]reg_sh1;
  wire rst_soft;
  wire rst_soft_i_2_n_0;
  wire [0:0]s_sel_reg;
  wire sel;
  wire sel_reg;
  wire \send_bitcnt_reg[0] ;
  wire [2:0]\send_bitcnt_reg[2] ;
  wire [3:0]\send_bitcnt_reg[3] ;
  wire \send_bitcnt_reg[3]_0 ;
  wire [14:0]send_counter0;
  wire [0:0]\send_counter_reg[0] ;
  wire [15:0]\send_counter_reg[15] ;
  wire \send_counter_reg[15]_0 ;
  wire [7:0]\send_pattern_reg[7] ;
  wire [20:0]slaves_req;
  wire [0:0]slaves_resp;
  wire [0:0]\timer/p_3_in ;
  wire trap_i_1_n_0;
  wire trap_reg_0;
  wire tx_en;
  wire tx_en_i_2_n_0;
  wire tx_en_reg;
  wire [3:0]\NLW_alu_out_q_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_out_q_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[36]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[40]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[48]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[52]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[56]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_cycle_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[36]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[40]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[48]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[52]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[56]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_count_instr_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_0_5_i_10_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_0_5_i_10_O_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_0_5_i_11_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_12_17_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_12_17_i_8_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_18_23_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_24_29_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_cpuregs_reg_r1_0_31_6_11_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_10_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_14_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_23_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_32_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_37_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_46_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_59_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_68_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_8_CO_UNCONNECTED;
  wire [3:0]NLW_decoder_trigger_reg_i_9_CO_UNCONNECTED;
  wire [3:0]\NLW_reg_next_pc_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[21]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[25]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[2]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[5]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_next_pc_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_op1_reg[23]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_op1_reg[27]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[12]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[20]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[24]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[28]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[8]_i_3_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h00000008)) 
    \DATA_1[31]_i_1 
       (.I0(slaves_req[15]),
        .I1(slaves_req[20]),
        .I2(slaves_req[19]),
        .I3(slaves_req[18]),
        .I4(slaves_req[17]),
        .O(\mem_addr_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \DATA_2[31]_i_1 
       (.I0(pbus_req[1]),
        .I1(pbus_req[0]),
        .I2(pbus_req[2]),
        .I3(slaves_req[20]),
        .I4(slaves_req[18]),
        .I5(\DATA_2[31]_i_3_n_0 ),
        .O(\mem_addr_reg[31]_2 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \DATA_2[31]_i_3 
       (.I0(\mem_addr_reg[31]_0 [0]),
        .I1(pbus_req[2]),
        .I2(\mem_addr_reg[31]_0 [2]),
        .I3(mem_instr_reg_rep_0),
        .I4(\mem_addr_reg[31]_0 [6]),
        .I5(pbus_req[1]),
        .O(\DATA_2[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \DONE[0]_i_1 
       (.I0(slaves_req[16]),
        .I1(slaves_req[15]),
        .I2(slaves_req[20]),
        .I3(\DONE[0]_i_2_n_0 ),
        .I4(slaves_req[19]),
        .I5(DONE),
        .O(\DONE_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF37FFFF)) 
    \DONE[0]_i_2 
       (.I0(\mem_addr_reg[31]_0 [0]),
        .I1(pbus_req[2]),
        .I2(\mem_addr_reg[31]_0 [1]),
        .I3(mem_instr_reg_rep_0),
        .I4(\mem_addr_reg[31]_0 [6]),
        .I5(pbus_req[1]),
        .O(\DONE[0]_i_2_n_0 ));
  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \KNN_RESET[0]_i_1 
       (.I0(slaves_req[16]),
        .I1(slaves_req[15]),
        .I2(slaves_req[20]),
        .I3(\DATA_2[31]_i_3_n_0 ),
        .I4(slaves_req[18]),
        .I5(KNN_RESET),
        .O(\KNN_RESET_reg[0] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \SEL[3]_i_1 
       (.I0(slaves_req[15]),
        .I1(slaves_req[20]),
        .I2(slaves_req[17]),
        .I3(slaves_req[19]),
        .I4(slaves_req[18]),
        .O(\mem_addr_reg[29]_1 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \TIMER_ENABLE[0]_i_1 
       (.I0(slaves_req[11]),
        .I1(\timer/p_3_in ),
        .I2(slaves_req[13]),
        .I3(slaves_req[14]),
        .I4(slaves_req[12]),
        .I5(TIMER_ENABLE),
        .O(\TIMER_ENABLE_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \TIMER_RESET[0]_i_1 
       (.I0(slaves_req[11]),
        .I1(\timer/p_3_in ),
        .I2(slaves_req[13]),
        .I3(slaves_req[12]),
        .I4(slaves_req[14]),
        .I5(TIMER_RESET),
        .O(\TIMER_RESET_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \TIMER_SAMPLE[0]_i_1 
       (.I0(slaves_req[11]),
        .I1(\timer/p_3_in ),
        .I2(slaves_req[12]),
        .I3(slaves_req[14]),
        .I4(slaves_req[13]),
        .I5(\TIMER_SAMPLE_reg[0]_0 ),
        .O(\TIMER_SAMPLE_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \TIMER_SAMPLE[0]_i_3 
       (.I0(pbus_req[3]),
        .I1(\mem_wstrb_reg[0]_0 ),
        .I2(mem_instr_reg_rep_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(pbus_req[1]),
        .I5(pbus_req[2]),
        .O(\timer/p_3_in ));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT6 #(
    .INIT(64'h8BBB8BBB8BBB8B88)) 
    \alu_out_q[0]_i_1 
       (.I0(\alu_out_q_reg[3]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[0]_i_2_n_0 ),
        .I3(\alu_out_q[31]_i_5_n_0 ),
        .I4(\alu_out_q[0]_i_3_n_0 ),
        .I5(\alu_out_q[0]_i_4_n_0 ),
        .O(\alu_out_q[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB88BBBBB888B888B)) 
    \alu_out_q[0]_i_2 
       (.I0(decoder_trigger_i_5_n_0),
        .I1(is_compare),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .I4(\alu_out_q[22]_i_5_n_0 ),
        .I5(\alu_out_q[0]_i_5_n_0 ),
        .O(\alu_out_q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0540004005450545)) 
    \alu_out_q[0]_i_3 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[0]_i_6_n_0 ),
        .I2(\alu_out_q[0]_i_7_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[1]_i_6_n_0 ),
        .I5(\alu_out_q[0]_i_8_n_0 ),
        .O(\alu_out_q[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \alu_out_q[0]_i_4 
       (.I0(instr_andi),
        .I1(instr_and),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hEEEF)) 
    \alu_out_q[0]_i_5 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .O(\alu_out_q[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_out_q[0]_i_6 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .O(\alu_out_q[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[0]_i_7 
       (.I0(instr_slli),
        .I1(instr_sll),
        .O(\alu_out_q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF888BBB8B)) 
    \alu_out_q[0]_i_8 
       (.I0(\alu_out_q[2]_i_8_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[0]_i_9_n_0 ),
        .I3(\reg_op2_reg_n_0_[2] ),
        .I4(\alu_out_q[4]_i_8_n_0 ),
        .I5(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[0]_i_9 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[0] ),
        .O(\alu_out_q[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[10]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[10]_i_2_n_0 ),
        .I3(\alu_out_q[10]_i_3_n_0 ),
        .I4(\alu_out_q[10]_i_4_n_0 ),
        .O(\alu_out_q[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[10]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[10] ),
        .I4(\reg_op2_reg_n_0_[10] ),
        .I5(is_compare),
        .O(\alu_out_q[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFFFEFEE)) 
    \alu_out_q[10]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[11]_i_10_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[10]_i_5_n_0 ),
        .I5(\alu_out_q[10]_i_6_n_0 ),
        .O(\alu_out_q[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[10]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[10] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h33FF00CCB8B8B8B8)) 
    \alu_out_q[10]_i_5 
       (.I0(\alu_out_q[14]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[10]_i_7_n_0 ),
        .I3(\alu_out_q[16]_i_7_n_0 ),
        .I4(\alu_out_q[12]_i_8_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFAAEAEAEAAA)) 
    \alu_out_q[10]_i_6 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[10]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[11]_i_13_n_0 ),
        .O(\alu_out_q[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[10]_i_7 
       (.I0(\alu_out_q[30]_i_10_n_0 ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[26] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[10]_i_8 
       (.I0(\alu_out_q[10]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[12]_i_9_n_0 ),
        .O(\alu_out_q[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[10]_i_9 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[7] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[11]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[11]_i_3_n_0 ),
        .I3(\alu_out_q[11]_i_4_n_0 ),
        .I4(\alu_out_q[11]_i_5_n_0 ),
        .O(\alu_out_q[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC008B8B8B8B)) 
    \alu_out_q[11]_i_10 
       (.I0(\alu_out_q[15]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[11]_i_12_n_0 ),
        .I3(\alu_out_q[17]_i_7_n_0 ),
        .I4(\alu_out_q[13]_i_7_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEAAFEAAAAAAFE)) 
    \alu_out_q[11]_i_11 
       (.I0(pcpi_mul_n_84),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\alu_out_q[12]_i_7_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(\alu_out_q[11]_i_13_n_0 ),
        .O(\alu_out_q[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[11]_i_12 
       (.I0(\alu_out_q[30]_i_10_n_0 ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[11] ),
        .O(\alu_out_q[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \alu_out_q[11]_i_13 
       (.I0(\alu_out_q[11]_i_14_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[13]_i_9_n_0 ),
        .O(\alu_out_q[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \alu_out_q[11]_i_14 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[11]_i_3 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[11] ),
        .I4(\reg_op2_reg_n_0_[11] ),
        .I5(is_compare),
        .O(\alu_out_q[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEFFEF)) 
    \alu_out_q[11]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[12]_i_6_n_0 ),
        .I4(\alu_out_q[11]_i_10_n_0 ),
        .I5(\alu_out_q[11]_i_11_n_0 ),
        .O(\alu_out_q[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[11]_i_5 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[11] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_6 
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[11] ),
        .O(\alu_out_q[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_7 
       (.I0(\reg_op2_reg_n_0_[10] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[10] ),
        .O(\alu_out_q[11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_8 
       (.I0(\reg_op2_reg_n_0_[9] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[9] ),
        .O(\alu_out_q[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[11]_i_9 
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[12]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[12]_i_2_n_0 ),
        .I3(\alu_out_q[12]_i_3_n_0 ),
        .I4(\alu_out_q[12]_i_4_n_0 ),
        .O(\alu_out_q[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[12]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[12] ),
        .I4(\reg_op2_reg_n_0_[12] ),
        .I5(is_compare),
        .O(\alu_out_q[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAA8A8AAA8)) 
    \alu_out_q[12]_i_3 
       (.I0(\alu_out_q[12]_i_5_n_0 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[13]_i_5_n_0 ),
        .I5(\alu_out_q[12]_i_6_n_0 ),
        .O(\alu_out_q[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[12]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4540454045405555)) 
    \alu_out_q[12]_i_5 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[12]_i_7_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[13]_i_8_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7474747433FF00CC)) 
    \alu_out_q[12]_i_6 
       (.I0(\alu_out_q[18]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[14]_i_7_n_0 ),
        .I3(\alu_out_q[16]_i_7_n_0 ),
        .I4(\alu_out_q[12]_i_8_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[12]_i_7 
       (.I0(\alu_out_q[12]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[14]_i_9_n_0 ),
        .O(\alu_out_q[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[12]_i_8 
       (.I0(\alu_out_q[30]_i_10_n_0 ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \alu_out_q[12]_i_9 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\reg_op1_reg_n_0_[9] ),
        .I5(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[13]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[13]_i_2_n_0 ),
        .I3(\alu_out_q[13]_i_3_n_0 ),
        .I4(\alu_out_q[13]_i_4_n_0 ),
        .O(\alu_out_q[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[13]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[13] ),
        .I4(\reg_op2_reg_n_0_[13] ),
        .I5(is_compare),
        .O(\alu_out_q[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEFEEEF)) 
    \alu_out_q[13]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[13]_i_5_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[14]_i_5_n_0 ),
        .I5(\alu_out_q[13]_i_6_n_0 ),
        .O(\alu_out_q[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[13]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \alu_out_q[13]_i_5 
       (.I0(\alu_out_q[19]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[15]_i_12_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[17]_i_7_n_0 ),
        .I5(\alu_out_q[13]_i_7_n_0 ),
        .O(\alu_out_q[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAEFEFEFAA)) 
    \alu_out_q[13]_i_6 
       (.I0(pcpi_mul_n_84),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[14]_i_8_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[13]_i_8_n_0 ),
        .O(\alu_out_q[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h331133110F000FFF)) 
    \alu_out_q[13]_i_7 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\alu_out_q[30]_i_10_n_0 ),
        .I2(\reg_op1_reg_n_0_[29] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[13] ),
        .I5(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[13]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[13]_i_8 
       (.I0(\alu_out_q[13]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[15]_i_14_n_0 ),
        .O(\alu_out_q[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \alu_out_q[13]_i_9 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op1_reg_n_0_[2] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\reg_op1_reg_n_0_[10] ),
        .I5(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[14]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[14]_i_2_n_0 ),
        .I3(\alu_out_q[14]_i_3_n_0 ),
        .I4(\alu_out_q[14]_i_4_n_0 ),
        .O(\alu_out_q[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[14]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[14] ),
        .I4(\reg_op2_reg_n_0_[14] ),
        .I5(is_compare),
        .O(\alu_out_q[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFFFEFEE)) 
    \alu_out_q[14]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[15]_i_10_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[14]_i_5_n_0 ),
        .I5(\alu_out_q[14]_i_6_n_0 ),
        .O(\alu_out_q[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[14]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00CC33FF74747474)) 
    \alu_out_q[14]_i_5 
       (.I0(\alu_out_q[18]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[14]_i_7_n_0 ),
        .I3(\alu_out_q[20]_i_7_n_0 ),
        .I4(\alu_out_q[16]_i_7_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABFAAAA)) 
    \alu_out_q[14]_i_6 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[14]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[15]_i_13_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[14]_i_7 
       (.I0(\alu_out_q[30]_i_10_n_0 ),
        .I1(\reg_op1_reg_n_0_[22] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[14]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \alu_out_q[14]_i_8 
       (.I0(\alu_out_q[16]_i_9_n_0 ),
        .I1(\alu_out_q[14]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \alu_out_q[14]_i_9 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op1_reg_n_0_[3] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\reg_op1_reg_n_0_[11] ),
        .I5(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[15]_i_1 
       (.I0(\alu_out_q_reg[15]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[15]_i_3_n_0 ),
        .I3(\alu_out_q[15]_i_4_n_0 ),
        .I4(\alu_out_q[15]_i_5_n_0 ),
        .O(\alu_out_q[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[15]_i_10 
       (.I0(\alu_out_q[19]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[15]_i_12_n_0 ),
        .I3(\alu_out_q[21]_i_7_n_0 ),
        .I4(\alu_out_q[17]_i_7_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABFAAAA)) 
    \alu_out_q[15]_i_11 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[15]_i_13_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[16]_i_8_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h303F1010303F1F1F)) 
    \alu_out_q[15]_i_12 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\alu_out_q[30]_i_10_n_0 ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[31] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[15] ),
        .O(\alu_out_q[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[15]_i_13 
       (.I0(\alu_out_q[15]_i_14_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[17]_i_9_n_0 ),
        .O(\alu_out_q[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0B08FFFF0B080000)) 
    \alu_out_q[15]_i_14 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[15]_i_15_n_0 ),
        .O(\alu_out_q[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2230)) 
    \alu_out_q[15]_i_15 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op2_reg_n_0_[4] ),
        .I2(\reg_op1_reg_n_0_[12] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[15]_i_3 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[15] ),
        .I4(\reg_op2_reg_n_0_[15] ),
        .I5(is_compare),
        .O(\alu_out_q[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[15]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[15]_i_10_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[16]_i_5_n_0 ),
        .I5(\alu_out_q[15]_i_11_n_0 ),
        .O(\alu_out_q[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[15]_i_5 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[15] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_6 
       (.I0(\reg_op2_reg_n_0_[15] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[15] ),
        .O(\alu_out_q[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_7 
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[14] ),
        .O(\alu_out_q[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_8 
       (.I0(\reg_op2_reg_n_0_[13] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[13] ),
        .O(\alu_out_q[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[15]_i_9 
       (.I0(\reg_op2_reg_n_0_[12] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[12] ),
        .O(\alu_out_q[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[16]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[16]_i_2_n_0 ),
        .I3(\alu_out_q[16]_i_3_n_0 ),
        .I4(\alu_out_q[16]_i_4_n_0 ),
        .O(\alu_out_q[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[16]_i_10 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[13] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[16]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[16] ),
        .I4(\reg_op2_reg_n_0_[16] ),
        .I5(is_compare),
        .O(\alu_out_q[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[16]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[16]_i_5_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[17]_i_5_n_0 ),
        .I5(\alu_out_q[16]_i_6_n_0 ),
        .O(\alu_out_q[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[16]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[16] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[16]_i_5 
       (.I0(\alu_out_q[22]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[18]_i_7_n_0 ),
        .I3(\alu_out_q[20]_i_7_n_0 ),
        .I4(\alu_out_q[16]_i_7_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0E0E00EE)) 
    \alu_out_q[16]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[16]_i_8_n_0 ),
        .I3(\alu_out_q[17]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(pcpi_mul_n_84),
        .O(\alu_out_q[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[16]_i_7 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[16] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[30]_i_10_n_0 ),
        .O(\alu_out_q[16]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[16]_i_8 
       (.I0(\alu_out_q[16]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[18]_i_9_n_0 ),
        .O(\alu_out_q[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[16]_i_9 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[9] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[16]_i_10_n_0 ),
        .O(\alu_out_q[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[17]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[17]_i_2_n_0 ),
        .I3(\alu_out_q[17]_i_3_n_0 ),
        .I4(\alu_out_q[17]_i_4_n_0 ),
        .O(\alu_out_q[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[17]_i_10 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[14] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[17]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[17] ),
        .I4(\reg_op2_reg_n_0_[17] ),
        .I5(is_compare),
        .O(\alu_out_q[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[17]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[17]_i_5_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[18]_i_5_n_0 ),
        .I5(\alu_out_q[17]_i_6_n_0 ),
        .O(\alu_out_q[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[17]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[17] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[17]_i_5 
       (.I0(\alu_out_q[22]_i_16_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[19]_i_12_n_0 ),
        .I3(\alu_out_q[21]_i_7_n_0 ),
        .I4(\alu_out_q[17]_i_7_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAEFEFEFAA)) 
    \alu_out_q[17]_i_6 
       (.I0(pcpi_mul_n_84),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[18]_i_8_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[17]_i_8_n_0 ),
        .O(\alu_out_q[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[17]_i_7 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[17] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[30]_i_10_n_0 ),
        .O(\alu_out_q[17]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[17]_i_8 
       (.I0(\alu_out_q[17]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[19]_i_14_n_0 ),
        .O(\alu_out_q[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[17]_i_9 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[10] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[17]_i_10_n_0 ),
        .O(\alu_out_q[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[18]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[18]_i_2_n_0 ),
        .I3(\alu_out_q[18]_i_3_n_0 ),
        .I4(\alu_out_q[18]_i_4_n_0 ),
        .O(\alu_out_q[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_out_q[18]_i_10 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[15] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[18]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[18] ),
        .I4(\reg_op2_reg_n_0_[18] ),
        .I5(is_compare),
        .O(\alu_out_q[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[18]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[18]_i_5_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[19]_i_10_n_0 ),
        .I5(\alu_out_q[18]_i_6_n_0 ),
        .O(\alu_out_q[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[18]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[18]_i_5 
       (.I0(\alu_out_q[22]_i_10_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[20]_i_7_n_0 ),
        .I3(\alu_out_q[22]_i_12_n_0 ),
        .I4(\alu_out_q[18]_i_7_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAEFEFEFAA)) 
    \alu_out_q[18]_i_6 
       (.I0(pcpi_mul_n_84),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[19]_i_13_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[18]_i_8_n_0 ),
        .O(\alu_out_q[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[18]_i_7 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[18] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[30]_i_10_n_0 ),
        .O(\alu_out_q[18]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[18]_i_8 
       (.I0(\alu_out_q[18]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[20]_i_9_n_0 ),
        .O(\alu_out_q[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[18]_i_9 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[11] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[18]_i_10_n_0 ),
        .O(\alu_out_q[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[19]_i_1 
       (.I0(\alu_out_q_reg[19]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[19]_i_3_n_0 ),
        .I3(\alu_out_q[19]_i_4_n_0 ),
        .I4(\alu_out_q[19]_i_5_n_0 ),
        .O(\alu_out_q[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[19]_i_10 
       (.I0(\alu_out_q[22]_i_14_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[21]_i_7_n_0 ),
        .I3(\alu_out_q[22]_i_16_n_0 ),
        .I4(\alu_out_q[19]_i_12_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAFEFEFEAAFE)) 
    \alu_out_q[19]_i_11 
       (.I0(pcpi_mul_n_84),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\alu_out_q[20]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(\alu_out_q[19]_i_13_n_0 ),
        .O(\alu_out_q[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[19]_i_12 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[19] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[30]_i_10_n_0 ),
        .O(\alu_out_q[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[19]_i_13 
       (.I0(\alu_out_q[19]_i_14_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[21]_i_9_n_0 ),
        .O(\alu_out_q[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2230FFFF22300000)) 
    \alu_out_q[19]_i_14 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op2_reg_n_0_[4] ),
        .I2(\reg_op1_reg_n_0_[12] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[23]_i_12_n_0 ),
        .O(\alu_out_q[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[19]_i_3 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[19] ),
        .I4(\reg_op2_reg_n_0_[19] ),
        .I5(is_compare),
        .O(\alu_out_q[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[19]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[19]_i_10_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[20]_i_5_n_0 ),
        .I5(\alu_out_q[19]_i_11_n_0 ),
        .O(\alu_out_q[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[19]_i_5 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[19] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_6 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[19] ),
        .O(\alu_out_q[19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_7 
       (.I0(\reg_op2_reg_n_0_[18] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[19]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_8 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[17] ),
        .O(\alu_out_q[19]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[19]_i_9 
       (.I0(\reg_op2_reg_n_0_[16] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[1]_i_1 
       (.I0(\alu_out_q_reg[3]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[1]_i_2_n_0 ),
        .I3(\alu_out_q[1]_i_3_n_0 ),
        .I4(\alu_out_q[1]_i_4_n_0 ),
        .O(\alu_out_q[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[1]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(is_compare),
        .O(\alu_out_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8A8AAAAAAA8)) 
    \alu_out_q[1]_i_3 
       (.I0(\alu_out_q[1]_i_5_n_0 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[1]_i_6_n_0 ),
        .I5(\alu_out_q[2]_i_6_n_0 ),
        .O(\alu_out_q[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[1]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4540454045405555)) 
    \alu_out_q[1]_i_5 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[0]_i_6_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[2]_i_7_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB833B8FFB800B8CC)) 
    \alu_out_q[1]_i_6 
       (.I0(\alu_out_q[7]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[3]_i_12_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[5]_i_7_n_0 ),
        .I5(\alu_out_q[1]_i_7_n_0 ),
        .O(\alu_out_q[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[1]_i_7 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[17] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[1] ),
        .O(\alu_out_q[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[20]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[20]_i_2_n_0 ),
        .I3(\alu_out_q[20]_i_3_n_0 ),
        .I4(\alu_out_q[20]_i_4_n_0 ),
        .O(\alu_out_q[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[20]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[20] ),
        .I4(\reg_op2_reg_n_0_[20] ),
        .I5(is_compare),
        .O(\alu_out_q[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[20]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[20]_i_5_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[21]_i_5_n_0 ),
        .I5(\alu_out_q[20]_i_6_n_0 ),
        .O(\alu_out_q[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[20]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[20] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[20]_i_5 
       (.I0(\alu_out_q[22]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[22]_i_12_n_0 ),
        .I3(\alu_out_q[22]_i_10_n_0 ),
        .I4(\alu_out_q[20]_i_7_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABFAAAA)) 
    \alu_out_q[20]_i_6 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[20]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[21]_i_8_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000F4F7)) 
    \alu_out_q[20]_i_7 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .I4(\alu_out_q[30]_i_10_n_0 ),
        .O(\alu_out_q[20]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[20]_i_8 
       (.I0(\alu_out_q[20]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[22]_i_18_n_0 ),
        .O(\alu_out_q[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[20]_i_9 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[13] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[24]_i_8_n_0 ),
        .O(\alu_out_q[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[21]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[21]_i_2_n_0 ),
        .I3(\alu_out_q[21]_i_3_n_0 ),
        .I4(\alu_out_q[21]_i_4_n_0 ),
        .O(\alu_out_q[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[21]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[21] ),
        .I4(\reg_op2_reg_n_0_[21] ),
        .I5(is_compare),
        .O(\alu_out_q[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[21]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[21]_i_5_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[22]_i_6_n_0 ),
        .I5(\alu_out_q[21]_i_6_n_0 ),
        .O(\alu_out_q[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[21]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[21] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[21]_i_5 
       (.I0(\alu_out_q[22]_i_15_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[22]_i_16_n_0 ),
        .I3(\alu_out_q[22]_i_14_n_0 ),
        .I4(\alu_out_q[21]_i_7_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBABFBABFBABFAAAA)) 
    \alu_out_q[21]_i_6 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[21]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[22]_i_17_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF47)) 
    \alu_out_q[21]_i_7 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[21] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\alu_out_q[30]_i_10_n_0 ),
        .O(\alu_out_q[21]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[21]_i_8 
       (.I0(\alu_out_q[23]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[27]_i_13_n_0 ),
        .I3(\alu_out_q[21]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[21]_i_9 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[14] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[25]_i_8_n_0 ),
        .O(\alu_out_q[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[22]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[22]_i_2_n_0 ),
        .I3(\alu_out_q[22]_i_3_n_0 ),
        .I4(\alu_out_q[22]_i_4_n_0 ),
        .O(\alu_out_q[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[22]_i_10 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[24] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[22]_i_11 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[22]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h33033311)) 
    \alu_out_q[22]_i_12 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\alu_out_q[30]_i_10_n_0 ),
        .I2(\reg_op1_reg_n_0_[30] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[22]_i_13 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[22]_i_14 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[25] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[22]_i_15 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[27] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFF1B)) 
    \alu_out_q[22]_i_16 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[22]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[22]_i_17 
       (.I0(\alu_out_q[24]_i_8_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[28]_i_8_n_0 ),
        .I3(\alu_out_q[22]_i_18_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \alu_out_q[22]_i_18 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[15] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[26]_i_8_n_0 ),
        .O(\alu_out_q[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[22]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[22] ),
        .I4(\reg_op2_reg_n_0_[22] ),
        .I5(is_compare),
        .O(\alu_out_q[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEFFFEF)) 
    \alu_out_q[22]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[22]_i_6_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[22]_i_7_n_0 ),
        .I5(\alu_out_q[22]_i_8_n_0 ),
        .O(\alu_out_q[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[22]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[22] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[22]_i_5 
       (.I0(instr_xor),
        .I1(instr_xori),
        .O(\alu_out_q[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[22]_i_6 
       (.I0(\alu_out_q[22]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[22]_i_10_n_0 ),
        .I3(\alu_out_q[22]_i_11_n_0 ),
        .I4(\alu_out_q[22]_i_12_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[22]_i_7 
       (.I0(\alu_out_q[22]_i_13_n_0 ),
        .I1(\alu_out_q[22]_i_14_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[22]_i_15_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[22]_i_16_n_0 ),
        .O(\alu_out_q[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAFEAAAAAAFEFEFE)) 
    \alu_out_q[22]_i_8 
       (.I0(pcpi_mul_n_84),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[22]_i_17_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(\alu_out_q[23]_i_11_n_0 ),
        .O(\alu_out_q[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0F1B0F1B0F1BFFBB)) 
    \alu_out_q[22]_i_9 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[28] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(instr_srai),
        .I5(instr_sra),
        .O(\alu_out_q[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[23]_i_1 
       (.I0(\alu_out_q_reg[23]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[23]_i_3_n_0 ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[23]_i_4_n_0 ),
        .O(\alu_out_q[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[23]_i_10 
       (.I0(\alu_out_q[22]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[24]_i_7_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[23]_i_11 
       (.I0(\alu_out_q[23]_i_12_n_0 ),
        .I1(\alu_out_q[27]_i_13_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[25]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[29]_i_9_n_0 ),
        .O(\alu_out_q[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[23]_i_12 
       (.I0(\reg_op1_reg_n_0_[8] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[16] ),
        .O(\alu_out_q[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[23]_i_3 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_0_[23] ),
        .I5(\reg_op2_reg_n_0_[23] ),
        .O(\alu_out_q[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[23]_i_4 
       (.I0(\alu_out_q[23]_i_9_n_0 ),
        .I1(\alu_out_q[23]_i_10_n_0 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_0_[23] ),
        .I4(\reg_op1_reg_n_0_[23] ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(\alu_out_q[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_5 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[23] ),
        .O(\alu_out_q[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_6 
       (.I0(\reg_op2_reg_n_0_[22] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_7 
       (.I0(\reg_op2_reg_n_0_[21] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[21] ),
        .O(\alu_out_q[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[23]_i_8 
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h47474700)) 
    \alu_out_q[23]_i_9 
       (.I0(\alu_out_q[23]_i_11_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[24]_i_6_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[24]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[24]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[24]_i_3_n_0 ),
        .O(\alu_out_q[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[24]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_0_[24] ),
        .I5(\reg_op2_reg_n_0_[24] ),
        .O(\alu_out_q[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[24]_i_3 
       (.I0(\alu_out_q[24]_i_4_n_0 ),
        .I1(\alu_out_q[24]_i_5_n_0 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_0_[24] ),
        .I4(\reg_op1_reg_n_0_[24] ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(\alu_out_q[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h1D1D1D00)) 
    \alu_out_q[24]_i_4 
       (.I0(\alu_out_q[25]_i_6_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[24]_i_6_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[24]_i_5 
       (.I0(\alu_out_q[24]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[25]_i_7_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[24]_i_6 
       (.I0(\alu_out_q[24]_i_8_n_0 ),
        .I1(\alu_out_q[28]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[26]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[30]_i_9_n_0 ),
        .O(\alu_out_q[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3F30AFAF3F30A0A0)) 
    \alu_out_q[24]_i_7 
       (.I0(\alu_out_q[22]_i_11_n_0 ),
        .I1(\alu_out_q[28]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[22]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[22]_i_10_n_0 ),
        .O(\alu_out_q[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[24]_i_8 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[17] ),
        .O(\alu_out_q[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[25]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[25]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[25]_i_3_n_0 ),
        .O(\alu_out_q[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[25]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_0_[25] ),
        .I5(\reg_op2_reg_n_0_[25] ),
        .O(\alu_out_q[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[25]_i_3 
       (.I0(\alu_out_q[25]_i_4_n_0 ),
        .I1(\alu_out_q[25]_i_5_n_0 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_0_[25] ),
        .I4(\reg_op1_reg_n_0_[25] ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(\alu_out_q[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000EEE0E)) 
    \alu_out_q[25]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[26]_i_6_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[25]_i_6_n_0 ),
        .O(\alu_out_q[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[25]_i_5 
       (.I0(\alu_out_q[25]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[26]_i_7_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[25]_i_6 
       (.I0(\alu_out_q[25]_i_8_n_0 ),
        .I1(\alu_out_q[29]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[27]_i_13_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[31]_i_22_n_0 ),
        .O(\alu_out_q[25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \alu_out_q[25]_i_7 
       (.I0(\alu_out_q[22]_i_13_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[22]_i_14_n_0 ),
        .I3(\alu_out_q[27]_i_14_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[25]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[25]_i_8 
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[2] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[26]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[26]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[26]_i_3_n_0 ),
        .O(\alu_out_q[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[26]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_0_[26] ),
        .I5(\reg_op2_reg_n_0_[26] ),
        .O(\alu_out_q[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[26]_i_3 
       (.I0(\alu_out_q[26]_i_4_n_0 ),
        .I1(\alu_out_q[26]_i_5_n_0 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_0_[26] ),
        .I4(\reg_op1_reg_n_0_[26] ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(\alu_out_q[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[26]_i_4 
       (.I0(\alu_out_q[26]_i_6_n_0 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[27]_i_11_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF1D)) 
    \alu_out_q[26]_i_5 
       (.I0(\alu_out_q[26]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[27]_i_12_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[26]_i_6 
       (.I0(\alu_out_q[26]_i_8_n_0 ),
        .I1(\alu_out_q[30]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[28]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[31]_i_18_n_0 ),
        .O(\alu_out_q[26]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF003A3A)) 
    \alu_out_q[26]_i_7 
       (.I0(\alu_out_q[22]_i_11_n_0 ),
        .I1(\alu_out_q[28]_i_9_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\alu_out_q[26]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[26]_i_8 
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[3] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[19] ),
        .O(\alu_out_q[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C8C8CDCDC8CD)) 
    \alu_out_q[26]_i_9 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\alu_out_q[31]_i_15_n_0 ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\alu_out_q[30]_i_10_n_0 ),
        .O(\alu_out_q[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[27]_i_1 
       (.I0(\alu_out_q_reg[27]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[27]_i_3_n_0 ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[27]_i_4_n_0 ),
        .O(\alu_out_q[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[27]_i_10 
       (.I0(\alu_out_q[28]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[27]_i_12_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[27]_i_11 
       (.I0(\alu_out_q[27]_i_13_n_0 ),
        .I1(\alu_out_q[31]_i_22_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[29]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[31]_i_24_n_0 ),
        .O(\alu_out_q[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[27]_i_12 
       (.I0(\alu_out_q[29]_i_8_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[27]_i_14_n_0 ),
        .O(\alu_out_q[27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[27]_i_13 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[4] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[20] ),
        .O(\alu_out_q[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00FF01EFFFFFCDEF)) 
    \alu_out_q[27]_i_14 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[27] ),
        .I3(\reg_op1_reg_n_0_[31] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\alu_out_q[27]_i_15_n_0 ),
        .O(\alu_out_q[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[27]_i_15 
       (.I0(instr_srai),
        .I1(instr_sra),
        .O(\alu_out_q[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[27]_i_3 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_0_[27] ),
        .I5(\reg_op2_reg_n_0_[27] ),
        .O(\alu_out_q[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[27]_i_4 
       (.I0(\alu_out_q[27]_i_9_n_0 ),
        .I1(\alu_out_q[27]_i_10_n_0 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_0_[27] ),
        .I4(\reg_op1_reg_n_0_[27] ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(\alu_out_q[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_5 
       (.I0(\reg_op2_reg_n_0_[27] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[27] ),
        .O(\alu_out_q[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_6 
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_7 
       (.I0(\reg_op2_reg_n_0_[25] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[25] ),
        .O(\alu_out_q[27]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[27]_i_8 
       (.I0(\reg_op2_reg_n_0_[24] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[27]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[27]_i_9 
       (.I0(\alu_out_q[27]_i_11_n_0 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[28]_i_6_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[28]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[28]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[28]_i_3_n_0 ),
        .O(\alu_out_q[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[28]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_0_[28] ),
        .I5(\reg_op2_reg_n_0_[28] ),
        .O(\alu_out_q[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[28]_i_3 
       (.I0(\alu_out_q[28]_i_4_n_0 ),
        .I1(\alu_out_q[28]_i_5_n_0 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_0_[28] ),
        .I4(\reg_op1_reg_n_0_[28] ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(\alu_out_q[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FC5454)) 
    \alu_out_q[28]_i_4 
       (.I0(\alu_out_q[29]_i_7_n_0 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[28]_i_6_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \alu_out_q[28]_i_5 
       (.I0(\alu_out_q[29]_i_6_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[28]_i_7_n_0 ),
        .I3(instr_slli),
        .I4(instr_sll),
        .O(\alu_out_q[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[28]_i_6 
       (.I0(\alu_out_q[28]_i_8_n_0 ),
        .I1(\alu_out_q[31]_i_18_n_0 ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\alu_out_q[30]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\alu_out_q[31]_i_20_n_0 ),
        .O(\alu_out_q[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hC0CFCACA)) 
    \alu_out_q[28]_i_7 
       (.I0(\alu_out_q[22]_i_9_n_0 ),
        .I1(\alu_out_q[31]_i_15_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\alu_out_q[28]_i_9_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[28]_i_8 
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[5] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[21] ),
        .O(\alu_out_q[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hCCC0CCC0DDD58880)) 
    \alu_out_q[28]_i_9 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(instr_srai),
        .I3(instr_sra),
        .I4(\reg_op1_reg_n_0_[30] ),
        .I5(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[29]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[29]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[29]_i_3_n_0 ),
        .O(\alu_out_q[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[29]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_0_[29] ),
        .I5(\reg_op2_reg_n_0_[29] ),
        .O(\alu_out_q[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[29]_i_3 
       (.I0(\alu_out_q[29]_i_4_n_0 ),
        .I1(\alu_out_q[29]_i_5_n_0 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_0_[29] ),
        .I4(\reg_op1_reg_n_0_[29] ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(\alu_out_q[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FA0A3A3A)) 
    \alu_out_q[29]_i_4 
       (.I0(\alu_out_q[29]_i_6_n_0 ),
        .I1(\alu_out_q[30]_i_7_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[31]_i_15_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[0]_i_7_n_0 ),
        .O(\alu_out_q[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hABABFF03)) 
    \alu_out_q[29]_i_5 
       (.I0(\alu_out_q[29]_i_7_n_0 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[30]_i_6_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[29]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[29]_i_6 
       (.I0(\alu_out_q[30]_i_8_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[29]_i_8_n_0 ),
        .O(\alu_out_q[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \alu_out_q[29]_i_7 
       (.I0(\alu_out_q[29]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[31]_i_24_n_0 ),
        .I3(\alu_out_q[31]_i_22_n_0 ),
        .I4(\alu_out_q[31]_i_23_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hC8C8C8C8CDCDC8CD)) 
    \alu_out_q[29]_i_8 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\alu_out_q[31]_i_15_n_0 ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[29] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\alu_out_q[30]_i_10_n_0 ),
        .O(\alu_out_q[29]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[29]_i_9 
       (.I0(\reg_op1_reg_n_0_[14] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[6] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[22] ),
        .O(\alu_out_q[29]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[2]_i_1 
       (.I0(\alu_out_q_reg[3]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[2]_i_2_n_0 ),
        .I3(\alu_out_q[2]_i_3_n_0 ),
        .I4(\alu_out_q[2]_i_4_n_0 ),
        .O(\alu_out_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[2]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[2] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(is_compare),
        .O(\alu_out_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AAAAAAA8AA)) 
    \alu_out_q[2]_i_3 
       (.I0(\alu_out_q[2]_i_5_n_0 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\alu_out_q[2]_i_6_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(\alu_out_q[3]_i_10_n_0 ),
        .O(\alu_out_q[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[2]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4545455501010155)) 
    \alu_out_q[2]_i_5 
       (.I0(pcpi_mul_n_84),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[3]_i_13_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[2]_i_7_n_0 ),
        .O(\alu_out_q[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \alu_out_q[2]_i_6 
       (.I0(\alu_out_q[8]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[4]_i_8_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[2]_i_8_n_0 ),
        .O(\alu_out_q[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \alu_out_q[2]_i_7 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .O(\alu_out_q[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h35)) 
    \alu_out_q[2]_i_8 
       (.I0(\alu_out_q[2]_i_9_n_0 ),
        .I1(\alu_out_q[6]_i_7_n_0 ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .O(\alu_out_q[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \alu_out_q[2]_i_9 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\reg_op1_reg_n_0_[10] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[18] ),
        .O(\alu_out_q[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[30]_i_1 
       (.I0(\alu_out_q_reg[31]_i_3_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[30]_i_2_n_0 ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[30]_i_3_n_0 ),
        .O(\alu_out_q[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \alu_out_q[30]_i_10 
       (.I0(instr_sra),
        .I1(instr_srai),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[31] ),
        .O(\alu_out_q[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[30]_i_2 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_0_[30] ),
        .I5(\reg_op2_reg_n_0_[30] ),
        .O(\alu_out_q[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[30]_i_3 
       (.I0(\alu_out_q[30]_i_4_n_0 ),
        .I1(\alu_out_q[30]_i_5_n_0 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_0_[30] ),
        .I4(\reg_op1_reg_n_0_[30] ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(\alu_out_q[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h545400FC)) 
    \alu_out_q[30]_i_4 
       (.I0(\alu_out_q[30]_i_6_n_0 ),
        .I1(instr_slli),
        .I2(instr_sll),
        .I3(\alu_out_q[31]_i_17_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .O(\alu_out_q[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF003F3A3A)) 
    \alu_out_q[30]_i_5 
       (.I0(\alu_out_q[30]_i_7_n_0 ),
        .I1(\alu_out_q[30]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[31]_i_15_n_0 ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[0]_i_7_n_0 ),
        .O(\alu_out_q[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \alu_out_q[30]_i_6 
       (.I0(\alu_out_q[31]_i_18_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[31]_i_19_n_0 ),
        .I3(\alu_out_q[30]_i_9_n_0 ),
        .I4(\alu_out_q[31]_i_20_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3732373237373732)) 
    \alu_out_q[30]_i_7 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\alu_out_q[31]_i_15_n_0 ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\alu_out_q[30]_i_10_n_0 ),
        .I4(\reg_op1_reg_n_0_[30] ),
        .I5(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000FEFFFFFFFF)) 
    \alu_out_q[30]_i_8 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[4] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(instr_srai),
        .I4(instr_sra),
        .I5(\reg_op1_reg_n_0_[31] ),
        .O(\alu_out_q[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_out_q[30]_i_9 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op1_reg_n_0_[7] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .I4(\reg_op1_reg_n_0_[23] ),
        .O(\alu_out_q[30]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \alu_out_q[31]_i_1 
       (.I0(is_compare),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .O(alu_out));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_10 
       (.I0(\reg_op2_reg_n_0_[28] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FE00)) 
    \alu_out_q[31]_i_11 
       (.I0(\alu_out_q[31]_i_14_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[31]_i_15_n_0 ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2E2FF)) 
    \alu_out_q[31]_i_12 
       (.I0(\alu_out_q[31]_i_16_n_0 ),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[31]_i_17_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .O(\alu_out_q[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \alu_out_q[31]_i_14 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op2_reg_n_0_[4] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[31]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h57)) 
    \alu_out_q[31]_i_15 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(instr_sra),
        .I2(instr_srai),
        .O(\alu_out_q[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \alu_out_q[31]_i_16 
       (.I0(\alu_out_q[31]_i_18_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[31]_i_19_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[31]_i_20_n_0 ),
        .I5(\alu_out_q[31]_i_21_n_0 ),
        .O(\alu_out_q[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB833B8CCB800)) 
    \alu_out_q[31]_i_17 
       (.I0(\alu_out_q[31]_i_22_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[31]_i_23_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[31]_i_24_n_0 ),
        .I5(\alu_out_q[31]_i_25_n_0 ),
        .O(\alu_out_q[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_18 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[25] ),
        .O(\alu_out_q[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_19 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[29] ),
        .O(\alu_out_q[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h888BBBBB88888888)) 
    \alu_out_q[31]_i_2 
       (.I0(\alu_out_q_reg[31]_i_3_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(is_compare),
        .I3(\alu_out_q[31]_i_4_n_0 ),
        .I4(\alu_out_q[31]_i_5_n_0 ),
        .I5(\alu_out_q[31]_i_6_n_0 ),
        .O(\alu_out_q[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_20 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op1_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[11] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[27] ),
        .O(\alu_out_q[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_21 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[31] ),
        .O(\alu_out_q[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_22 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[16] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[24] ),
        .O(\alu_out_q[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_23 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[28] ),
        .O(\alu_out_q[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_24 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[26] ),
        .O(\alu_out_q[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[31]_i_25 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(\reg_op1_reg_n_0_[22] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[30] ),
        .O(\alu_out_q[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hEEEF00010001FFFF)) 
    \alu_out_q[31]_i_4 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_ori),
        .I3(instr_or),
        .I4(\reg_op1_reg_n_0_[31] ),
        .I5(\reg_op2_reg_n_0_[31] ),
        .O(\alu_out_q[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \alu_out_q[31]_i_5 
       (.I0(instr_xori),
        .I1(instr_xor),
        .I2(instr_or),
        .I3(instr_ori),
        .I4(is_compare),
        .O(\alu_out_q[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040404)) 
    \alu_out_q[31]_i_6 
       (.I0(\alu_out_q[31]_i_11_n_0 ),
        .I1(\alu_out_q[31]_i_12_n_0 ),
        .I2(pcpi_mul_n_84),
        .I3(\reg_op2_reg_n_0_[31] ),
        .I4(\reg_op1_reg_n_0_[31] ),
        .I5(\alu_out_q[31]_i_5_n_0 ),
        .O(\alu_out_q[31]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_7 
       (.I0(instr_sub),
        .I1(\reg_op2_reg_n_0_[31] ),
        .I2(\reg_op1_reg_n_0_[31] ),
        .O(\alu_out_q[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_8 
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[30] ),
        .O(\alu_out_q[31]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[31]_i_9 
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[29] ),
        .O(\alu_out_q[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[3]_i_1 
       (.I0(\alu_out_q_reg[3]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[3]_i_3_n_0 ),
        .I3(\alu_out_q[3]_i_4_n_0 ),
        .I4(\alu_out_q[3]_i_5_n_0 ),
        .O(\alu_out_q[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h33FF00CC47474747)) 
    \alu_out_q[3]_i_10 
       (.I0(\alu_out_q[7]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[3]_i_12_n_0 ),
        .I3(\alu_out_q[9]_i_7_n_0 ),
        .I4(\alu_out_q[5]_i_7_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAAAEAEAEAA)) 
    \alu_out_q[3]_i_11 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[4]_i_7_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[3]_i_13_n_0 ),
        .O(\alu_out_q[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[3]_i_12 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[19] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[3] ),
        .O(\alu_out_q[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \alu_out_q[3]_i_13 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[3]_i_3 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[3] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .I5(is_compare),
        .O(\alu_out_q[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \alu_out_q[3]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[4]_i_6_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[3]_i_10_n_0 ),
        .I5(\alu_out_q[3]_i_11_n_0 ),
        .O(\alu_out_q[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[3]_i_5 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[3]_i_6 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[3] ),
        .O(\alu_out_q[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[3]_i_7 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[2] ),
        .O(\alu_out_q[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[3]_i_8 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[1] ),
        .O(\alu_out_q[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[4]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[4]_i_2_n_0 ),
        .I3(\alu_out_q[4]_i_3_n_0 ),
        .I4(\alu_out_q[4]_i_4_n_0 ),
        .O(\alu_out_q[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEBEBEBEBABABABAA)) 
    \alu_out_q[4]_i_2 
       (.I0(is_compare),
        .I1(\reg_op2_reg_n_0_[4] ),
        .I2(\reg_op1_reg_n_0_[4] ),
        .I3(instr_or),
        .I4(instr_ori),
        .I5(\alu_out_q[22]_i_5_n_0 ),
        .O(\alu_out_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8AAAAAAA8AA)) 
    \alu_out_q[4]_i_3 
       (.I0(\alu_out_q[4]_i_5_n_0 ),
        .I1(instr_sll),
        .I2(instr_slli),
        .I3(\alu_out_q[4]_i_6_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(\alu_out_q[5]_i_5_n_0 ),
        .O(\alu_out_q[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[4]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[4] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0101015545454555)) 
    \alu_out_q[4]_i_5 
       (.I0(pcpi_mul_n_84),
        .I1(\reg_op2_reg_n_0_[0] ),
        .I2(\alu_out_q[5]_i_8_n_0 ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[4]_i_7_n_0 ),
        .O(\alu_out_q[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700CC33FF)) 
    \alu_out_q[4]_i_6 
       (.I0(\alu_out_q[10]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[6]_i_7_n_0 ),
        .I3(\alu_out_q[8]_i_7_n_0 ),
        .I4(\alu_out_q[4]_i_8_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \alu_out_q[4]_i_7 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \alu_out_q[4]_i_8 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .I4(\reg_op1_reg_n_0_[4] ),
        .I5(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[5]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[5]_i_2_n_0 ),
        .I3(\alu_out_q[5]_i_3_n_0 ),
        .I4(\alu_out_q[5]_i_4_n_0 ),
        .O(\alu_out_q[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[5]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[5] ),
        .I4(\reg_op2_reg_n_0_[5] ),
        .I5(is_compare),
        .O(\alu_out_q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \alu_out_q[5]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[6]_i_5_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[5]_i_5_n_0 ),
        .I5(\alu_out_q[5]_i_6_n_0 ),
        .O(\alu_out_q[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[5]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[5] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4747474733FF00CC)) 
    \alu_out_q[5]_i_5 
       (.I0(\alu_out_q[11]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[7]_i_12_n_0 ),
        .I3(\alu_out_q[9]_i_7_n_0 ),
        .I4(\alu_out_q[5]_i_7_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFAAEAEAEAAA)) 
    \alu_out_q[5]_i_6 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[5]_i_8_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[6]_i_8_n_0 ),
        .O(\alu_out_q[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \alu_out_q[5]_i_7 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[5] ),
        .O(\alu_out_q[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \alu_out_q[5]_i_8 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[7]_i_14_n_0 ),
        .O(\alu_out_q[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[6]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_5 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[6]_i_2_n_0 ),
        .I3(\alu_out_q[6]_i_3_n_0 ),
        .I4(\alu_out_q[6]_i_4_n_0 ),
        .O(\alu_out_q[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[6]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[6] ),
        .I4(\reg_op2_reg_n_0_[6] ),
        .I5(is_compare),
        .O(\alu_out_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EFEEEFFF)) 
    \alu_out_q[6]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[7]_i_10_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[6]_i_5_n_0 ),
        .I5(\alu_out_q[6]_i_6_n_0 ),
        .O(\alu_out_q[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[6]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[6] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0033CCFF47474747)) 
    \alu_out_q[6]_i_5 
       (.I0(\alu_out_q[10]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[6]_i_7_n_0 ),
        .I3(\alu_out_q[8]_i_7_n_0 ),
        .I4(\alu_out_q[12]_i_8_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAAAEAEAEAA)) 
    \alu_out_q[6]_i_6 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[7]_i_13_n_0 ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(instr_sll),
        .I4(instr_slli),
        .I5(\alu_out_q[6]_i_8_n_0 ),
        .O(\alu_out_q[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_out_q[6]_i_7 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \alu_out_q[6]_i_8 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .I4(\reg_op2_reg_n_0_[1] ),
        .I5(\alu_out_q[8]_i_9_n_0 ),
        .O(\alu_out_q[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[7]_i_1 
       (.I0(\alu_out_q_reg[7]_i_2_n_4 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[7]_i_3_n_0 ),
        .I3(\alu_out_q[7]_i_4_n_0 ),
        .I4(\alu_out_q[7]_i_5_n_0 ),
        .O(\alu_out_q[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC00FF3347474747)) 
    \alu_out_q[7]_i_10 
       (.I0(\alu_out_q[11]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[7]_i_12_n_0 ),
        .I3(\alu_out_q[13]_i_7_n_0 ),
        .I4(\alu_out_q[9]_i_7_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAEEFAEEFAAAAA)) 
    \alu_out_q[7]_i_11 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[7]_i_13_n_0 ),
        .I2(\alu_out_q[8]_i_8_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0CFC0AFAFA0A0)) 
    \alu_out_q[7]_i_12 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[23] ),
        .I4(\reg_op1_reg_n_0_[7] ),
        .I5(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[7]_i_13 
       (.I0(\alu_out_q[7]_i_14_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[9]_i_9_n_0 ),
        .O(\alu_out_q[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[7]_i_14 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .O(\alu_out_q[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[7]_i_3 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[7] ),
        .I4(\reg_op2_reg_n_0_[7] ),
        .I5(is_compare),
        .O(\alu_out_q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEFEEEF)) 
    \alu_out_q[7]_i_4 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[7]_i_10_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\alu_out_q[8]_i_5_n_0 ),
        .I5(\alu_out_q[7]_i_11_n_0 ),
        .O(\alu_out_q[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[7]_i_5 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[7] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_6 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[7] ),
        .O(\alu_out_q[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_7 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[6] ),
        .O(\alu_out_q[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_8 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[5] ),
        .O(\alu_out_q[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \alu_out_q[7]_i_9 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(instr_sub),
        .I2(\reg_op1_reg_n_0_[4] ),
        .O(\alu_out_q[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[8]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_7 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[8]_i_2_n_0 ),
        .I3(\alu_out_q[8]_i_3_n_0 ),
        .I4(\alu_out_q[8]_i_4_n_0 ),
        .O(\alu_out_q[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[8]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[8] ),
        .I4(\reg_op2_reg_n_0_[8] ),
        .I5(is_compare),
        .O(\alu_out_q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFEEFEE)) 
    \alu_out_q[8]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[8]_i_5_n_0 ),
        .I4(\alu_out_q[9]_i_5_n_0 ),
        .I5(\alu_out_q[8]_i_6_n_0 ),
        .O(\alu_out_q[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[8]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FFCC3300)) 
    \alu_out_q[8]_i_5 
       (.I0(\alu_out_q[14]_i_7_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[10]_i_7_n_0 ),
        .I3(\alu_out_q[8]_i_7_n_0 ),
        .I4(\alu_out_q[12]_i_8_n_0 ),
        .I5(\reg_op2_reg_n_0_[1] ),
        .O(\alu_out_q[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0EE00)) 
    \alu_out_q[8]_i_6 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\alu_out_q[8]_i_8_n_0 ),
        .I3(\alu_out_q[9]_i_8_n_0 ),
        .I4(\reg_op2_reg_n_0_[0] ),
        .I5(pcpi_mul_n_84),
        .O(\alu_out_q[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0EFEFAFA0E0E0)) 
    \alu_out_q[8]_i_7 
       (.I0(\alu_out_q[30]_i_10_n_0 ),
        .I1(\reg_op1_reg_n_0_[16] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\reg_op1_reg_n_0_[8] ),
        .O(\alu_out_q[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[8]_i_8 
       (.I0(\alu_out_q[8]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[10]_i_9_n_0 ),
        .O(\alu_out_q[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[8]_i_9 
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[5] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \alu_out_q[9]_i_1 
       (.I0(\alu_out_q_reg[11]_i_2_n_6 ),
        .I1(is_lui_auipc_jal_jalr_addi_add_sub),
        .I2(\alu_out_q[9]_i_2_n_0 ),
        .I3(\alu_out_q[9]_i_3_n_0 ),
        .I4(\alu_out_q[9]_i_4_n_0 ),
        .O(\alu_out_q[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA0000FE)) 
    \alu_out_q[9]_i_2 
       (.I0(\alu_out_q[22]_i_5_n_0 ),
        .I1(instr_ori),
        .I2(instr_or),
        .I3(\reg_op1_reg_n_0_[9] ),
        .I4(\reg_op2_reg_n_0_[9] ),
        .I5(is_compare),
        .O(\alu_out_q[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEFFEEE)) 
    \alu_out_q[9]_i_3 
       (.I0(instr_sll),
        .I1(instr_slli),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\alu_out_q[10]_i_5_n_0 ),
        .I4(\alu_out_q[9]_i_5_n_0 ),
        .I5(\alu_out_q[9]_i_6_n_0 ),
        .O(\alu_out_q[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    \alu_out_q[9]_i_4 
       (.I0(\alu_out_q[31]_i_5_n_0 ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(instr_and),
        .I4(instr_andi),
        .O(\alu_out_q[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h743374FF740074CC)) 
    \alu_out_q[9]_i_5 
       (.I0(\alu_out_q[15]_i_12_n_0 ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\alu_out_q[11]_i_12_n_0 ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .I4(\alu_out_q[13]_i_7_n_0 ),
        .I5(\alu_out_q[9]_i_7_n_0 ),
        .O(\alu_out_q[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAEEFAEEFAAAAA)) 
    \alu_out_q[9]_i_6 
       (.I0(pcpi_mul_n_84),
        .I1(\alu_out_q[9]_i_8_n_0 ),
        .I2(\alu_out_q[10]_i_8_n_0 ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(instr_slli),
        .I5(instr_sll),
        .O(\alu_out_q[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFCFC0A0AFC0C)) 
    \alu_out_q[9]_i_7 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op1_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[17] ),
        .I4(\reg_op2_reg_n_0_[4] ),
        .I5(\alu_out_q[30]_i_10_n_0 ),
        .O(\alu_out_q[9]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_out_q[9]_i_8 
       (.I0(\alu_out_q[9]_i_9_n_0 ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\alu_out_q[11]_i_14_n_0 ),
        .O(\alu_out_q[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \alu_out_q[9]_i_9 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(\reg_op2_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .O(\alu_out_q[9]_i_9_n_0 ));
  FDRE \alu_out_q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[0]_i_1_n_0 ),
        .Q(alu_out_q[0]),
        .R(\<const0> ));
  FDRE \alu_out_q_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[10]_i_1_n_0 ),
        .Q(alu_out_q[10]),
        .R(alu_out));
  FDRE \alu_out_q_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[11]_i_1_n_0 ),
        .Q(alu_out_q[11]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[11]_i_2 
       (.CI(\alu_out_q_reg[7]_i_2_n_0 ),
        .CO({\alu_out_q_reg[11]_i_2_n_0 ,\NLW_alu_out_q_reg[11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[11] ,\reg_op1_reg_n_0_[10] ,\reg_op1_reg_n_0_[9] ,\reg_op1_reg_n_0_[8] }),
        .O({\alu_out_q_reg[11]_i_2_n_4 ,\alu_out_q_reg[11]_i_2_n_5 ,\alu_out_q_reg[11]_i_2_n_6 ,\alu_out_q_reg[11]_i_2_n_7 }),
        .S({\alu_out_q[11]_i_6_n_0 ,\alu_out_q[11]_i_7_n_0 ,\alu_out_q[11]_i_8_n_0 ,\alu_out_q[11]_i_9_n_0 }));
  FDRE \alu_out_q_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[12]_i_1_n_0 ),
        .Q(alu_out_q[12]),
        .R(alu_out));
  FDRE \alu_out_q_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[13]_i_1_n_0 ),
        .Q(alu_out_q[13]),
        .R(alu_out));
  FDRE \alu_out_q_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[14]_i_1_n_0 ),
        .Q(alu_out_q[14]),
        .R(alu_out));
  FDRE \alu_out_q_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[15]_i_1_n_0 ),
        .Q(alu_out_q[15]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[15]_i_2 
       (.CI(\alu_out_q_reg[11]_i_2_n_0 ),
        .CO({\alu_out_q_reg[15]_i_2_n_0 ,\NLW_alu_out_q_reg[15]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[15] ,\reg_op1_reg_n_0_[14] ,\reg_op1_reg_n_0_[13] ,\reg_op1_reg_n_0_[12] }),
        .O({\alu_out_q_reg[15]_i_2_n_4 ,\alu_out_q_reg[15]_i_2_n_5 ,\alu_out_q_reg[15]_i_2_n_6 ,\alu_out_q_reg[15]_i_2_n_7 }),
        .S({\alu_out_q[15]_i_6_n_0 ,\alu_out_q[15]_i_7_n_0 ,\alu_out_q[15]_i_8_n_0 ,\alu_out_q[15]_i_9_n_0 }));
  FDRE \alu_out_q_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[16]_i_1_n_0 ),
        .Q(alu_out_q[16]),
        .R(alu_out));
  FDRE \alu_out_q_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[17]_i_1_n_0 ),
        .Q(alu_out_q[17]),
        .R(alu_out));
  FDRE \alu_out_q_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[18]_i_1_n_0 ),
        .Q(alu_out_q[18]),
        .R(alu_out));
  FDRE \alu_out_q_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[19]_i_1_n_0 ),
        .Q(alu_out_q[19]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[19]_i_2 
       (.CI(\alu_out_q_reg[15]_i_2_n_0 ),
        .CO({\alu_out_q_reg[19]_i_2_n_0 ,\NLW_alu_out_q_reg[19]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[19] ,\reg_op1_reg_n_0_[18] ,\reg_op1_reg_n_0_[17] ,\reg_op1_reg_n_0_[16] }),
        .O({\alu_out_q_reg[19]_i_2_n_4 ,\alu_out_q_reg[19]_i_2_n_5 ,\alu_out_q_reg[19]_i_2_n_6 ,\alu_out_q_reg[19]_i_2_n_7 }),
        .S({\alu_out_q[19]_i_6_n_0 ,\alu_out_q[19]_i_7_n_0 ,\alu_out_q[19]_i_8_n_0 ,\alu_out_q[19]_i_9_n_0 }));
  FDRE \alu_out_q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[1]_i_1_n_0 ),
        .Q(alu_out_q[1]),
        .R(alu_out));
  FDRE \alu_out_q_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[20]_i_1_n_0 ),
        .Q(alu_out_q[20]),
        .R(alu_out));
  FDRE \alu_out_q_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[21]_i_1_n_0 ),
        .Q(alu_out_q[21]),
        .R(alu_out));
  FDRE \alu_out_q_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[22]_i_1_n_0 ),
        .Q(alu_out_q[22]),
        .R(alu_out));
  FDRE \alu_out_q_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[23]_i_1_n_0 ),
        .Q(alu_out_q[23]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[23]_i_2 
       (.CI(\alu_out_q_reg[19]_i_2_n_0 ),
        .CO({\alu_out_q_reg[23]_i_2_n_0 ,\NLW_alu_out_q_reg[23]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] }),
        .O({\alu_out_q_reg[23]_i_2_n_4 ,\alu_out_q_reg[23]_i_2_n_5 ,\alu_out_q_reg[23]_i_2_n_6 ,\alu_out_q_reg[23]_i_2_n_7 }),
        .S({\alu_out_q[23]_i_5_n_0 ,\alu_out_q[23]_i_6_n_0 ,\alu_out_q[23]_i_7_n_0 ,\alu_out_q[23]_i_8_n_0 }));
  FDRE \alu_out_q_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[24]_i_1_n_0 ),
        .Q(alu_out_q[24]),
        .R(alu_out));
  FDRE \alu_out_q_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[25]_i_1_n_0 ),
        .Q(alu_out_q[25]),
        .R(alu_out));
  FDRE \alu_out_q_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[26]_i_1_n_0 ),
        .Q(alu_out_q[26]),
        .R(alu_out));
  FDRE \alu_out_q_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[27]_i_1_n_0 ),
        .Q(alu_out_q[27]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[27]_i_2 
       (.CI(\alu_out_q_reg[23]_i_2_n_0 ),
        .CO({\alu_out_q_reg[27]_i_2_n_0 ,\NLW_alu_out_q_reg[27]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] }),
        .O({\alu_out_q_reg[27]_i_2_n_4 ,\alu_out_q_reg[27]_i_2_n_5 ,\alu_out_q_reg[27]_i_2_n_6 ,\alu_out_q_reg[27]_i_2_n_7 }),
        .S({\alu_out_q[27]_i_5_n_0 ,\alu_out_q[27]_i_6_n_0 ,\alu_out_q[27]_i_7_n_0 ,\alu_out_q[27]_i_8_n_0 }));
  FDRE \alu_out_q_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[28]_i_1_n_0 ),
        .Q(alu_out_q[28]),
        .R(alu_out));
  FDRE \alu_out_q_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[29]_i_1_n_0 ),
        .Q(alu_out_q[29]),
        .R(alu_out));
  FDRE \alu_out_q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[2]_i_1_n_0 ),
        .Q(alu_out_q[2]),
        .R(alu_out));
  FDRE \alu_out_q_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[30]_i_1_n_0 ),
        .Q(alu_out_q[30]),
        .R(alu_out));
  FDRE \alu_out_q_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[31]_i_2_n_0 ),
        .Q(alu_out_q[31]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[31]_i_3 
       (.CI(\alu_out_q_reg[27]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] }),
        .O({\alu_out_q_reg[31]_i_3_n_4 ,\alu_out_q_reg[31]_i_3_n_5 ,\alu_out_q_reg[31]_i_3_n_6 ,\alu_out_q_reg[31]_i_3_n_7 }),
        .S({\alu_out_q[31]_i_7_n_0 ,\alu_out_q[31]_i_8_n_0 ,\alu_out_q[31]_i_9_n_0 ,\alu_out_q[31]_i_10_n_0 }));
  FDRE \alu_out_q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[3]_i_1_n_0 ),
        .Q(alu_out_q[3]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET SWEEP" *) 
  CARRY4 \alu_out_q_reg[3]_i_2 
       (.CI(\<const0> ),
        .CO({\alu_out_q_reg[3]_i_2_n_0 ,\NLW_alu_out_q_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\reg_op1_reg_n_0_[0] ),
        .DI({\reg_op1_reg_n_0_[3] ,\reg_op1_reg_n_0_[2] ,\reg_op1_reg_n_0_[1] ,instr_sub}),
        .O({\alu_out_q_reg[3]_i_2_n_4 ,\alu_out_q_reg[3]_i_2_n_5 ,\alu_out_q_reg[3]_i_2_n_6 ,\alu_out_q_reg[3]_i_2_n_7 }),
        .S({\alu_out_q[3]_i_6_n_0 ,\alu_out_q[3]_i_7_n_0 ,\alu_out_q[3]_i_8_n_0 ,\reg_op2_reg_n_0_[0] }));
  FDRE \alu_out_q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[4]_i_1_n_0 ),
        .Q(alu_out_q[4]),
        .R(alu_out));
  FDRE \alu_out_q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[5]_i_1_n_0 ),
        .Q(alu_out_q[5]),
        .R(alu_out));
  FDRE \alu_out_q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[6]_i_1_n_0 ),
        .Q(alu_out_q[6]),
        .R(alu_out));
  FDRE \alu_out_q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[7]_i_1_n_0 ),
        .Q(alu_out_q[7]),
        .R(alu_out));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_out_q_reg[7]_i_2 
       (.CI(\alu_out_q_reg[3]_i_2_n_0 ),
        .CO({\alu_out_q_reg[7]_i_2_n_0 ,\NLW_alu_out_q_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[7] ,\reg_op1_reg_n_0_[6] ,\reg_op1_reg_n_0_[5] ,\reg_op1_reg_n_0_[4] }),
        .O({\alu_out_q_reg[7]_i_2_n_4 ,\alu_out_q_reg[7]_i_2_n_5 ,\alu_out_q_reg[7]_i_2_n_6 ,\alu_out_q_reg[7]_i_2_n_7 }),
        .S({\alu_out_q[7]_i_6_n_0 ,\alu_out_q[7]_i_7_n_0 ,\alu_out_q[7]_i_8_n_0 ,\alu_out_q[7]_i_9_n_0 }));
  FDRE \alu_out_q_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[8]_i_1_n_0 ),
        .Q(alu_out_q[8]),
        .R(alu_out));
  FDRE \alu_out_q_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\alu_out_q[9]_i_1_n_0 ),
        .Q(alu_out_q[9]),
        .R(alu_out));
  LUT4 #(
    .INIT(16'h0008)) 
    \bit_duration[15]_i_2 
       (.I0(slaves_req[10]),
        .I1(recv_buf_valid_reg_0),
        .I2(rst_soft_i_2_n_0),
        .I3(slaves_req[8]),
        .O(\mem_addr_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    boot_i_1
       (.I0(\mem_addr_reg[31]_0 [5]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_rep__0_n_0),
        .I3(\mem_wdata_reg[31]_0 [0]),
        .I4(cpu_rst_req_i_2_n_0),
        .I5(ram_reg_3),
        .O(\mem_addr_reg[30]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_cycle[0]_i_2 
       (.I0(\count_cycle_reg_n_0_[0] ),
        .O(\count_cycle[0]_i_2_n_0 ));
  FDRE \count_cycle_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[0] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\count_cycle_reg[0]_i_1_n_0 ,\NLW_count_cycle_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\count_cycle_reg[0]_i_1_n_4 ,\count_cycle_reg[0]_i_1_n_5 ,\count_cycle_reg[0]_i_1_n_6 ,\count_cycle_reg[0]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[3] ,\count_cycle_reg_n_0_[2] ,\count_cycle_reg_n_0_[1] ,\count_cycle[0]_i_2_n_0 }));
  FDRE \count_cycle_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[10] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[11] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[12] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[12]_i_1 
       (.CI(\count_cycle_reg[8]_i_1_n_0 ),
        .CO({\count_cycle_reg[12]_i_1_n_0 ,\NLW_count_cycle_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[12]_i_1_n_4 ,\count_cycle_reg[12]_i_1_n_5 ,\count_cycle_reg[12]_i_1_n_6 ,\count_cycle_reg[12]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[15] ,\count_cycle_reg_n_0_[14] ,\count_cycle_reg_n_0_[13] ,\count_cycle_reg_n_0_[12] }));
  FDRE \count_cycle_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[13] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[14] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[12]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[15] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[16] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[16]_i_1 
       (.CI(\count_cycle_reg[12]_i_1_n_0 ),
        .CO({\count_cycle_reg[16]_i_1_n_0 ,\NLW_count_cycle_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[16]_i_1_n_4 ,\count_cycle_reg[16]_i_1_n_5 ,\count_cycle_reg[16]_i_1_n_6 ,\count_cycle_reg[16]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[19] ,\count_cycle_reg_n_0_[18] ,\count_cycle_reg_n_0_[17] ,\count_cycle_reg_n_0_[16] }));
  FDRE \count_cycle_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[17] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[18] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[16]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[19] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[1] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[20] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[20]_i_1 
       (.CI(\count_cycle_reg[16]_i_1_n_0 ),
        .CO({\count_cycle_reg[20]_i_1_n_0 ,\NLW_count_cycle_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[20]_i_1_n_4 ,\count_cycle_reg[20]_i_1_n_5 ,\count_cycle_reg[20]_i_1_n_6 ,\count_cycle_reg[20]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[23] ,\count_cycle_reg_n_0_[22] ,\count_cycle_reg_n_0_[21] ,\count_cycle_reg_n_0_[20] }));
  FDRE \count_cycle_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[21] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[22] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[20]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[23] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[24] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[24]_i_1 
       (.CI(\count_cycle_reg[20]_i_1_n_0 ),
        .CO({\count_cycle_reg[24]_i_1_n_0 ,\NLW_count_cycle_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[24]_i_1_n_4 ,\count_cycle_reg[24]_i_1_n_5 ,\count_cycle_reg[24]_i_1_n_6 ,\count_cycle_reg[24]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[27] ,\count_cycle_reg_n_0_[26] ,\count_cycle_reg_n_0_[25] ,\count_cycle_reg_n_0_[24] }));
  FDRE \count_cycle_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[25] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[26] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[24]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[27] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[28] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[28]_i_1 
       (.CI(\count_cycle_reg[24]_i_1_n_0 ),
        .CO({\count_cycle_reg[28]_i_1_n_0 ,\NLW_count_cycle_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[28]_i_1_n_4 ,\count_cycle_reg[28]_i_1_n_5 ,\count_cycle_reg[28]_i_1_n_6 ,\count_cycle_reg[28]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[31] ,\count_cycle_reg_n_0_[30] ,\count_cycle_reg_n_0_[29] ,\count_cycle_reg_n_0_[28] }));
  FDRE \count_cycle_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[29] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[2] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[30] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[28]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[31] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_7 ),
        .Q(data2[0]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[32]_i_1 
       (.CI(\count_cycle_reg[28]_i_1_n_0 ),
        .CO({\count_cycle_reg[32]_i_1_n_0 ,\NLW_count_cycle_reg[32]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[32]_i_1_n_4 ,\count_cycle_reg[32]_i_1_n_5 ,\count_cycle_reg[32]_i_1_n_6 ,\count_cycle_reg[32]_i_1_n_7 }),
        .S(data2[3:0]));
  FDRE \count_cycle_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_6 ),
        .Q(data2[1]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_5 ),
        .Q(data2[2]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[32]_i_1_n_4 ),
        .Q(data2[3]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_7 ),
        .Q(data2[4]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[36]_i_1 
       (.CI(\count_cycle_reg[32]_i_1_n_0 ),
        .CO({\count_cycle_reg[36]_i_1_n_0 ,\NLW_count_cycle_reg[36]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[36]_i_1_n_4 ,\count_cycle_reg[36]_i_1_n_5 ,\count_cycle_reg[36]_i_1_n_6 ,\count_cycle_reg[36]_i_1_n_7 }),
        .S(data2[7:4]));
  FDRE \count_cycle_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_6 ),
        .Q(data2[5]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_5 ),
        .Q(data2[6]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[36]_i_1_n_4 ),
        .Q(data2[7]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[0]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[3] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_7 ),
        .Q(data2[8]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[40]_i_1 
       (.CI(\count_cycle_reg[36]_i_1_n_0 ),
        .CO({\count_cycle_reg[40]_i_1_n_0 ,\NLW_count_cycle_reg[40]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[40]_i_1_n_4 ,\count_cycle_reg[40]_i_1_n_5 ,\count_cycle_reg[40]_i_1_n_6 ,\count_cycle_reg[40]_i_1_n_7 }),
        .S(data2[11:8]));
  FDRE \count_cycle_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_6 ),
        .Q(data2[9]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_5 ),
        .Q(data2[10]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[40]_i_1_n_4 ),
        .Q(data2[11]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_7 ),
        .Q(data2[12]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[44]_i_1 
       (.CI(\count_cycle_reg[40]_i_1_n_0 ),
        .CO({\count_cycle_reg[44]_i_1_n_0 ,\NLW_count_cycle_reg[44]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[44]_i_1_n_4 ,\count_cycle_reg[44]_i_1_n_5 ,\count_cycle_reg[44]_i_1_n_6 ,\count_cycle_reg[44]_i_1_n_7 }),
        .S(data2[15:12]));
  FDRE \count_cycle_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_6 ),
        .Q(data2[13]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_5 ),
        .Q(data2[14]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[44]_i_1_n_4 ),
        .Q(data2[15]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_7 ),
        .Q(data2[16]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[48]_i_1 
       (.CI(\count_cycle_reg[44]_i_1_n_0 ),
        .CO({\count_cycle_reg[48]_i_1_n_0 ,\NLW_count_cycle_reg[48]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[48]_i_1_n_4 ,\count_cycle_reg[48]_i_1_n_5 ,\count_cycle_reg[48]_i_1_n_6 ,\count_cycle_reg[48]_i_1_n_7 }),
        .S(data2[19:16]));
  FDRE \count_cycle_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_6 ),
        .Q(data2[17]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[4] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[4]_i_1 
       (.CI(\count_cycle_reg[0]_i_1_n_0 ),
        .CO({\count_cycle_reg[4]_i_1_n_0 ,\NLW_count_cycle_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[4]_i_1_n_4 ,\count_cycle_reg[4]_i_1_n_5 ,\count_cycle_reg[4]_i_1_n_6 ,\count_cycle_reg[4]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[7] ,\count_cycle_reg_n_0_[6] ,\count_cycle_reg_n_0_[5] ,\count_cycle_reg_n_0_[4] }));
  FDRE \count_cycle_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_5 ),
        .Q(data2[18]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[48]_i_1_n_4 ),
        .Q(data2[19]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_7 ),
        .Q(data2[20]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[52]_i_1 
       (.CI(\count_cycle_reg[48]_i_1_n_0 ),
        .CO({\count_cycle_reg[52]_i_1_n_0 ,\NLW_count_cycle_reg[52]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[52]_i_1_n_4 ,\count_cycle_reg[52]_i_1_n_5 ,\count_cycle_reg[52]_i_1_n_6 ,\count_cycle_reg[52]_i_1_n_7 }),
        .S(data2[23:20]));
  FDRE \count_cycle_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_6 ),
        .Q(data2[21]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_5 ),
        .Q(data2[22]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[52]_i_1_n_4 ),
        .Q(data2[23]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_7 ),
        .Q(data2[24]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[56]_i_1 
       (.CI(\count_cycle_reg[52]_i_1_n_0 ),
        .CO({\count_cycle_reg[56]_i_1_n_0 ,\NLW_count_cycle_reg[56]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[56]_i_1_n_4 ,\count_cycle_reg[56]_i_1_n_5 ,\count_cycle_reg[56]_i_1_n_6 ,\count_cycle_reg[56]_i_1_n_7 }),
        .S(data2[27:24]));
  FDRE \count_cycle_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_6 ),
        .Q(data2[25]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_5 ),
        .Q(data2[26]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[56]_i_1_n_4 ),
        .Q(data2[27]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[5] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_7 ),
        .Q(data2[28]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[60]_i_1 
       (.CI(\count_cycle_reg[56]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[60]_i_1_n_4 ,\count_cycle_reg[60]_i_1_n_5 ,\count_cycle_reg[60]_i_1_n_6 ,\count_cycle_reg[60]_i_1_n_7 }),
        .S(data2[31:28]));
  FDRE \count_cycle_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_6 ),
        .Q(data2[29]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_5 ),
        .Q(data2[30]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[60]_i_1_n_4 ),
        .Q(data2[31]),
        .R(cpu_reset));
  FDRE \count_cycle_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_5 ),
        .Q(\count_cycle_reg_n_0_[6] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[4]_i_1_n_4 ),
        .Q(\count_cycle_reg_n_0_[7] ),
        .R(cpu_reset));
  FDRE \count_cycle_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_7 ),
        .Q(\count_cycle_reg_n_0_[8] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_cycle_reg[8]_i_1 
       (.CI(\count_cycle_reg[4]_i_1_n_0 ),
        .CO({\count_cycle_reg[8]_i_1_n_0 ,\NLW_count_cycle_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_cycle_reg[8]_i_1_n_4 ,\count_cycle_reg[8]_i_1_n_5 ,\count_cycle_reg[8]_i_1_n_6 ,\count_cycle_reg[8]_i_1_n_7 }),
        .S({\count_cycle_reg_n_0_[11] ,\count_cycle_reg_n_0_[10] ,\count_cycle_reg_n_0_[9] ,\count_cycle_reg_n_0_[8] }));
  FDRE \count_cycle_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\count_cycle_reg[8]_i_1_n_6 ),
        .Q(\count_cycle_reg_n_0_[9] ),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \count_instr[0]_i_1 
       (.I0(\cpu_state_reg[5]_0 ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(pcpi_mul_n_5),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(\cpu_state_reg_n_0_[3] ),
        .I5(decoder_trigger_reg_n_0),
        .O(count_instr));
  LUT1 #(
    .INIT(2'h1)) 
    \count_instr[0]_i_3 
       (.I0(\count_instr_reg_n_0_[0] ),
        .O(\count_instr[0]_i_3_n_0 ));
  FDRE \count_instr_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_7 ),
        .Q(\count_instr_reg_n_0_[0] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\count_instr_reg[0]_i_2_n_0 ,\NLW_count_instr_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\count_instr_reg[0]_i_2_n_4 ,\count_instr_reg[0]_i_2_n_5 ,\count_instr_reg[0]_i_2_n_6 ,\count_instr_reg[0]_i_2_n_7 }),
        .S({\count_instr_reg_n_0_[3] ,\count_instr_reg_n_0_[2] ,\count_instr_reg_n_0_[1] ,\count_instr[0]_i_3_n_0 }));
  FDRE \count_instr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[10] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[11] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[12] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[12]_i_1 
       (.CI(\count_instr_reg[8]_i_1_n_0 ),
        .CO({\count_instr_reg[12]_i_1_n_0 ,\NLW_count_instr_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[12]_i_1_n_4 ,\count_instr_reg[12]_i_1_n_5 ,\count_instr_reg[12]_i_1_n_6 ,\count_instr_reg[12]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[15] ,\count_instr_reg_n_0_[14] ,\count_instr_reg_n_0_[13] ,\count_instr_reg_n_0_[12] }));
  FDRE \count_instr_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[13] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[14] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[12]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[15] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[16] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[16]_i_1 
       (.CI(\count_instr_reg[12]_i_1_n_0 ),
        .CO({\count_instr_reg[16]_i_1_n_0 ,\NLW_count_instr_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[16]_i_1_n_4 ,\count_instr_reg[16]_i_1_n_5 ,\count_instr_reg[16]_i_1_n_6 ,\count_instr_reg[16]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[19] ,\count_instr_reg_n_0_[18] ,\count_instr_reg_n_0_[17] ,\count_instr_reg_n_0_[16] }));
  FDRE \count_instr_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[17] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[18] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[16]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[19] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_6 ),
        .Q(\count_instr_reg_n_0_[1] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[20] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[20]_i_1 
       (.CI(\count_instr_reg[16]_i_1_n_0 ),
        .CO({\count_instr_reg[20]_i_1_n_0 ,\NLW_count_instr_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[20]_i_1_n_4 ,\count_instr_reg[20]_i_1_n_5 ,\count_instr_reg[20]_i_1_n_6 ,\count_instr_reg[20]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[23] ,\count_instr_reg_n_0_[22] ,\count_instr_reg_n_0_[21] ,\count_instr_reg_n_0_[20] }));
  FDRE \count_instr_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[21] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[22] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[20]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[23] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[24] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[24]_i_1 
       (.CI(\count_instr_reg[20]_i_1_n_0 ),
        .CO({\count_instr_reg[24]_i_1_n_0 ,\NLW_count_instr_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[24]_i_1_n_4 ,\count_instr_reg[24]_i_1_n_5 ,\count_instr_reg[24]_i_1_n_6 ,\count_instr_reg[24]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[27] ,\count_instr_reg_n_0_[26] ,\count_instr_reg_n_0_[25] ,\count_instr_reg_n_0_[24] }));
  FDRE \count_instr_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[25] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[26] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[24]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[27] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[28] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[28]_i_1 
       (.CI(\count_instr_reg[24]_i_1_n_0 ),
        .CO({\count_instr_reg[28]_i_1_n_0 ,\NLW_count_instr_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[28]_i_1_n_4 ,\count_instr_reg[28]_i_1_n_5 ,\count_instr_reg[28]_i_1_n_6 ,\count_instr_reg[28]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[31] ,\count_instr_reg_n_0_[30] ,\count_instr_reg_n_0_[29] ,\count_instr_reg_n_0_[28] }));
  FDRE \count_instr_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[29] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_5 ),
        .Q(\count_instr_reg_n_0_[2] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[30] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[28]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[31] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_7 ),
        .Q(data4[0]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[32]_i_1 
       (.CI(\count_instr_reg[28]_i_1_n_0 ),
        .CO({\count_instr_reg[32]_i_1_n_0 ,\NLW_count_instr_reg[32]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[32]_i_1_n_4 ,\count_instr_reg[32]_i_1_n_5 ,\count_instr_reg[32]_i_1_n_6 ,\count_instr_reg[32]_i_1_n_7 }),
        .S(data4[3:0]));
  FDRE \count_instr_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_6 ),
        .Q(data4[1]),
        .R(cpu_reset));
  FDRE \count_instr_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_5 ),
        .Q(data4[2]),
        .R(cpu_reset));
  FDRE \count_instr_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[32]_i_1_n_4 ),
        .Q(data4[3]),
        .R(cpu_reset));
  FDRE \count_instr_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_7 ),
        .Q(data4[4]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[36]_i_1 
       (.CI(\count_instr_reg[32]_i_1_n_0 ),
        .CO({\count_instr_reg[36]_i_1_n_0 ,\NLW_count_instr_reg[36]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[36]_i_1_n_4 ,\count_instr_reg[36]_i_1_n_5 ,\count_instr_reg[36]_i_1_n_6 ,\count_instr_reg[36]_i_1_n_7 }),
        .S(data4[7:4]));
  FDRE \count_instr_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_6 ),
        .Q(data4[5]),
        .R(cpu_reset));
  FDRE \count_instr_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_5 ),
        .Q(data4[6]),
        .R(cpu_reset));
  FDRE \count_instr_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[36]_i_1_n_4 ),
        .Q(data4[7]),
        .R(cpu_reset));
  FDRE \count_instr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[0]_i_2_n_4 ),
        .Q(\count_instr_reg_n_0_[3] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_7 ),
        .Q(data4[8]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[40]_i_1 
       (.CI(\count_instr_reg[36]_i_1_n_0 ),
        .CO({\count_instr_reg[40]_i_1_n_0 ,\NLW_count_instr_reg[40]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[40]_i_1_n_4 ,\count_instr_reg[40]_i_1_n_5 ,\count_instr_reg[40]_i_1_n_6 ,\count_instr_reg[40]_i_1_n_7 }),
        .S(data4[11:8]));
  FDRE \count_instr_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_6 ),
        .Q(data4[9]),
        .R(cpu_reset));
  FDRE \count_instr_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_5 ),
        .Q(data4[10]),
        .R(cpu_reset));
  FDRE \count_instr_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[40]_i_1_n_4 ),
        .Q(data4[11]),
        .R(cpu_reset));
  FDRE \count_instr_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_7 ),
        .Q(data4[12]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[44]_i_1 
       (.CI(\count_instr_reg[40]_i_1_n_0 ),
        .CO({\count_instr_reg[44]_i_1_n_0 ,\NLW_count_instr_reg[44]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[44]_i_1_n_4 ,\count_instr_reg[44]_i_1_n_5 ,\count_instr_reg[44]_i_1_n_6 ,\count_instr_reg[44]_i_1_n_7 }),
        .S(data4[15:12]));
  FDRE \count_instr_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_6 ),
        .Q(data4[13]),
        .R(cpu_reset));
  FDRE \count_instr_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_5 ),
        .Q(data4[14]),
        .R(cpu_reset));
  FDRE \count_instr_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[44]_i_1_n_4 ),
        .Q(data4[15]),
        .R(cpu_reset));
  FDRE \count_instr_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_7 ),
        .Q(data4[16]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[48]_i_1 
       (.CI(\count_instr_reg[44]_i_1_n_0 ),
        .CO({\count_instr_reg[48]_i_1_n_0 ,\NLW_count_instr_reg[48]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[48]_i_1_n_4 ,\count_instr_reg[48]_i_1_n_5 ,\count_instr_reg[48]_i_1_n_6 ,\count_instr_reg[48]_i_1_n_7 }),
        .S(data4[19:16]));
  FDRE \count_instr_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_6 ),
        .Q(data4[17]),
        .R(cpu_reset));
  FDRE \count_instr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[4] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[4]_i_1 
       (.CI(\count_instr_reg[0]_i_2_n_0 ),
        .CO({\count_instr_reg[4]_i_1_n_0 ,\NLW_count_instr_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[4]_i_1_n_4 ,\count_instr_reg[4]_i_1_n_5 ,\count_instr_reg[4]_i_1_n_6 ,\count_instr_reg[4]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[7] ,\count_instr_reg_n_0_[6] ,\count_instr_reg_n_0_[5] ,\count_instr_reg_n_0_[4] }));
  FDRE \count_instr_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_5 ),
        .Q(data4[18]),
        .R(cpu_reset));
  FDRE \count_instr_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[48]_i_1_n_4 ),
        .Q(data4[19]),
        .R(cpu_reset));
  FDRE \count_instr_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_7 ),
        .Q(data4[20]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[52]_i_1 
       (.CI(\count_instr_reg[48]_i_1_n_0 ),
        .CO({\count_instr_reg[52]_i_1_n_0 ,\NLW_count_instr_reg[52]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[52]_i_1_n_4 ,\count_instr_reg[52]_i_1_n_5 ,\count_instr_reg[52]_i_1_n_6 ,\count_instr_reg[52]_i_1_n_7 }),
        .S(data4[23:20]));
  FDRE \count_instr_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_6 ),
        .Q(data4[21]),
        .R(cpu_reset));
  FDRE \count_instr_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_5 ),
        .Q(data4[22]),
        .R(cpu_reset));
  FDRE \count_instr_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[52]_i_1_n_4 ),
        .Q(data4[23]),
        .R(cpu_reset));
  FDRE \count_instr_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_7 ),
        .Q(data4[24]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[56]_i_1 
       (.CI(\count_instr_reg[52]_i_1_n_0 ),
        .CO({\count_instr_reg[56]_i_1_n_0 ,\NLW_count_instr_reg[56]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[56]_i_1_n_4 ,\count_instr_reg[56]_i_1_n_5 ,\count_instr_reg[56]_i_1_n_6 ,\count_instr_reg[56]_i_1_n_7 }),
        .S(data4[27:24]));
  FDRE \count_instr_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_6 ),
        .Q(data4[25]),
        .R(cpu_reset));
  FDRE \count_instr_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_5 ),
        .Q(data4[26]),
        .R(cpu_reset));
  FDRE \count_instr_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[56]_i_1_n_4 ),
        .Q(data4[27]),
        .R(cpu_reset));
  FDRE \count_instr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[5] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_7 ),
        .Q(data4[28]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[60]_i_1 
       (.CI(\count_instr_reg[56]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[60]_i_1_n_4 ,\count_instr_reg[60]_i_1_n_5 ,\count_instr_reg[60]_i_1_n_6 ,\count_instr_reg[60]_i_1_n_7 }),
        .S(data4[31:28]));
  FDRE \count_instr_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_6 ),
        .Q(data4[29]),
        .R(cpu_reset));
  FDRE \count_instr_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_5 ),
        .Q(data4[30]),
        .R(cpu_reset));
  FDRE \count_instr_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[60]_i_1_n_4 ),
        .Q(data4[31]),
        .R(cpu_reset));
  FDRE \count_instr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_5 ),
        .Q(\count_instr_reg_n_0_[6] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[4]_i_1_n_4 ),
        .Q(\count_instr_reg_n_0_[7] ),
        .R(cpu_reset));
  FDRE \count_instr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_7 ),
        .Q(\count_instr_reg_n_0_[8] ),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \count_instr_reg[8]_i_1 
       (.CI(\count_instr_reg[4]_i_1_n_0 ),
        .CO({\count_instr_reg[8]_i_1_n_0 ,\NLW_count_instr_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\count_instr_reg[8]_i_1_n_4 ,\count_instr_reg[8]_i_1_n_5 ,\count_instr_reg[8]_i_1_n_6 ,\count_instr_reg[8]_i_1_n_7 }),
        .S({\count_instr_reg_n_0_[11] ,\count_instr_reg_n_0_[10] ,\count_instr_reg_n_0_[9] ,\count_instr_reg_n_0_[8] }));
  FDRE \count_instr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(count_instr),
        .D(\count_instr_reg[8]_i_1_n_6 ),
        .Q(\count_instr_reg_n_0_[9] ),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    cpu_ready_i_1
       (.I0(\mem_addr_reg[31]_0 [5]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_rep_0),
        .I3(cpu_ready_reg),
        .I4(mem_valid_reg_0),
        .O(boot_ctr_req));
  LUT5 #(
    .INIT(32'h00080000)) 
    cpu_rst_req_i_1
       (.I0(cpu_rst_req_i_2_n_0),
        .I1(\mem_wdata_reg[31]_0 [1]),
        .I2(mem_instr_reg_rep__0_n_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(\mem_addr_reg[31]_0 [5]),
        .O(cpu_rst_req));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    cpu_rst_req_i_2
       (.I0(mem_valid_reg_0),
        .I1(cpu_ready_reg),
        .I2(mem_instr_reg_rep__0_n_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(\mem_addr_reg[31]_0 [5]),
        .I5(cpu_rst_req_i_3_n_0),
        .O(cpu_rst_req_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF02020200)) 
    cpu_rst_req_i_3
       (.I0(\mem_addr_reg[31]_0 [5]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_rep__0_n_0),
        .I3(p_0_in[0]),
        .I4(\mem_wstrb_reg[0]_0 ),
        .I5(cpu_rst_req_i_4_n_0),
        .O(cpu_rst_req_i_3_n_0));
  LUT5 #(
    .INIT(32'h000E0000)) 
    cpu_rst_req_i_4
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .I2(mem_instr_reg_rep__0_n_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(\mem_addr_reg[31]_0 [5]),
        .O(cpu_rst_req_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \cpu_state[0]_i_1 
       (.I0(is_lb_lh_lw_lbu_lhu),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(cpu_reset),
        .I3(pcpi_mul_n_1),
        .I4(\cpu_state[6]_i_2_n_0 ),
        .I5(is_lui_auipc_jal),
        .O(cpu_state0_out[0]));
  LUT6 #(
    .INIT(64'h0008000800000008)) 
    \cpu_state[1]_i_1 
       (.I0(\cpu_state[1]_i_2_n_0 ),
        .I1(is_sb_sh_sw),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I3(is_slli_srli_srai),
        .I4(is_lb_lh_lw_lbu_lhu),
        .I5(pcpi_mul_n_1),
        .O(cpu_state0_out[1]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \cpu_state[1]_i_2 
       (.I0(is_lui_auipc_jal),
        .I1(\cpu_state[6]_i_2_n_0 ),
        .I2(pcpi_mul_n_1),
        .I3(cpu_reset),
        .I4(\cpu_state_reg[5]_0 ),
        .O(\cpu_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF0B)) 
    \cpu_state[3]_i_1 
       (.I0(pcpi_mul_n_1),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(\cpu_state[3]_i_2_n_0 ),
        .I3(is_lui_auipc_jal),
        .I4(\cpu_state[3]_i_3_n_0 ),
        .O(cpu_state0_out[3]));
  LUT3 #(
    .INIT(8'h02)) 
    \cpu_state[3]_i_2 
       (.I0(is_sb_sh_sw),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .O(\cpu_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cpu_state[3]_i_3 
       (.I0(\cpu_state_reg[3]_0 ),
        .I1(pcpi_mul_n_1),
        .I2(instr_rdcycleh),
        .I3(instr_rdcycle),
        .I4(instr_rdinstrh),
        .I5(instr_rdinstr),
        .O(\cpu_state[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cpu_state[5]_i_1 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(cpu_reset),
        .O(\cpu_state[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cpu_state[6]_i_2 
       (.I0(instr_rdcycleh),
        .I1(instr_rdcycle),
        .I2(instr_rdinstrh),
        .I3(instr_rdinstr),
        .O(\cpu_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cpu_state[6]_i_4 
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg_n_0_[0] ),
        .O(\cpu_state[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4055)) 
    \cpu_state[7]_i_1 
       (.I0(cpu_reset),
        .I1(mem_do_rinst_reg_n_0),
        .I2(\reg_pc_reg_n_0_[1] ),
        .I3(\cpu_state[7]_i_4_n_0 ),
        .O(\cpu_state[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \cpu_state[7]_i_10 
       (.I0(\cpu_state_reg[5]_0 ),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\cpu_state_reg_n_0_[7] ),
        .O(\cpu_state[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCECFCECFCECFFFFF)) 
    \cpu_state[7]_i_4 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(mem_do_rdata),
        .I5(mem_do_wdata),
        .O(\cpu_state[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00F0F1F1)) 
    \cpu_state[7]_i_6 
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(pcpi_mul_n_5),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(pcpi_mul_n_2),
        .I5(\cpu_state[7]_i_8_n_0 ),
        .O(\cpu_state[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \cpu_state[7]_i_7 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state[7]_i_9_n_0 ),
        .I4(\cpu_state[7]_i_10_n_0 ),
        .O(\cpu_state[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \cpu_state[7]_i_8 
       (.I0(instr_jal),
        .I1(decoder_trigger_reg_n_0),
        .I2(\cpu_state_reg_n_0_[6] ),
        .O(\cpu_state[7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h16)) 
    \cpu_state[7]_i_9 
       (.I0(\cpu_state_reg[5]_0 ),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\cpu_state_reg_n_0_[7] ),
        .O(\cpu_state[7]_i_9_n_0 ));
  FDRE \cpu_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(cpu_state0_out[0]),
        .Q(\cpu_state_reg_n_0_[0] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(cpu_state0_out[1]),
        .Q(\cpu_state_reg_n_0_[1] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(cpu_state0_out[3]),
        .Q(\cpu_state_reg_n_0_[3] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(\cpu_state[5]_i_1_n_0 ),
        .Q(\cpu_state_reg[5]_0 ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDRE \cpu_state_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(cpu_state0_out[6]),
        .Q(\cpu_state_reg_n_0_[6] ),
        .R(\cpu_state[7]_i_1_n_0 ));
  FDSE \cpu_state_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_0),
        .D(cpu_state0_out[7]),
        .Q(\cpu_state_reg_n_0_[7] ),
        .S(\cpu_state[7]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M cpuregs_reg_r1_0_31_0_5
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_5_i_2_n_0,cpuregs_reg_r1_0_31_0_5_i_3_n_0}),
        .DIB({cpuregs_reg_r1_0_31_0_5_i_4_n_0,cpuregs_reg_r1_0_31_0_5_i_5_n_0}),
        .DIC({cpuregs_reg_r1_0_31_0_5_i_6_n_0,cpuregs_reg_r1_0_31_0_5_i_7_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[1:0]),
        .DOB(reg_sh1[3:2]),
        .DOC(reg_sh1[5:4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT4 #(
    .INIT(16'h2220)) 
    cpuregs_reg_r1_0_31_0_5_i_1
       (.I0(cpuregs_reg_r1_0_31_0_5_i_8_n_0),
        .I1(cpuregs_reg_r1_0_31_0_5_i_9_n_0),
        .I2(latched_store_reg_n_0),
        .I3(latched_branch_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_0_5_i_10
       (.CI(\<const0> ),
        .CO({cpuregs_reg_r1_0_31_0_5_i_10_n_0,NLW_cpuregs_reg_r1_0_31_0_5_i_10_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_0_5_i_10_n_4,cpuregs_reg_r1_0_31_0_5_i_10_n_5,cpuregs_reg_r1_0_31_0_5_i_10_n_6,NLW_cpuregs_reg_r1_0_31_0_5_i_10_O_UNCONNECTED[0]}),
        .S({\reg_pc_reg_n_0_[3] ,cpuregs_reg_r1_0_31_0_5_i_12_n_0,\reg_pc_reg_n_0_[1] ,\<const0> }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_0_5_i_11
       (.CI(cpuregs_reg_r1_0_31_0_5_i_10_n_0),
        .CO({cpuregs_reg_r1_0_31_0_5_i_11_n_0,NLW_cpuregs_reg_r1_0_31_0_5_i_11_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_0_5_i_11_n_4,cpuregs_reg_r1_0_31_0_5_i_11_n_5,cpuregs_reg_r1_0_31_0_5_i_11_n_6,cpuregs_reg_r1_0_31_0_5_i_11_n_7}),
        .S({\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] ,\reg_pc_reg_n_0_[4] }));
  LUT1 #(
    .INIT(2'h1)) 
    cpuregs_reg_r1_0_31_0_5_i_12
       (.I0(\reg_pc_reg_n_0_[2] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_12_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_2
       (.I0(cpuregs_reg_r1_0_31_0_5_i_10_n_6),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[1]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[1] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_2_n_0));
  LUT4 #(
    .INIT(16'h00E2)) 
    cpuregs_reg_r1_0_31_0_5_i_3
       (.I0(\reg_out_reg_n_0_[0] ),
        .I1(latched_stalu_reg_n_0),
        .I2(alu_out_q[0]),
        .I3(latched_branch_reg_n_0),
        .O(cpuregs_reg_r1_0_31_0_5_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_4
       (.I0(cpuregs_reg_r1_0_31_0_5_i_10_n_4),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[3]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[3] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_5
       (.I0(cpuregs_reg_r1_0_31_0_5_i_10_n_5),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[2]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[2] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_6
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_6),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[5]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[5] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_6_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_0_5_i_7
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_7),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[4]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[4] ),
        .O(cpuregs_reg_r1_0_31_0_5_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    cpuregs_reg_r1_0_31_0_5_i_8
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(pcpi_mul_n_5),
        .I3(\cpu_state_reg_n_0_[7] ),
        .I4(\cpu_state_reg[5]_0 ),
        .I5(cpu_reset),
        .O(cpuregs_reg_r1_0_31_0_5_i_8_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    cpuregs_reg_r1_0_31_0_5_i_9
       (.I0(latched_rd[0]),
        .I1(latched_rd[2]),
        .I2(latched_rd[4]),
        .I3(latched_rd[3]),
        .I4(latched_rd[1]),
        .O(cpuregs_reg_r1_0_31_0_5_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M cpuregs_reg_r1_0_31_12_17
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_12_17_i_1_n_0,cpuregs_reg_r1_0_31_12_17_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_12_17_i_3_n_0,cpuregs_reg_r1_0_31_12_17_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_12_17_i_5_n_0,cpuregs_reg_r1_0_31_12_17_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[13:12]),
        .DOB(reg_sh1[15:14]),
        .DOC(reg_sh1[17:16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_1
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_6),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[13]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[13] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_2
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_7),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[12]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[12] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_3
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_4),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[15]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[15] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_4
       (.I0(cpuregs_reg_r1_0_31_12_17_i_7_n_5),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[14]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[14] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_5
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_6),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[17]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[17] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_12_17_i_6
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_7),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[16]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[16] ),
        .O(cpuregs_reg_r1_0_31_12_17_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_12_17_i_7
       (.CI(cpuregs_reg_r1_0_31_6_11_i_7_n_0),
        .CO({cpuregs_reg_r1_0_31_12_17_i_7_n_0,NLW_cpuregs_reg_r1_0_31_12_17_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_12_17_i_7_n_4,cpuregs_reg_r1_0_31_12_17_i_7_n_5,cpuregs_reg_r1_0_31_12_17_i_7_n_6,cpuregs_reg_r1_0_31_12_17_i_7_n_7}),
        .S({\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] ,\reg_pc_reg_n_0_[12] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_12_17_i_8
       (.CI(cpuregs_reg_r1_0_31_12_17_i_7_n_0),
        .CO({cpuregs_reg_r1_0_31_12_17_i_8_n_0,NLW_cpuregs_reg_r1_0_31_12_17_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_12_17_i_8_n_4,cpuregs_reg_r1_0_31_12_17_i_8_n_5,cpuregs_reg_r1_0_31_12_17_i_8_n_6,cpuregs_reg_r1_0_31_12_17_i_8_n_7}),
        .S({\reg_pc_reg_n_0_[19] ,\reg_pc_reg_n_0_[18] ,\reg_pc_reg_n_0_[17] ,\reg_pc_reg_n_0_[16] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M cpuregs_reg_r1_0_31_18_23
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_18_23_i_1_n_0,cpuregs_reg_r1_0_31_18_23_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_18_23_i_3_n_0,cpuregs_reg_r1_0_31_18_23_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_18_23_i_5_n_0,cpuregs_reg_r1_0_31_18_23_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[19:18]),
        .DOB(reg_sh1[21:20]),
        .DOC(reg_sh1[23:22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_1
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_4),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[19]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[19] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_2
       (.I0(cpuregs_reg_r1_0_31_12_17_i_8_n_5),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[18]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[18] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_3
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_6),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[21]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[21] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_4
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_7),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[20]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[20] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_5
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_4),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[23]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[23] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_18_23_i_6
       (.I0(cpuregs_reg_r1_0_31_18_23_i_7_n_5),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[22]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[22] ),
        .O(cpuregs_reg_r1_0_31_18_23_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_18_23_i_7
       (.CI(cpuregs_reg_r1_0_31_12_17_i_8_n_0),
        .CO({cpuregs_reg_r1_0_31_18_23_i_7_n_0,NLW_cpuregs_reg_r1_0_31_18_23_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_18_23_i_7_n_4,cpuregs_reg_r1_0_31_18_23_i_7_n_5,cpuregs_reg_r1_0_31_18_23_i_7_n_6,cpuregs_reg_r1_0_31_18_23_i_7_n_7}),
        .S({\reg_pc_reg_n_0_[23] ,\reg_pc_reg_n_0_[22] ,\reg_pc_reg_n_0_[21] ,\reg_pc_reg_n_0_[20] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M cpuregs_reg_r1_0_31_24_29
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_24_29_i_1_n_0,cpuregs_reg_r1_0_31_24_29_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_24_29_i_3_n_0,cpuregs_reg_r1_0_31_24_29_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_24_29_i_5_n_0,cpuregs_reg_r1_0_31_24_29_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[25:24]),
        .DOB(reg_sh1[27:26]),
        .DOC(reg_sh1[29:28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_1
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_6),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[25]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[25] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_2
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_7),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[24]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[24] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_3
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_4),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[27]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[27] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_4
       (.I0(cpuregs_reg_r1_0_31_24_29_i_7_n_5),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[26]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[26] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_5
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_6),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[29]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[29] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_24_29_i_6
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_7),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[28]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[28] ),
        .O(cpuregs_reg_r1_0_31_24_29_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_24_29_i_7
       (.CI(cpuregs_reg_r1_0_31_18_23_i_7_n_0),
        .CO({cpuregs_reg_r1_0_31_24_29_i_7_n_0,NLW_cpuregs_reg_r1_0_31_24_29_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_24_29_i_7_n_4,cpuregs_reg_r1_0_31_24_29_i_7_n_5,cpuregs_reg_r1_0_31_24_29_i_7_n_6,cpuregs_reg_r1_0_31_24_29_i_7_n_7}),
        .S({\reg_pc_reg_n_0_[27] ,\reg_pc_reg_n_0_[26] ,\reg_pc_reg_n_0_[25] ,\reg_pc_reg_n_0_[24] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_24_29_i_8
       (.CI(cpuregs_reg_r1_0_31_24_29_i_7_n_0),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_24_29_i_8_n_4,cpuregs_reg_r1_0_31_24_29_i_8_n_5,cpuregs_reg_r1_0_31_24_29_i_8_n_6,cpuregs_reg_r1_0_31_24_29_i_8_n_7}),
        .S({\reg_pc_reg_n_0_[31] ,\reg_pc_reg_n_0_[30] ,\reg_pc_reg_n_0_[29] ,\reg_pc_reg_n_0_[28] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M cpuregs_reg_r1_0_31_30_31
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_30_31_i_1_n_0,cpuregs_reg_r1_0_31_30_31_i_2_n_0}),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[31:30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_30_31_i_1
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_4),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[31]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[31] ),
        .O(cpuregs_reg_r1_0_31_30_31_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_30_31_i_2
       (.I0(cpuregs_reg_r1_0_31_24_29_i_8_n_5),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[30]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[30] ),
        .O(cpuregs_reg_r1_0_31_30_31_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M cpuregs_reg_r1_0_31_6_11
       (.ADDRA(decoded_rs2),
        .ADDRB(decoded_rs2),
        .ADDRC(decoded_rs2),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_6_11_i_1_n_0,cpuregs_reg_r1_0_31_6_11_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_6_11_i_3_n_0,cpuregs_reg_r1_0_31_6_11_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_6_11_i_5_n_0,cpuregs_reg_r1_0_31_6_11_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_sh1[7:6]),
        .DOB(reg_sh1[9:8]),
        .DOC(reg_sh1[11:10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_1
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_4),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[7]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[7] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_1_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_2
       (.I0(cpuregs_reg_r1_0_31_0_5_i_11_n_5),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[6]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[6] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_2_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_3
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_6),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[9]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[9] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_4
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_7),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[8]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[8] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_4_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_5
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_4),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[11]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[11] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_5_n_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    cpuregs_reg_r1_0_31_6_11_i_6
       (.I0(cpuregs_reg_r1_0_31_6_11_i_7_n_5),
        .I1(latched_branch_reg_n_0),
        .I2(alu_out_q[10]),
        .I3(latched_stalu_reg_n_0),
        .I4(\reg_out_reg_n_0_[10] ),
        .O(cpuregs_reg_r1_0_31_6_11_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 cpuregs_reg_r1_0_31_6_11_i_7
       (.CI(cpuregs_reg_r1_0_31_0_5_i_11_n_0),
        .CO({cpuregs_reg_r1_0_31_6_11_i_7_n_0,NLW_cpuregs_reg_r1_0_31_6_11_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({cpuregs_reg_r1_0_31_6_11_i_7_n_4,cpuregs_reg_r1_0_31_6_11_i_7_n_5,cpuregs_reg_r1_0_31_6_11_i_7_n_6,cpuregs_reg_r1_0_31_6_11_i_7_n_7}),
        .S({\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] ,\reg_pc_reg_n_0_[8] }));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M cpuregs_reg_r2_0_31_0_5
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_0_5_i_2_n_0,cpuregs_reg_r1_0_31_0_5_i_3_n_0}),
        .DIB({cpuregs_reg_r1_0_31_0_5_i_4_n_0,cpuregs_reg_r1_0_31_0_5_i_5_n_0}),
        .DIC({cpuregs_reg_r1_0_31_0_5_i_6_n_0,cpuregs_reg_r1_0_31_0_5_i_7_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[1:0]),
        .DOB(reg_op11[3:2]),
        .DOC(reg_op11[5:4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M cpuregs_reg_r2_0_31_12_17
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_12_17_i_1_n_0,cpuregs_reg_r1_0_31_12_17_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_12_17_i_3_n_0,cpuregs_reg_r1_0_31_12_17_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_12_17_i_5_n_0,cpuregs_reg_r1_0_31_12_17_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[13:12]),
        .DOB(reg_op11[15:14]),
        .DOC(reg_op11[17:16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M cpuregs_reg_r2_0_31_18_23
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_18_23_i_1_n_0,cpuregs_reg_r1_0_31_18_23_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_18_23_i_3_n_0,cpuregs_reg_r1_0_31_18_23_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_18_23_i_5_n_0,cpuregs_reg_r1_0_31_18_23_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[19:18]),
        .DOB(reg_op11[21:20]),
        .DOC(reg_op11[23:22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M cpuregs_reg_r2_0_31_24_29
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_24_29_i_1_n_0,cpuregs_reg_r1_0_31_24_29_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_24_29_i_3_n_0,cpuregs_reg_r1_0_31_24_29_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_24_29_i_5_n_0,cpuregs_reg_r1_0_31_24_29_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[25:24]),
        .DOB(reg_op11[27:26]),
        .DOC(reg_op11[29:28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M cpuregs_reg_r2_0_31_30_31
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_30_31_i_1_n_0,cpuregs_reg_r1_0_31_30_31_i_2_n_0}),
        .DIB({\<const0> ,\<const0> }),
        .DIC({\<const0> ,\<const0> }),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[31:30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "cpuregs" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M cpuregs_reg_r2_0_31_6_11
       (.ADDRA(decoded_rs1__0),
        .ADDRB(decoded_rs1__0),
        .ADDRC(decoded_rs1__0),
        .ADDRD(latched_rd),
        .DIA({cpuregs_reg_r1_0_31_6_11_i_1_n_0,cpuregs_reg_r1_0_31_6_11_i_2_n_0}),
        .DIB({cpuregs_reg_r1_0_31_6_11_i_3_n_0,cpuregs_reg_r1_0_31_6_11_i_4_n_0}),
        .DIC({cpuregs_reg_r1_0_31_6_11_i_5_n_0,cpuregs_reg_r1_0_31_6_11_i_6_n_0}),
        .DID({\<const0> ,\<const0> }),
        .DOA(reg_op11[7:6]),
        .DOB(reg_op11[9:8]),
        .DOC(reg_op11[11:10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(cpuregs_reg_r1_0_31_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'h04045404)) 
    \decoded_imm[0]_i_1 
       (.I0(pcpi_mul_n_81),
        .I1(\mem_rdata_q_reg_n_0_[20] ),
        .I2(\decoded_imm[31]_i_3_n_0 ),
        .I3(\mem_rdata_q_reg[7]_0 ),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\decoded_imm[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[10]_i_1 
       (.I0(decoded_imm_uj[10]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_0_[30] ),
        .O(\decoded_imm[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[11]_i_1 
       (.I0(decoded_imm_uj[11]),
        .I1(instr_jal),
        .I2(pcpi_mul_n_81),
        .I3(\mem_rdata_q_reg[7]_0 ),
        .I4(\decoded_imm[11]_i_2_n_0 ),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \decoded_imm[11]_i_2 
       (.I0(instr_jalr),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(is_alu_reg_imm),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\decoded_imm[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[12]_i_1 
       (.I0(Q[4]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[12]),
        .O(\decoded_imm[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[13]_i_1 
       (.I0(Q[5]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[13]),
        .O(\decoded_imm[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[14]_i_1 
       (.I0(Q[6]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_imm_uj[14]),
        .O(\decoded_imm[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[15]_i_1 
       (.I0(\mem_rdata_q_reg[15]_0 ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[0]),
        .O(\decoded_imm[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[16]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[16] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[1]),
        .O(\decoded_imm[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[17]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[17] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[2]),
        .O(\decoded_imm[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[18]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[18] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[3]),
        .O(\decoded_imm[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEFC22222230)) 
    \decoded_imm[19]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[19] ),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(decoded_rs1[4]),
        .O(\decoded_imm[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[1]_i_1 
       (.I0(decoded_imm_uj[1]),
        .I1(instr_jal),
        .I2(pcpi_mul_n_81),
        .I3(\mem_rdata_q_reg[8]_0 ),
        .I4(\decoded_imm[31]_i_3_n_0 ),
        .I5(\mem_rdata_q_reg_n_0_[21] ),
        .O(\decoded_imm[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[20]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_0_[20] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[21]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_0_[21] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[22]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_0_[22] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[23]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_0_[23] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[24]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_0_[24] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[25]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_0_[25] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[26]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_0_[26] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[27]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_0_[27] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[28]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_0_[28] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[29]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_0_[29] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[2]_i_1 
       (.I0(decoded_imm_uj[2]),
        .I1(instr_jal),
        .I2(pcpi_mul_n_81),
        .I3(\mem_rdata_q_reg[9]_0 ),
        .I4(\decoded_imm[31]_i_3_n_0 ),
        .I5(\mem_rdata_q_reg_n_0_[22] ),
        .O(\decoded_imm[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hACACACAFACACACA0)) 
    \decoded_imm[30]_i_1 
       (.I0(decoded_imm_uj[29]),
        .I1(\mem_rdata_q_reg_n_0_[30] ),
        .I2(instr_jal),
        .I3(instr_auipc),
        .I4(instr_lui),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \decoded_imm[31]_i_1 
       (.I0(pcpi_mul_n_81),
        .I1(\decoded_imm[31]_i_3_n_0 ),
        .I2(decoder_pseudo_trigger_reg_n_0),
        .I3(decoder_trigger_reg_n_0),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .I5(is_sb_sh_sw),
        .O(\decoded_imm[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \decoded_imm[31]_i_2 
       (.I0(decoded_imm_uj[29]),
        .I1(instr_jal),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .O(\decoded_imm[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \decoded_imm[31]_i_3 
       (.I0(is_alu_reg_imm),
        .I1(is_lb_lh_lw_lbu_lhu),
        .I2(instr_jalr),
        .O(\decoded_imm[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[3]_i_1 
       (.I0(decoded_imm_uj[3]),
        .I1(instr_jal),
        .I2(pcpi_mul_n_81),
        .I3(\mem_rdata_q_reg[10]_0 ),
        .I4(\decoded_imm[31]_i_3_n_0 ),
        .I5(\mem_rdata_q_reg_n_0_[23] ),
        .O(\decoded_imm[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \decoded_imm[4]_i_1 
       (.I0(decoded_imm_uj[4]),
        .I1(instr_jal),
        .I2(pcpi_mul_n_81),
        .I3(\mem_rdata_q_reg[11]_0 ),
        .I4(\decoded_imm[31]_i_3_n_0 ),
        .I5(\mem_rdata_q_reg_n_0_[24] ),
        .O(\decoded_imm[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[5]_i_1 
       (.I0(decoded_imm_uj[5]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_0_[25] ),
        .O(\decoded_imm[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[6]_i_1 
       (.I0(decoded_imm_uj[6]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_0_[26] ),
        .O(\decoded_imm[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[7]_i_1 
       (.I0(decoded_imm_uj[7]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_0_[27] ),
        .O(\decoded_imm[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[8]_i_1 
       (.I0(decoded_imm_uj[8]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_0_[28] ),
        .O(\decoded_imm[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \decoded_imm[9]_i_1 
       (.I0(decoded_imm_uj[9]),
        .I1(instr_jal),
        .I2(instr_auipc),
        .I3(instr_lui),
        .I4(\mem_rdata_q_reg_n_0_[29] ),
        .O(\decoded_imm[9]_i_1_n_0 ));
  FDRE \decoded_imm_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[0]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \decoded_imm_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[10]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[10] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[11]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[11] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[12]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[12] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[13]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[13] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[14]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[14] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[15]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[15] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[16]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[16] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[17]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[17] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[18]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[18] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[19]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[19] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[1]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[1] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[20]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[20] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[21]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[21] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[22]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[22] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[23]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[23] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[24]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[24] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[25]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[25] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[26]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[26] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[27]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[27] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[28]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[28] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[29]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[29] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[2]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[2] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[30]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[30] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[31]_i_2_n_0 ),
        .Q(\decoded_imm_reg_n_0_[31] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[3]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[3] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[4]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[4] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[5]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[5] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[6]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[6] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[7]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[7] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[8]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[8] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  FDRE \decoded_imm_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\decoded_imm[9]_i_1_n_0 ),
        .Q(\decoded_imm_reg_n_0_[9] ),
        .R(\decoded_imm[31]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[10]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[30] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[30]_i_1_n_0 ),
        .O(\decoded_imm_uj[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[29]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[31] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[31]_i_2_n_0 ),
        .O(p_0_in0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[5]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[25] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[25]_i_1_n_0 ),
        .O(\decoded_imm_uj[5]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[6]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[26] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[26]_i_1_n_0 ),
        .O(\decoded_imm_uj[6]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[7]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[27] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[27]_i_1_n_0 ),
        .O(\decoded_imm_uj[7]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[8]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[28] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[28]_i_1_n_0 ),
        .O(\decoded_imm_uj[8]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_imm_uj[9]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[29] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[29]_i_1_n_0 ),
        .O(\decoded_imm_uj[9]_i_1_n_0 ));
  FDRE \decoded_imm_uj_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[10]_i_1_n_0 ),
        .Q(decoded_imm_uj[10]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in[0]),
        .Q(decoded_imm_uj[11]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj_reg[14]_0 [1]),
        .Q(decoded_imm_uj[12]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj_reg[14]_0 [2]),
        .Q(decoded_imm_uj[13]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj_reg[14]_0 [3]),
        .Q(decoded_imm_uj[14]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in[1]),
        .Q(decoded_imm_uj[1]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_0_in0),
        .Q(decoded_imm_uj[29]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in[2]),
        .Q(decoded_imm_uj[2]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in[3]),
        .Q(decoded_imm_uj[3]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in[4]),
        .Q(decoded_imm_uj[4]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[5]_i_1_n_0 ),
        .Q(decoded_imm_uj[5]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[6]_i_1_n_0 ),
        .Q(decoded_imm_uj[6]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[7]_i_1_n_0 ),
        .Q(decoded_imm_uj[7]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[8]_i_1_n_0 ),
        .Q(decoded_imm_uj[8]),
        .R(\<const0> ));
  FDRE \decoded_imm_uj_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_imm_uj[9]_i_1_n_0 ),
        .Q(decoded_imm_uj[9]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rd_reg[4]_0 [0]),
        .Q(decoded_rd[0]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rd_reg[4]_0 [1]),
        .Q(decoded_rd[1]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rd_reg[4]_0 [2]),
        .Q(decoded_rd[2]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rd_reg[4]_0 [3]),
        .Q(decoded_rd[3]),
        .R(\<const0> ));
  FDRE \decoded_rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rd_reg[4]_0 [4]),
        .Q(decoded_rd[4]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(D),
        .Q(decoded_rs1[0]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[1]_i_1_n_0 ),
        .Q(decoded_rs1[1]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[2]_i_1_n_0 ),
        .Q(decoded_rs1[2]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[3]_i_1_n_0 ),
        .Q(decoded_rs1[3]),
        .R(\<const0> ));
  FDRE \decoded_rs1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[4]_i_1_n_0 ),
        .Q(decoded_rs1[4]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[0] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(D),
        .Q(decoded_rs1__0[0]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[1] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[1]_i_1_n_0 ),
        .Q(decoded_rs1__0[1]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[2] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[2]_i_1_n_0 ),
        .Q(decoded_rs1__0[2]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[3] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[3]_i_1_n_0 ),
        .Q(decoded_rs1__0[3]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs1_reg_rep[4] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(\decoded_rs1_rep[4]_i_1_n_0 ),
        .Q(decoded_rs1__0[4]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[1]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[16] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[16]_i_1_n_0 ),
        .O(\decoded_rs1_rep[1]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[2]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[17] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[17]_i_1_n_0 ),
        .O(\decoded_rs1_rep[2]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[3]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[18] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[18]_i_1_n_0 ),
        .O(\decoded_rs1_rep[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs1_rep[4]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[19] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[19]_i_1_n_0 ),
        .O(\decoded_rs1_rep[4]_i_1_n_0 ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[0] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in[0]),
        .Q(decoded_rs2[0]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[1] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in[1]),
        .Q(decoded_rs2[1]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[2] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in[2]),
        .Q(decoded_rs2[2]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[3] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in[3]),
        .Q(decoded_rs2[3]),
        .R(\<const0> ));
  (* equivalent_register_removal = "no" *) 
  FDRE \decoded_rs2_reg_rep[4] 
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(p_1_in[4]),
        .Q(decoded_rs2[4]),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[0]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[20] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[20]_i_1_n_0 ),
        .O(p_1_in[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[1]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[21] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[21]_i_1_n_0 ),
        .O(p_1_in[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[2]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[22] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[22]_i_1_n_0 ),
        .O(p_1_in[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[3]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[23] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[23]_i_1_n_0 ),
        .O(p_1_in[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rs2_rep[4]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[24] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q[24]_i_1_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h0000000000101000)) 
    decoder_pseudo_trigger_i_1
       (.I0(\cpu_state_reg_n_0_[7] ),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(decoder_pseudo_trigger_i_2_n_0),
        .I3(\cpu_state_reg_n_0_[0] ),
        .I4(\cpu_state_reg_n_0_[1] ),
        .I5(decoder_pseudo_trigger_i_3_n_0),
        .O(decoder_pseudo_trigger));
  LUT2 #(
    .INIT(4'h1)) 
    decoder_pseudo_trigger_i_2
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(\cpu_state_reg[5]_0 ),
        .O(decoder_pseudo_trigger_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    decoder_pseudo_trigger_i_3
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(pcpi_mul_n_2),
        .O(decoder_pseudo_trigger_i_3_n_0));
  FDRE decoder_pseudo_trigger_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(decoder_pseudo_trigger),
        .Q(decoder_pseudo_trigger_reg_n_0),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'h3302000033023302)) 
    decoder_trigger_i_1
       (.I0(decoder_trigger_i_2_n_0),
        .I1(pcpi_mul_n_2),
        .I2(mem_do_prefetch_reg_n_0),
        .I3(mem_do_rinst_reg_n_0),
        .I4(decoder_trigger_i_3_n_0),
        .I5(decoder_trigger_i_4_n_0),
        .O(decoder_trigger_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_11
       (.I0(\reg_op2_reg_n_0_[31] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[30] ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .O(decoder_trigger_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_12
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\reg_op2_reg_n_0_[28] ),
        .I2(\reg_op1_reg_n_0_[29] ),
        .I3(\reg_op2_reg_n_0_[29] ),
        .I4(\reg_op2_reg_n_0_[27] ),
        .I5(\reg_op1_reg_n_0_[27] ),
        .O(decoder_trigger_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_13
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op2_reg_n_0_[25] ),
        .I2(\reg_op1_reg_n_0_[24] ),
        .I3(\reg_op2_reg_n_0_[24] ),
        .I4(\reg_op2_reg_n_0_[26] ),
        .I5(\reg_op1_reg_n_0_[26] ),
        .O(decoder_trigger_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    decoder_trigger_i_15
       (.I0(\reg_op2_reg_n_0_[30] ),
        .I1(\reg_op1_reg_n_0_[30] ),
        .I2(\reg_op2_reg_n_0_[31] ),
        .I3(\reg_op1_reg_n_0_[31] ),
        .O(decoder_trigger_i_15_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_16
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\reg_op2_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(decoder_trigger_i_16_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_17
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_op2_reg_n_0_[27] ),
        .I2(\reg_op2_reg_n_0_[26] ),
        .I3(\reg_op1_reg_n_0_[26] ),
        .O(decoder_trigger_i_17_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_18
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op2_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(decoder_trigger_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_19
       (.I0(\reg_op2_reg_n_0_[31] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[30] ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .O(decoder_trigger_i_19_n_0));
  LUT6 #(
    .INIT(64'h0000000000000006)) 
    decoder_trigger_i_2
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state_reg[5]_0 ),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\cpu_state_reg_n_0_[7] ),
        .O(decoder_trigger_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_20
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(decoder_trigger_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_21
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op2_reg_n_0_[27] ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .O(decoder_trigger_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_22
       (.I0(\reg_op2_reg_n_0_[24] ),
        .I1(\reg_op1_reg_n_0_[24] ),
        .I2(\reg_op2_reg_n_0_[25] ),
        .I3(\reg_op1_reg_n_0_[25] ),
        .O(decoder_trigger_i_22_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_24
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(\reg_op2_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[30] ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .O(decoder_trigger_i_24_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_25
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\reg_op2_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(decoder_trigger_i_25_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_26
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\reg_op2_reg_n_0_[27] ),
        .I2(\reg_op2_reg_n_0_[26] ),
        .I3(\reg_op1_reg_n_0_[26] ),
        .O(decoder_trigger_i_26_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_27
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\reg_op2_reg_n_0_[25] ),
        .I2(\reg_op2_reg_n_0_[24] ),
        .I3(\reg_op1_reg_n_0_[24] ),
        .O(decoder_trigger_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_28
       (.I0(\reg_op2_reg_n_0_[31] ),
        .I1(\reg_op1_reg_n_0_[31] ),
        .I2(\reg_op2_reg_n_0_[30] ),
        .I3(\reg_op1_reg_n_0_[30] ),
        .O(decoder_trigger_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_29
       (.I0(\reg_op2_reg_n_0_[29] ),
        .I1(\reg_op1_reg_n_0_[29] ),
        .I2(\reg_op2_reg_n_0_[28] ),
        .I3(\reg_op1_reg_n_0_[28] ),
        .O(decoder_trigger_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    decoder_trigger_i_3
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\cpu_state_reg[5]_0 ),
        .I3(\cpu_state_reg_n_0_[7] ),
        .I4(\cpu_state_reg_n_0_[0] ),
        .I5(\cpu_state_reg_n_0_[1] ),
        .O(decoder_trigger_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_30
       (.I0(\reg_op2_reg_n_0_[26] ),
        .I1(\reg_op1_reg_n_0_[26] ),
        .I2(\reg_op2_reg_n_0_[27] ),
        .I3(\reg_op1_reg_n_0_[27] ),
        .O(decoder_trigger_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_31
       (.I0(\reg_op2_reg_n_0_[24] ),
        .I1(\reg_op1_reg_n_0_[24] ),
        .I2(\reg_op2_reg_n_0_[25] ),
        .I3(\reg_op1_reg_n_0_[25] ),
        .O(decoder_trigger_i_31_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_33
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\reg_op2_reg_n_0_[22] ),
        .I2(\reg_op1_reg_n_0_[23] ),
        .I3(\reg_op2_reg_n_0_[23] ),
        .I4(\reg_op2_reg_n_0_[21] ),
        .I5(\reg_op1_reg_n_0_[21] ),
        .O(decoder_trigger_i_33_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_34
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\reg_op2_reg_n_0_[19] ),
        .I2(\reg_op1_reg_n_0_[18] ),
        .I3(\reg_op2_reg_n_0_[18] ),
        .I4(\reg_op2_reg_n_0_[20] ),
        .I5(\reg_op1_reg_n_0_[20] ),
        .O(decoder_trigger_i_34_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_35
       (.I0(\reg_op1_reg_n_0_[16] ),
        .I1(\reg_op2_reg_n_0_[16] ),
        .I2(\reg_op1_reg_n_0_[17] ),
        .I3(\reg_op2_reg_n_0_[17] ),
        .I4(\reg_op2_reg_n_0_[15] ),
        .I5(\reg_op1_reg_n_0_[15] ),
        .O(decoder_trigger_i_35_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_36
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_op2_reg_n_0_[13] ),
        .I2(\reg_op1_reg_n_0_[12] ),
        .I3(\reg_op2_reg_n_0_[12] ),
        .I4(\reg_op2_reg_n_0_[14] ),
        .I5(\reg_op1_reg_n_0_[14] ),
        .O(decoder_trigger_i_36_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_38
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\reg_op2_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(decoder_trigger_i_38_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_39
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\reg_op2_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[20] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .O(decoder_trigger_i_39_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    decoder_trigger_i_4
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(decoder_trigger_i_5_n_0),
        .O(decoder_trigger_i_4_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_40
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\reg_op2_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(decoder_trigger_i_40_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_41
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\reg_op2_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(decoder_trigger_i_41_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_42
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(decoder_trigger_i_42_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_43
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[21] ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .O(decoder_trigger_i_43_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_44
       (.I0(\reg_op2_reg_n_0_[18] ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op2_reg_n_0_[19] ),
        .I3(\reg_op1_reg_n_0_[19] ),
        .O(decoder_trigger_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_45
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(decoder_trigger_i_45_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_47
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\reg_op2_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(decoder_trigger_i_47_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_48
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\reg_op2_reg_n_0_[21] ),
        .I2(\reg_op2_reg_n_0_[20] ),
        .I3(\reg_op1_reg_n_0_[20] ),
        .O(decoder_trigger_i_48_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_49
       (.I0(\reg_op1_reg_n_0_[19] ),
        .I1(\reg_op2_reg_n_0_[19] ),
        .I2(\reg_op2_reg_n_0_[18] ),
        .I3(\reg_op1_reg_n_0_[18] ),
        .O(decoder_trigger_i_49_n_0));
  LUT4 #(
    .INIT(16'h0EF4)) 
    decoder_trigger_i_5
       (.I0(instr_bne),
        .I1(decoder_trigger_i_6_n_0),
        .I2(instr_beq),
        .I3(alu_eq),
        .O(decoder_trigger_i_5_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_50
       (.I0(\reg_op1_reg_n_0_[17] ),
        .I1(\reg_op2_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(decoder_trigger_i_50_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_51
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\reg_op1_reg_n_0_[23] ),
        .I2(\reg_op2_reg_n_0_[22] ),
        .I3(\reg_op1_reg_n_0_[22] ),
        .O(decoder_trigger_i_51_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_52
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(\reg_op1_reg_n_0_[20] ),
        .I2(\reg_op2_reg_n_0_[21] ),
        .I3(\reg_op1_reg_n_0_[21] ),
        .O(decoder_trigger_i_52_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_53
       (.I0(\reg_op2_reg_n_0_[18] ),
        .I1(\reg_op1_reg_n_0_[18] ),
        .I2(\reg_op2_reg_n_0_[19] ),
        .I3(\reg_op1_reg_n_0_[19] ),
        .O(decoder_trigger_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_54
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\reg_op1_reg_n_0_[17] ),
        .I2(\reg_op2_reg_n_0_[16] ),
        .I3(\reg_op1_reg_n_0_[16] ),
        .O(decoder_trigger_i_54_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_55
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(\reg_op2_reg_n_0_[10] ),
        .I2(\reg_op1_reg_n_0_[11] ),
        .I3(\reg_op2_reg_n_0_[11] ),
        .I4(\reg_op2_reg_n_0_[9] ),
        .I5(\reg_op1_reg_n_0_[9] ),
        .O(decoder_trigger_i_55_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_56
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op2_reg_n_0_[7] ),
        .I2(\reg_op1_reg_n_0_[6] ),
        .I3(\reg_op2_reg_n_0_[6] ),
        .I4(\reg_op2_reg_n_0_[8] ),
        .I5(\reg_op1_reg_n_0_[8] ),
        .O(decoder_trigger_i_56_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_57
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(\reg_op2_reg_n_0_[4] ),
        .I2(\reg_op1_reg_n_0_[5] ),
        .I3(\reg_op2_reg_n_0_[5] ),
        .I4(\reg_op2_reg_n_0_[3] ),
        .I5(\reg_op1_reg_n_0_[3] ),
        .O(decoder_trigger_i_57_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    decoder_trigger_i_58
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[2] ),
        .I5(\reg_op1_reg_n_0_[2] ),
        .O(decoder_trigger_i_58_n_0));
  LUT6 #(
    .INIT(64'hDDDD989D88889D9D)) 
    decoder_trigger_i_6
       (.I0(instr_bge),
        .I1(alu_lts),
        .I2(is_slti_blt_slt),
        .I3(is_sltiu_bltu_sltu),
        .I4(instr_bgeu),
        .I5(alu_ltu),
        .O(decoder_trigger_i_6_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_60
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op2_reg_n_0_[15] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .O(decoder_trigger_i_60_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_61
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_op2_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(decoder_trigger_i_61_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_62
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\reg_op2_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(decoder_trigger_i_62_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_63
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_op2_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .O(decoder_trigger_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_64
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .O(decoder_trigger_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_65
       (.I0(\reg_op2_reg_n_0_[12] ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .O(decoder_trigger_i_65_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_66
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(decoder_trigger_i_66_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_67
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .O(decoder_trigger_i_67_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_69
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(\reg_op2_reg_n_0_[15] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\reg_op1_reg_n_0_[14] ),
        .O(decoder_trigger_i_69_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_70
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(\reg_op2_reg_n_0_[13] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\reg_op1_reg_n_0_[12] ),
        .O(decoder_trigger_i_70_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_71
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(\reg_op2_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(decoder_trigger_i_71_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_72
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(\reg_op2_reg_n_0_[9] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\reg_op1_reg_n_0_[8] ),
        .O(decoder_trigger_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_73
       (.I0(\reg_op2_reg_n_0_[14] ),
        .I1(\reg_op1_reg_n_0_[14] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\reg_op1_reg_n_0_[15] ),
        .O(decoder_trigger_i_73_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_74
       (.I0(\reg_op2_reg_n_0_[12] ),
        .I1(\reg_op1_reg_n_0_[12] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .I3(\reg_op1_reg_n_0_[13] ),
        .O(decoder_trigger_i_74_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_75
       (.I0(\reg_op2_reg_n_0_[11] ),
        .I1(\reg_op1_reg_n_0_[11] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\reg_op1_reg_n_0_[10] ),
        .O(decoder_trigger_i_75_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_76
       (.I0(\reg_op2_reg_n_0_[8] ),
        .I1(\reg_op1_reg_n_0_[8] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\reg_op1_reg_n_0_[9] ),
        .O(decoder_trigger_i_76_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_77
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op2_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(decoder_trigger_i_77_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_78
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op2_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(decoder_trigger_i_78_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_79
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .O(decoder_trigger_i_79_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_80
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .O(decoder_trigger_i_80_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_81
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\reg_op1_reg_n_0_[6] ),
        .I2(\reg_op2_reg_n_0_[7] ),
        .I3(\reg_op1_reg_n_0_[7] ),
        .O(decoder_trigger_i_81_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_82
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(decoder_trigger_i_82_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_83
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .O(decoder_trigger_i_83_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_84
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .O(decoder_trigger_i_84_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_85
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(\reg_op2_reg_n_0_[7] ),
        .I2(\reg_op2_reg_n_0_[6] ),
        .I3(\reg_op1_reg_n_0_[6] ),
        .O(decoder_trigger_i_85_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_86
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(\reg_op2_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(decoder_trigger_i_86_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_87
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(\reg_op2_reg_n_0_[3] ),
        .I2(\reg_op2_reg_n_0_[2] ),
        .I3(\reg_op1_reg_n_0_[2] ),
        .O(decoder_trigger_i_87_n_0));
  LUT4 #(
    .INIT(16'h44D4)) 
    decoder_trigger_i_88
       (.I0(\reg_op1_reg_n_0_[1] ),
        .I1(\reg_op2_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[0] ),
        .O(decoder_trigger_i_88_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_89
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\reg_op1_reg_n_0_[6] ),
        .I2(\reg_op2_reg_n_0_[7] ),
        .I3(\reg_op1_reg_n_0_[7] ),
        .O(decoder_trigger_i_89_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_90
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\reg_op1_reg_n_0_[5] ),
        .I2(\reg_op2_reg_n_0_[4] ),
        .I3(\reg_op1_reg_n_0_[4] ),
        .O(decoder_trigger_i_90_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_91
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\reg_op1_reg_n_0_[2] ),
        .I2(\reg_op2_reg_n_0_[3] ),
        .I3(\reg_op1_reg_n_0_[3] ),
        .O(decoder_trigger_i_91_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    decoder_trigger_i_92
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[0] ),
        .I2(\reg_op2_reg_n_0_[1] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .O(decoder_trigger_i_92_n_0));
  FDRE decoder_trigger_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(decoder_trigger_i_1_n_0),
        .Q(decoder_trigger_reg_n_0),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_10
       (.CI(decoder_trigger_reg_i_32_n_0),
        .CO({decoder_trigger_reg_i_10_n_0,NLW_decoder_trigger_reg_i_10_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({decoder_trigger_i_33_n_0,decoder_trigger_i_34_n_0,decoder_trigger_i_35_n_0,decoder_trigger_i_36_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_14
       (.CI(decoder_trigger_reg_i_37_n_0),
        .CO({decoder_trigger_reg_i_14_n_0,NLW_decoder_trigger_reg_i_14_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_38_n_0,decoder_trigger_i_39_n_0,decoder_trigger_i_40_n_0,decoder_trigger_i_41_n_0}),
        .S({decoder_trigger_i_42_n_0,decoder_trigger_i_43_n_0,decoder_trigger_i_44_n_0,decoder_trigger_i_45_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_23
       (.CI(decoder_trigger_reg_i_46_n_0),
        .CO({decoder_trigger_reg_i_23_n_0,NLW_decoder_trigger_reg_i_23_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_47_n_0,decoder_trigger_i_48_n_0,decoder_trigger_i_49_n_0,decoder_trigger_i_50_n_0}),
        .S({decoder_trigger_i_51_n_0,decoder_trigger_i_52_n_0,decoder_trigger_i_53_n_0,decoder_trigger_i_54_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_32
       (.CI(\<const0> ),
        .CO({decoder_trigger_reg_i_32_n_0,NLW_decoder_trigger_reg_i_32_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({decoder_trigger_i_55_n_0,decoder_trigger_i_56_n_0,decoder_trigger_i_57_n_0,decoder_trigger_i_58_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_37
       (.CI(decoder_trigger_reg_i_59_n_0),
        .CO({decoder_trigger_reg_i_37_n_0,NLW_decoder_trigger_reg_i_37_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_60_n_0,decoder_trigger_i_61_n_0,decoder_trigger_i_62_n_0,decoder_trigger_i_63_n_0}),
        .S({decoder_trigger_i_64_n_0,decoder_trigger_i_65_n_0,decoder_trigger_i_66_n_0,decoder_trigger_i_67_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_46
       (.CI(decoder_trigger_reg_i_68_n_0),
        .CO({decoder_trigger_reg_i_46_n_0,NLW_decoder_trigger_reg_i_46_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_69_n_0,decoder_trigger_i_70_n_0,decoder_trigger_i_71_n_0,decoder_trigger_i_72_n_0}),
        .S({decoder_trigger_i_73_n_0,decoder_trigger_i_74_n_0,decoder_trigger_i_75_n_0,decoder_trigger_i_76_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_59
       (.CI(\<const0> ),
        .CO({decoder_trigger_reg_i_59_n_0,NLW_decoder_trigger_reg_i_59_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_77_n_0,decoder_trigger_i_78_n_0,decoder_trigger_i_79_n_0,decoder_trigger_i_80_n_0}),
        .S({decoder_trigger_i_81_n_0,decoder_trigger_i_82_n_0,decoder_trigger_i_83_n_0,decoder_trigger_i_84_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_68
       (.CI(\<const0> ),
        .CO({decoder_trigger_reg_i_68_n_0,NLW_decoder_trigger_reg_i_68_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_85_n_0,decoder_trigger_i_86_n_0,decoder_trigger_i_87_n_0,decoder_trigger_i_88_n_0}),
        .S({decoder_trigger_i_89_n_0,decoder_trigger_i_90_n_0,decoder_trigger_i_91_n_0,decoder_trigger_i_92_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_7
       (.CI(decoder_trigger_reg_i_10_n_0),
        .CO({alu_eq,NLW_decoder_trigger_reg_i_7_CO_UNCONNECTED[1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,decoder_trigger_i_11_n_0,decoder_trigger_i_12_n_0,decoder_trigger_i_13_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_8
       (.CI(decoder_trigger_reg_i_14_n_0),
        .CO({alu_lts,NLW_decoder_trigger_reg_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_15_n_0,decoder_trigger_i_16_n_0,decoder_trigger_i_17_n_0,decoder_trigger_i_18_n_0}),
        .S({decoder_trigger_i_19_n_0,decoder_trigger_i_20_n_0,decoder_trigger_i_21_n_0,decoder_trigger_i_22_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 decoder_trigger_reg_i_9
       (.CI(decoder_trigger_reg_i_23_n_0),
        .CO({alu_ltu,NLW_decoder_trigger_reg_i_9_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({decoder_trigger_i_24_n_0,decoder_trigger_i_25_n_0,decoder_trigger_i_26_n_0,decoder_trigger_i_27_n_0}),
        .S({decoder_trigger_i_28_n_0,decoder_trigger_i_29_n_0,decoder_trigger_i_30_n_0,decoder_trigger_i_31_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    instr_add_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(instr_add0));
  FDRE instr_add_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_add0),
        .Q(instr_add),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    instr_addi_i_1
       (.I0(is_alu_reg_imm),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(instr_addi0));
  FDRE instr_addi_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_addi0),
        .Q(instr_addi),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    instr_and_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(instr_and0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    instr_and_i_2
       (.I0(\mem_rdata_q_reg_n_0_[30] ),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(\mem_rdata_q_reg_n_0_[27] ),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .I4(\mem_rdata_q_reg_n_0_[25] ),
        .I5(instr_rdcycle_i_3_n_0),
        .O(instr_and_i_2_n_0));
  FDRE instr_and_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_and0),
        .Q(instr_and),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_andi_i_1
       (.I0(is_alu_reg_imm),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(instr_andi0));
  FDRE instr_andi_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_andi0),
        .Q(instr_andi),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    instr_auipc_i_1
       (.I0(\mem_rdata_q[4]_i_1_n_0 ),
        .I1(\mem_rdata_q_reg[5]_0 ),
        .I2(instr_auipc_i_2_n_0),
        .I3(\mem_rdata_q[2]_i_1_n_0 ),
        .O(instr_auipc_i_1_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    instr_auipc_i_2
       (.I0(\mem_rdata_q[1]_i_1_n_0 ),
        .I1(is_beq_bne_blt_bge_bltu_bgeu_reg_0),
        .I2(\decoded_imm_uj_reg[29]_0 ),
        .I3(Q[0]),
        .I4(\mem_rdata_q[3]_i_1_n_0 ),
        .I5(\mem_rdata_q[6]_i_1_n_0 ),
        .O(instr_auipc_i_2_n_0));
  FDRE instr_auipc_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(instr_auipc_i_1_n_0),
        .Q(instr_auipc),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    instr_beq_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(instr_beq0));
  FDRE instr_beq_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_beq0),
        .Q(instr_beq),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    instr_bge_i_1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .O(instr_bge_i_1_n_0));
  FDRE instr_bge_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bge_i_1_n_0),
        .Q(instr_bge),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_bgeu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(instr_bgeu0));
  FDRE instr_bgeu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bgeu0),
        .Q(instr_bgeu),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_blt_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(instr_blt0));
  FDRE instr_blt_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_blt0),
        .Q(instr_blt),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_bltu_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(instr_bltu0));
  FDRE instr_bltu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bltu0),
        .Q(instr_bltu),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_bne_i_1
       (.I0(is_beq_bne_blt_bge_bltu_bgeu),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(instr_bne0));
  FDRE instr_bne_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_bne0),
        .Q(instr_bne),
        .R(cpu_reset));
  LUT5 #(
    .INIT(32'h00000040)) 
    instr_ecall_ebreak_i_1
       (.I0(instr_rdinstr_i_3_n_0),
        .I1(instr_ecall_ebreak_i_2_n_0),
        .I2(instr_ecall_ebreak_i_3_n_0),
        .I3(instr_ecall_ebreak_i_4_n_0),
        .I4(instr_ecall_ebreak_i_5_n_0),
        .O(instr_ecall_ebreak0));
  LUT4 #(
    .INIT(16'h0040)) 
    instr_ecall_ebreak_i_2
       (.I0(\mem_rdata_q_reg_n_0_[2] ),
        .I1(\mem_rdata_q_reg_n_0_[5] ),
        .I2(\mem_rdata_q_reg_n_0_[4] ),
        .I3(instr_ecall_ebreak_i_6_n_0),
        .O(instr_ecall_ebreak_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    instr_ecall_ebreak_i_3
       (.I0(\mem_rdata_q_reg_n_0_[29] ),
        .I1(\mem_rdata_q_reg_n_0_[28] ),
        .I2(\mem_rdata_q_reg[15]_0 ),
        .I3(\mem_rdata_q_reg_n_0_[21] ),
        .I4(\mem_rdata_q_reg_n_0_[22] ),
        .I5(\mem_rdata_q_reg_n_0_[23] ),
        .O(instr_ecall_ebreak_i_3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_ecall_ebreak_i_4
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .O(instr_ecall_ebreak_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    instr_ecall_ebreak_i_5
       (.I0(\mem_rdata_q_reg[8]_0 ),
        .I1(\mem_rdata_q_reg[11]_0 ),
        .I2(\mem_rdata_q_reg[9]_0 ),
        .I3(\mem_rdata_q_reg[7]_0 ),
        .I4(\mem_rdata_q_reg[10]_0 ),
        .I5(instr_ecall_ebreak_i_7_n_0),
        .O(instr_ecall_ebreak_i_5_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    instr_ecall_ebreak_i_6
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(instr_ecall_ebreak_i_6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    instr_ecall_ebreak_i_7
       (.I0(\mem_rdata_q_reg_n_0_[31] ),
        .I1(\mem_rdata_q_reg_n_0_[30] ),
        .O(instr_ecall_ebreak_i_7_n_0));
  FDRE instr_ecall_ebreak_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_ecall_ebreak0),
        .Q(instr_ecall_ebreak),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'h2)) 
    instr_jal_i_1
       (.I0(mem_do_rinst_reg_n_0),
        .I1(pcpi_mul_n_2),
        .O(instr_lui0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h00000000A8080000)) 
    instr_jal_i_4
       (.I0(\mem_rdata_q_reg[5]_0 ),
        .I1(Q[3]),
        .I2(\decoded_imm_uj_reg[29]_0 ),
        .I3(instr_jalr_reg_0),
        .I4(\mem_rdata_q[2]_i_1_n_0 ),
        .I5(\mem_rdata_q[4]_i_1_n_0 ),
        .O(\mem_rdata_q_reg[6]_0 ));
  FDRE instr_jal_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(instr_jal_reg_0),
        .Q(instr_jal),
        .R(\<const0> ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h5404500004040000)) 
    instr_jalr_i_2
       (.I0(\mem_rdata_q[3]_i_1_n_0 ),
        .I1(Q[0]),
        .I2(\decoded_imm_uj_reg[29]_0 ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu_reg_0),
        .I4(Q[1]),
        .I5(is_beq_bne_blt_bge_bltu_bgeu_reg_1),
        .O(\mem_rdata_q_reg[0]_0 ));
  FDRE instr_jalr_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(instr_jalr0),
        .Q(instr_jalr),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'h01)) 
    instr_lb_i_1
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(instr_lb_i_1_n_0));
  FDRE instr_lb_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lb_i_1_n_0),
        .Q(instr_lb),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h04)) 
    instr_lbu_i_1
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[5]),
        .O(instr_lbu_i_1_n_0));
  FDRE instr_lbu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lbu_i_1_n_0),
        .Q(instr_lbu),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h04)) 
    instr_lh_i_1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .O(instr_lh_i_1_n_0));
  FDRE instr_lh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lh_i_1_n_0),
        .Q(instr_lh),
        .R(instr_lhu_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    instr_lhu_i_1
       (.I0(decoder_pseudo_trigger_reg_n_0),
        .I1(decoder_trigger_reg_n_0),
        .I2(is_lb_lh_lw_lbu_lhu),
        .O(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h08)) 
    instr_lhu_i_2
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(instr_lhu_i_2_n_0));
  FDRE instr_lhu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lhu_i_2_n_0),
        .Q(instr_lhu),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    instr_lui_i_1
       (.I0(\mem_rdata_q_reg[5]_0 ),
        .I1(\mem_rdata_q[4]_i_1_n_0 ),
        .I2(instr_auipc_i_2_n_0),
        .I3(\mem_rdata_q[2]_i_1_n_0 ),
        .O(instr_lui_i_1_n_0));
  FDRE instr_lui_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(instr_lui_i_1_n_0),
        .Q(instr_lui),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h02)) 
    instr_lw_i_1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .O(instr_lw_i_1_n_0));
  FDRE instr_lw_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_lw_i_1_n_0),
        .Q(instr_lw),
        .R(instr_lhu_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    instr_or_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(instr_or0));
  FDRE instr_or_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_or0),
        .Q(instr_or),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_ori_i_1
       (.I0(is_alu_reg_imm),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(instr_ori0));
  FDRE instr_ori_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_ori0),
        .Q(instr_ori),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    instr_rdcycle_i_1
       (.I0(instr_rdcycle_i_2_n_0),
        .I1(instr_rdcycle_i_3_n_0),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\mem_rdata_q_reg_n_0_[30] ),
        .I5(instr_rdinstr_i_3_n_0),
        .O(instr_rdcycle0));
  LUT3 #(
    .INIT(8'h02)) 
    instr_rdcycle_i_2
       (.I0(instr_rdinstrh_i_3_n_0),
        .I1(\mem_rdata_q_reg_n_0_[21] ),
        .I2(\mem_rdata_q_reg[15]_0 ),
        .O(instr_rdcycle_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    instr_rdcycle_i_3
       (.I0(\mem_rdata_q_reg_n_0_[28] ),
        .I1(\mem_rdata_q_reg_n_0_[29] ),
        .O(instr_rdcycle_i_3_n_0));
  FDRE instr_rdcycle_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycle0),
        .Q(instr_rdcycle),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    instr_rdcycleh_i_1
       (.I0(\mem_rdata_q_reg[15]_0 ),
        .I1(\mem_rdata_q_reg_n_0_[21] ),
        .I2(instr_rdinstrh_i_3_n_0),
        .I3(instr_rdcycleh_i_2_n_0),
        .I4(\mem_rdata_q_reg_n_0_[27] ),
        .I5(instr_rdcycleh_i_3_n_0),
        .O(instr_rdcycleh0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdcycleh_i_2
       (.I0(\mem_rdata_q_reg_n_0_[25] ),
        .I1(\mem_rdata_q_reg_n_0_[24] ),
        .I2(\mem_rdata_q_reg_n_0_[26] ),
        .I3(Q[6]),
        .O(instr_rdcycleh_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    instr_rdcycleh_i_3
       (.I0(\mem_rdata_q_reg_n_0_[28] ),
        .I1(\mem_rdata_q_reg_n_0_[29] ),
        .I2(Q[4]),
        .I3(\mem_rdata_q_reg_n_0_[30] ),
        .I4(instr_rdinstr_i_4_n_0),
        .O(instr_rdcycleh_i_3_n_0));
  FDRE instr_rdcycleh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdcycleh0),
        .Q(instr_rdcycleh),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    instr_rdinstr_i_1
       (.I0(instr_rdinstrh_i_3_n_0),
        .I1(\mem_rdata_q_reg_n_0_[28] ),
        .I2(\mem_rdata_q_reg_n_0_[29] ),
        .I3(Q[4]),
        .I4(instr_rdinstr_i_2_n_0),
        .I5(instr_rdinstr_i_3_n_0),
        .O(instr_rdinstr0));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    instr_rdinstr_i_2
       (.I0(\mem_rdata_q_reg_n_0_[30] ),
        .I1(\mem_rdata_q_reg_n_0_[20] ),
        .I2(Q[6]),
        .I3(\mem_rdata_q_reg_n_0_[21] ),
        .I4(\mem_rdata_q_reg[15]_0 ),
        .O(instr_rdinstr_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    instr_rdinstr_i_3
       (.I0(instr_rdinstr_i_4_n_0),
        .I1(\mem_rdata_q_reg_n_0_[24] ),
        .I2(\mem_rdata_q_reg_n_0_[25] ),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .I4(\mem_rdata_q_reg_n_0_[27] ),
        .O(instr_rdinstr_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    instr_rdinstr_i_4
       (.I0(\mem_rdata_q_reg_n_0_[19] ),
        .I1(\mem_rdata_q_reg_n_0_[18] ),
        .I2(\mem_rdata_q_reg_n_0_[17] ),
        .I3(\mem_rdata_q_reg_n_0_[16] ),
        .O(instr_rdinstr_i_4_n_0));
  FDRE instr_rdinstr_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstr0),
        .Q(instr_rdinstr),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'h2)) 
    instr_rdinstrh_i_1
       (.I0(decoder_trigger_reg_n_0),
        .I1(decoder_pseudo_trigger_reg_n_0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub0));
  LUT2 #(
    .INIT(4'h2)) 
    instr_rdinstrh_i_2
       (.I0(instr_rdinstrh_i_3_n_0),
        .I1(instr_rdinstrh_i_4_n_0),
        .O(instr_rdinstrh0));
  LUT5 #(
    .INIT(32'h00000080)) 
    instr_rdinstrh_i_3
       (.I0(instr_ecall_ebreak_i_2_n_0),
        .I1(\mem_rdata_q_reg_n_0_[31] ),
        .I2(Q[5]),
        .I3(\mem_rdata_q_reg_n_0_[22] ),
        .I4(\mem_rdata_q_reg_n_0_[23] ),
        .O(instr_rdinstrh_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    instr_rdinstrh_i_4
       (.I0(instr_rdcycleh_i_3_n_0),
        .I1(\mem_rdata_q_reg_n_0_[21] ),
        .I2(\mem_rdata_q_reg_n_0_[20] ),
        .I3(\mem_rdata_q_reg_n_0_[27] ),
        .I4(\mem_rdata_q_reg[15]_0 ),
        .I5(instr_rdcycleh_i_2_n_0),
        .O(instr_rdinstrh_i_4_n_0));
  FDRE instr_rdinstrh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_rdinstrh0),
        .Q(instr_rdinstrh),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'h0002)) 
    instr_sb_i_1
       (.I0(is_sb_sh_sw),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(instr_sb0));
  FDRE instr_sb_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sb0),
        .Q(instr_sb),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_sh_i_1
       (.I0(is_sb_sh_sw),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .O(instr_sh0));
  FDRE instr_sh_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sh0),
        .Q(instr_sh),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    instr_sll_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(instr_sll0));
  FDRE instr_sll_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sll0),
        .Q(instr_sll),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    instr_slli_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_imm),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(instr_slli0));
  FDRE instr_slli_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slli0),
        .Q(instr_slli),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    instr_slt_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[4]),
        .O(instr_slt0));
  FDRE instr_slt_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slt0),
        .Q(instr_slt),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_slti_i_1
       (.I0(is_alu_reg_imm),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .O(instr_slti0));
  FDRE instr_slti_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_slti0),
        .Q(instr_slti),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    instr_sltiu_i_1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(is_alu_reg_imm),
        .O(instr_sltiu_i_1_n_0));
  FDRE instr_sltiu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltiu_i_1_n_0),
        .Q(instr_sltiu),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    instr_sltu_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(instr_sltu0));
  FDRE instr_sltu_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sltu0),
        .Q(instr_sltu),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    instr_sra_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_sra_i_2_n_0),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(instr_sra_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    instr_sra_i_2
       (.I0(\mem_rdata_q_reg_n_0_[27] ),
        .I1(\mem_rdata_q_reg_n_0_[26] ),
        .I2(\mem_rdata_q_reg_n_0_[25] ),
        .I3(instr_rdcycle_i_3_n_0),
        .I4(\mem_rdata_q_reg_n_0_[30] ),
        .I5(\mem_rdata_q_reg_n_0_[31] ),
        .O(instr_sra_i_2_n_0));
  FDRE instr_sra_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sra_i_1_n_0),
        .Q(instr_sra),
        .R(cpu_reset));
  LUT5 #(
    .INIT(32'h00008000)) 
    instr_srai_i_1
       (.I0(instr_sra_i_2_n_0),
        .I1(Q[6]),
        .I2(is_alu_reg_imm),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(instr_srai0));
  FDRE instr_srai_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srai0),
        .Q(instr_srai),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    instr_srl_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(instr_srl_i_1_n_0));
  FDRE instr_srl_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srl_i_1_n_0),
        .Q(instr_srl),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    instr_srli_i_1
       (.I0(Q[6]),
        .I1(is_alu_reg_imm),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(instr_and_i_2_n_0),
        .O(instr_srli0));
  FDRE instr_srli_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_srli0),
        .Q(instr_srli),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    instr_sub_i_1
       (.I0(is_alu_reg_reg),
        .I1(instr_sra_i_2_n_0),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(instr_sub0));
  FDRE instr_sub_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sub0),
        .Q(instr_sub),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    instr_sw_i_1
       (.I0(is_sb_sh_sw),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[4]),
        .O(instr_sw0));
  FDRE instr_sw_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_sw0),
        .Q(instr_sw),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    instr_xor_i_1
       (.I0(instr_and_i_2_n_0),
        .I1(is_alu_reg_reg),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[5]),
        .O(instr_xor0));
  FDRE instr_xor_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xor0),
        .Q(instr_xor),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    instr_xori_i_1
       (.I0(is_alu_reg_imm),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(instr_xori0));
  FDRE instr_xori_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(instr_xori0),
        .Q(instr_xori),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    is_alu_reg_imm_i_1
       (.I0(\mem_rdata_q[4]_i_1_n_0 ),
        .I1(\mem_rdata_q_reg[5]_0 ),
        .I2(instr_auipc_i_2_n_0),
        .I3(\mem_rdata_q[2]_i_1_n_0 ),
        .O(is_alu_reg_imm_i_1_n_0));
  FDRE is_alu_reg_imm_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(is_alu_reg_imm_i_1_n_0),
        .Q(is_alu_reg_imm),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    is_alu_reg_reg_i_1
       (.I0(\mem_rdata_q_reg[5]_0 ),
        .I1(\mem_rdata_q[4]_i_1_n_0 ),
        .I2(instr_auipc_i_2_n_0),
        .I3(\mem_rdata_q[2]_i_1_n_0 ),
        .O(is_alu_reg_reg_i_1_n_0));
  FDRE is_alu_reg_reg_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(is_alu_reg_reg_i_1_n_0),
        .Q(is_alu_reg_reg),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    is_beq_bne_blt_bge_bltu_bgeu_i_1
       (.I0(\mem_rdata_q_reg[0]_0 ),
        .I1(\mem_rdata_q[4]_i_1_n_0 ),
        .I2(\mem_rdata_q[2]_i_1_n_0 ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu_reg_2),
        .I4(instr_lui0),
        .I5(is_beq_bne_blt_bge_bltu_bgeu),
        .O(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0));
  FDRE is_beq_bne_blt_bge_bltu_bgeu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_beq_bne_blt_bge_bltu_bgeu_i_1_n_0),
        .Q(is_beq_bne_blt_bge_bltu_bgeu),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    is_compare_i_1
       (.I0(instr_slti),
        .I1(instr_sltiu),
        .I2(is_beq_bne_blt_bge_bltu_bgeu),
        .I3(is_compare_i_2_n_0),
        .I4(is_lui_auipc_jal_jalr_addi_add_sub0),
        .I5(cpu_reset),
        .O(is_compare_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    is_compare_i_2
       (.I0(instr_slt),
        .I1(instr_sltu),
        .O(is_compare_i_2_n_0));
  FDRE is_compare_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_compare_i_1_n_0),
        .Q(is_compare),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hEAEE)) 
    is_jalr_addi_slti_sltiu_xori_ori_andi_i_1
       (.I0(instr_jalr),
        .I1(is_alu_reg_imm),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(is_jalr_addi_slti_sltiu_xori_ori_andi0));
  FDRE is_jalr_addi_slti_sltiu_xori_ori_andi_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_jalr_addi_slti_sltiu_xori_ori_andi0),
        .Q(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    is_lb_lh_lw_lbu_lhu_i_1
       (.I0(\mem_rdata_q_reg[5]_0 ),
        .I1(\mem_rdata_q[2]_i_1_n_0 ),
        .I2(instr_auipc_i_2_n_0),
        .I3(\mem_rdata_q[4]_i_1_n_0 ),
        .O(is_lb_lh_lw_lbu_lhu_i_1_n_0));
  FDRE is_lb_lh_lw_lbu_lhu_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(is_lb_lh_lw_lbu_lhu_i_1_n_0),
        .Q(is_lb_lh_lw_lbu_lhu),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lbu_lhu_lw_i_1
       (.I0(instr_lw),
        .I1(instr_lbu),
        .I2(instr_lhu),
        .O(is_lbu_lhu_lw_i_1_n_0));
  FDRE is_lbu_lhu_lw_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_lbu_lhu_lw_i_1_n_0),
        .Q(is_lbu_lhu_lw),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    is_lui_auipc_jal_jalr_addi_add_sub_i_1
       (.I0(instr_add),
        .I1(instr_addi),
        .I2(instr_sub),
        .I3(instr_jalr),
        .I4(pcpi_mul_n_81),
        .I5(is_lui_auipc_jal_jalr_addi_add_sub0),
        .O(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0));
  FDRE is_lui_auipc_jal_jalr_addi_add_sub_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_lui_auipc_jal_jalr_addi_add_sub_i_1_n_0),
        .Q(is_lui_auipc_jal_jalr_addi_add_sub),
        .R(\<const0> ));
  FDRE is_lui_auipc_jal_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_mul_n_81),
        .Q(is_lui_auipc_jal),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    is_sb_sh_sw_i_1
       (.I0(\mem_rdata_q_reg[5]_0 ),
        .I1(\mem_rdata_q[2]_i_1_n_0 ),
        .I2(instr_auipc_i_2_n_0),
        .I3(\mem_rdata_q[4]_i_1_n_0 ),
        .O(is_sb_sh_sw_i_1_n_0));
  FDRE is_sb_sh_sw_reg
       (.C(clk_IBUF_BUFG),
        .CE(instr_lui0),
        .D(is_sb_sh_sw_i_1_n_0),
        .Q(is_sb_sh_sw),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h000000000B000000)) 
    is_slli_srli_srai_i_1
       (.I0(Q[6]),
        .I1(\mem_rdata_q_reg_n_0_[30] ),
        .I2(\mem_rdata_q_reg_n_0_[31] ),
        .I3(is_slli_srli_srai_i_2_n_0),
        .I4(is_alu_reg_imm),
        .I5(is_slli_srli_srai_i_3_n_0),
        .O(is_slli_srli_srai0));
  LUT5 #(
    .INIT(32'h00000001)) 
    is_slli_srli_srai_i_2
       (.I0(\mem_rdata_q_reg_n_0_[29] ),
        .I1(\mem_rdata_q_reg_n_0_[28] ),
        .I2(\mem_rdata_q_reg_n_0_[25] ),
        .I3(\mem_rdata_q_reg_n_0_[26] ),
        .I4(\mem_rdata_q_reg_n_0_[27] ),
        .O(is_slli_srli_srai_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    is_slli_srli_srai_i_3
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(is_slli_srli_srai_i_3_n_0));
  FDRE is_slli_srli_srai_reg
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(is_slli_srli_srai0),
        .Q(is_slli_srli_srai),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_slti_blt_slt_i_1
       (.I0(instr_slt),
        .I1(instr_slti),
        .I2(instr_blt),
        .O(is_slti_blt_slt_i_1_n_0));
  FDRE is_slti_blt_slt_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_slti_blt_slt_i_1_n_0),
        .Q(is_slti_blt_slt),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFE)) 
    is_sltiu_bltu_sltu_i_1
       (.I0(instr_sltu),
        .I1(instr_sltiu),
        .I2(instr_bltu),
        .O(is_sltiu_bltu_sltu_i_1_n_0));
  FDRE is_sltiu_bltu_sltu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(is_sltiu_bltu_sltu_i_1_n_0),
        .Q(is_sltiu_bltu_sltu),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hEFE0FFFFEFE00000)) 
    latched_branch_i_1
       (.I0(decoder_trigger_i_4_n_0),
        .I1(latched_branch_i_2_n_0),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(latched_branch_i_3_n_0),
        .I4(latched_branch),
        .I5(latched_branch_reg_n_0),
        .O(latched_branch_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    latched_branch_i_2
       (.I0(instr_jalr),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .O(latched_branch_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    latched_branch_i_3
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .O(latched_branch_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    latched_branch_i_4
       (.I0(\cpu_state_reg[5]_0 ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(\cpu_state_reg_n_0_[1] ),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\cpu_state_reg_n_0_[3] ),
        .O(latched_branch));
  FDRE latched_branch_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_branch_i_1_n_0),
        .Q(latched_branch_reg_n_0),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'hFFFF23F300002000)) 
    latched_is_lh_i_1
       (.I0(instr_lh),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(\mem_wordsize[1]_i_4_n_0 ),
        .I4(latched_is_lh_i_2_n_0),
        .I5(latched_is_lh_reg_n_0),
        .O(latched_is_lh_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    latched_is_lh_i_2
       (.I0(\cpu_state_reg_n_0_[7] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg[5]_0 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .O(latched_is_lh_i_2_n_0));
  FDRE latched_is_lh_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_is_lh_i_1_n_0),
        .Q(latched_is_lh_reg_n_0),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'hFFFF23F300002000)) 
    latched_is_lu_i_1
       (.I0(is_lbu_lhu_lw),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(\mem_wordsize[1]_i_4_n_0 ),
        .I4(latched_is_lh_i_2_n_0),
        .I5(latched_is_lu_reg_n_0),
        .O(latched_is_lu_i_1_n_0));
  FDRE latched_is_lu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_is_lu_i_1_n_0),
        .Q(latched_is_lu_reg_n_0),
        .R(cpu_reset));
  LUT5 #(
    .INIT(32'h00200000)) 
    \latched_rd[4]_i_1 
       (.I0(\latched_rd[4]_i_3_n_0 ),
        .I1(cpu_reset),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\latched_rd[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02200200)) 
    \latched_rd[4]_i_2 
       (.I0(\latched_rd[4]_i_3_n_0 ),
        .I1(cpu_reset),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(is_beq_bne_blt_bge_bltu_bgeu),
        .O(\latched_rd[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \latched_rd[4]_i_3 
       (.I0(\cpu_state_reg_n_0_[1] ),
        .I1(\cpu_state_reg_n_0_[0] ),
        .I2(\cpu_state_reg_n_0_[7] ),
        .I3(\cpu_state_reg[5]_0 ),
        .O(\latched_rd[4]_i_3_n_0 ));
  FDRE \latched_rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_0 ),
        .D(decoded_rd[0]),
        .Q(latched_rd[0]),
        .R(\latched_rd[4]_i_1_n_0 ));
  FDRE \latched_rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_0 ),
        .D(decoded_rd[1]),
        .Q(latched_rd[1]),
        .R(\latched_rd[4]_i_1_n_0 ));
  FDRE \latched_rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_0 ),
        .D(decoded_rd[2]),
        .Q(latched_rd[2]),
        .R(\latched_rd[4]_i_1_n_0 ));
  FDRE \latched_rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_0 ),
        .D(decoded_rd[3]),
        .Q(latched_rd[3]),
        .R(\latched_rd[4]_i_1_n_0 ));
  FDRE \latched_rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\latched_rd[4]_i_2_n_0 ),
        .D(decoded_rd[4]),
        .Q(latched_rd[4]),
        .R(\latched_rd[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF7F70020)) 
    latched_stalu_i_1
       (.I0(\latched_rd[4]_i_3_n_0 ),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(is_beq_bne_blt_bge_bltu_bgeu),
        .I4(latched_stalu_reg_n_0),
        .O(latched_stalu_i_1_n_0));
  FDRE latched_stalu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(latched_stalu_i_1_n_0),
        .Q(latched_stalu_reg_n_0),
        .R(cpu_reset));
  LUT4 #(
    .INIT(16'hBFAA)) 
    latched_store_i_2
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(decoder_trigger_i_5_n_0),
        .I2(is_beq_bne_blt_bge_bltu_bgeu),
        .I3(\cpu_state_reg_n_0_[3] ),
        .O(latched_store_i_2_n_0));
  LUT4 #(
    .INIT(16'hAABE)) 
    latched_store_i_3
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\cpu_state_reg[5]_0 ),
        .O(latched_store_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEEEEEEEEE)) 
    latched_store_i_5
       (.I0(\cpu_state_reg_n_0_[7] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg[5]_0 ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(latched_store_i_5_n_0));
  FDRE latched_store_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_div_n_5),
        .Q(latched_store_reg_n_0),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[10]_i_1 
       (.I0(\reg_op1_reg_n_0_[10] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[10]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[10] ),
        .O(\mem_addr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[11]_i_1 
       (.I0(\reg_op1_reg_n_0_[11] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[11]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[11] ),
        .O(\mem_addr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[12]_i_1 
       (.I0(\reg_op1_reg_n_0_[12] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[12]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[12] ),
        .O(\mem_addr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[13]_i_1 
       (.I0(\reg_op1_reg_n_0_[13] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[13]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[13] ),
        .O(\mem_addr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[14]_i_1 
       (.I0(\reg_op1_reg_n_0_[14] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[14]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[14] ),
        .O(\mem_addr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[15]_i_1 
       (.I0(\reg_op1_reg_n_0_[15] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[15]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[15] ),
        .O(\mem_addr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[29]_i_1 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[29]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[29] ),
        .O(\mem_addr[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[2]_i_1 
       (.I0(\reg_op1_reg_n_0_[2] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[2]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[2] ),
        .O(\mem_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[30]_i_1 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[30]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[30] ),
        .O(\mem_addr[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202020002020202)) 
    \mem_addr[31]_i_1 
       (.I0(mem_instr_reg_rep__0_0),
        .I1(\mem_state_reg_n_0_[1] ),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(mem_do_rdata),
        .I4(mem_do_wdata),
        .I5(\mem_addr[31]_i_4_n_0 ),
        .O(mem_instr3_out));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[31]_i_2 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[31]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[31] ),
        .O(\mem_addr[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_addr[31]_i_4 
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(mem_do_rinst_reg_n_0),
        .O(\mem_addr[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mem_addr[31]_i_5 
       (.I0(latched_store_reg_n_0),
        .I1(latched_branch_reg_n_0),
        .O(\mem_addr[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[3]_i_1 
       (.I0(\reg_op1_reg_n_0_[3] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[3]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[3] ),
        .O(\mem_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[4]_i_1 
       (.I0(\reg_op1_reg_n_0_[4] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[4]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[4] ),
        .O(\mem_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[5]_i_1 
       (.I0(\reg_op1_reg_n_0_[5] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[5]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[5] ),
        .O(\mem_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[6]_i_1 
       (.I0(\reg_op1_reg_n_0_[6] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[6]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[6] ),
        .O(\mem_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[7]_i_1 
       (.I0(\reg_op1_reg_n_0_[7] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[7]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[7] ),
        .O(\mem_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[8]_i_1 
       (.I0(\reg_op1_reg_n_0_[8] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[8]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[8] ),
        .O(\mem_addr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE02FEFEFE020202)) 
    \mem_addr[9]_i_1 
       (.I0(\reg_op1_reg_n_0_[9] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(mem_do_rinst_reg_n_0),
        .I3(reg_next_pc_reg[9]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(\reg_out_reg_n_0_[9] ),
        .O(\mem_addr[9]_i_1_n_0 ));
  FDRE \mem_addr_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[10]_i_1_n_0 ),
        .Q(p_2_in[10]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[11]_i_1_n_0 ),
        .Q(p_2_in[11]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[12]_i_1_n_0 ),
        .Q(p_2_in[12]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[13]_i_1_n_0 ),
        .Q(p_2_in[13]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[14]_i_1_n_0 ),
        .Q(\mem_addr_reg[31]_0 [3]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[15]_i_1_n_0 ),
        .Q(p_2_in[15]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[29]_i_1_n_0 ),
        .Q(\mem_addr_reg[31]_0 [4]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[2]_i_1_n_0 ),
        .Q(\mem_addr_reg[31]_0 [0]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[30]_i_1_n_0 ),
        .Q(\mem_addr_reg[31]_0 [5]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[31]_i_2_n_0 ),
        .Q(\mem_addr_reg[31]_0 [6]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[3]_i_1_n_0 ),
        .Q(\mem_addr_reg[31]_0 [1]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[4]_i_1_n_0 ),
        .Q(\mem_addr_reg[31]_0 [2]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[5]_i_1_n_0 ),
        .Q(p_2_in[5]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[6]_i_1_n_0 ),
        .Q(p_2_in[6]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[7]_i_1_n_0 ),
        .Q(p_2_in[7]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[8]_i_1_n_0 ),
        .Q(p_2_in[8]),
        .R(\<const0> ));
  FDRE \mem_addr_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_addr[9]_i_1_n_0 ),
        .Q(p_2_in[9]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h00000000AA2AAAEA)) 
    mem_do_prefetch_i_1
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(cpuregs_reg_r1_0_31_0_5_i_8_n_0),
        .I2(decoder_trigger_reg_n_0),
        .I3(instr_jal),
        .I4(instr_jalr),
        .I5(mem_do_rinst_reg_0),
        .O(mem_do_prefetch_i_1_n_0));
  FDRE mem_do_prefetch_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_do_prefetch_i_1_n_0),
        .Q(mem_do_prefetch_reg_n_0),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    mem_do_rdata_i_1
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(mem_do_rdata_i_2_n_0),
        .I2(pcpi_mul_n_42),
        .I3(mem_do_rinst_reg_0),
        .I4(mem_do_rdata),
        .O(mem_do_rdata_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    mem_do_rdata_i_2
       (.I0(\cpu_state_reg_n_0_[3] ),
        .I1(cpu_reset),
        .I2(\cpu_state_reg_n_0_[7] ),
        .O(mem_do_rdata_i_2_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h171717171F1F1FFF)) 
    mem_do_rdata_i_4
       (.I0(\mem_state_reg_n_0_[0] ),
        .I1(\mem_state_reg_n_0_[1] ),
        .I2(\decoded_imm_uj_reg[29]_0 ),
        .I3(mem_do_wdata),
        .I4(mem_do_rdata),
        .I5(mem_do_rinst_reg_n_0),
        .O(\mem_state_reg[0]_0 ));
  FDRE mem_do_rdata_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_do_rdata_i_1_n_0),
        .Q(mem_do_rdata),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'h8A)) 
    mem_do_rinst_i_3
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(mem_do_rinst_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    mem_do_rinst_i_5
       (.I0(decoder_trigger_i_5_n_0),
        .I1(is_beq_bne_blt_bge_bltu_bgeu),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\cpu_state_reg_n_0_[3] ),
        .I4(cpu_reset),
        .I5(\latched_rd[4]_i_3_n_0 ),
        .O(mem_do_rinst_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDDDF)) 
    mem_do_rinst_i_6
       (.I0(pcpi_mul_n_5),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\cpu_state_reg[5]_0 ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(\cpu_state_reg_n_0_[7] ),
        .I5(cpu_reset),
        .O(mem_do_rinst_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD0000)) 
    mem_do_rinst_i_7
       (.I0(pcpi_mul_n_80),
        .I1(mem_do_rinst_i_8_n_0),
        .I2(pcpi_mul_n_82),
        .I3(pcpi_mul_n_83),
        .I4(is_lb_lh_lw_lbu_lhu),
        .I5(\cpu_state[3]_i_2_n_0 ),
        .O(mem_do_rinst_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_do_rinst_i_8
       (.I0(instr_jalr),
        .I1(instr_lui),
        .I2(instr_auipc),
        .I3(instr_jal),
        .O(mem_do_rinst_i_8_n_0));
  FDRE mem_do_rinst_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_div_n_1),
        .Q(mem_do_rinst_reg_n_0),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h5557555500030000)) 
    mem_do_wdata_i_1
       (.I0(mem_do_rinst_reg_0),
        .I1(mem_do_rdata_i_2_n_0),
        .I2(\cpu_state_reg_n_0_[6] ),
        .I3(\cpu_state_reg[5]_0 ),
        .I4(pcpi_mul_n_41),
        .I5(mem_do_wdata),
        .O(mem_do_wdata_i_1_n_0));
  FDRE mem_do_wdata_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_do_wdata_i_1_n_0),
        .Q(mem_do_wdata),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'h54)) 
    mem_instr_i_1
       (.I0(mem_do_wdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .O(mem_instr_i_1_n_0));
  (* ORIG_CELL_NAME = "mem_instr_reg" *) 
  FDRE mem_instr_reg
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(mem_instr_i_1_n_0),
        .Q(mem_instr_reg_0),
        .R(\<const0> ));
  (* ORIG_CELL_NAME = "mem_instr_reg" *) 
  FDRE mem_instr_reg_rep
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(mem_instr_rep_i_1_n_0),
        .Q(mem_instr_reg_rep_0),
        .R(\<const0> ));
  (* ORIG_CELL_NAME = "mem_instr_reg" *) 
  FDRE mem_instr_reg_rep__0
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(mem_instr_rep__0_i_1_n_0),
        .Q(mem_instr_reg_rep__0_n_0),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'h54)) 
    mem_instr_rep__0_i_1
       (.I0(mem_do_wdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .O(mem_instr_rep__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    mem_instr_rep_i_1
       (.I0(mem_do_wdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(mem_do_prefetch_reg_n_0),
        .O(mem_instr_rep_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[0] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[0] ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[10] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[10]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[10]_i_1 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .O(\mem_la_wdata_reg[10]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[11] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[11]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[11]_i_1 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[11] ),
        .O(\mem_la_wdata_reg[11]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[12] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[12]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[12] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[12]_i_1 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .O(\mem_la_wdata_reg[12]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[13] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[13]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[13] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[13]_i_1 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .O(\mem_la_wdata_reg[13]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[14] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[14]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[14]_i_1 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .O(\mem_la_wdata_reg[14]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[15] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[15]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[15]_i_1 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .O(\mem_la_wdata_reg[15]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[16] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[16]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[16] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[16]_i_1 
       (.I0(\reg_op2_reg_n_0_[16] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[0] ),
        .O(\mem_la_wdata_reg[16]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[17] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[17]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[17] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[17]_i_1 
       (.I0(\reg_op2_reg_n_0_[17] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[1] ),
        .O(\mem_la_wdata_reg[17]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[18] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[18]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[18] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[18]_i_1 
       (.I0(\reg_op2_reg_n_0_[18] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[2] ),
        .O(\mem_la_wdata_reg[18]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[19] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[19]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[19] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[19]_i_1 
       (.I0(\reg_op2_reg_n_0_[19] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[3] ),
        .O(\mem_la_wdata_reg[19]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[1] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[1] ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[20] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[20]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[20] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[20]_i_1 
       (.I0(\reg_op2_reg_n_0_[20] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[4] ),
        .O(\mem_la_wdata_reg[20]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[21] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[21]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[21] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[21]_i_1 
       (.I0(\reg_op2_reg_n_0_[21] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[5] ),
        .O(\mem_la_wdata_reg[21]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[22] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[22]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[22] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[22]_i_1 
       (.I0(\reg_op2_reg_n_0_[22] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[6] ),
        .O(\mem_la_wdata_reg[22]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[23] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[23]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[23] ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \mem_la_wdata_reg[23]_i_1 
       (.I0(\reg_op2_reg_n_0_[23] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op2_reg_n_0_[7] ),
        .O(\mem_la_wdata_reg[23]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[24] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[24]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[24] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[24]_i_1 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[24] ),
        .O(\mem_la_wdata_reg[24]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[25] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[25]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[25] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[25]_i_1 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[25] ),
        .O(\mem_la_wdata_reg[25]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[26] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[26]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[26] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[26]_i_1 
       (.I0(\reg_op2_reg_n_0_[2] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[10] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[26] ),
        .O(\mem_la_wdata_reg[26]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[27] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[27]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[27] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[27]_i_1 
       (.I0(\reg_op2_reg_n_0_[3] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[11] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[27] ),
        .O(\mem_la_wdata_reg[27]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[28] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[28]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[28] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[28]_i_1 
       (.I0(\reg_op2_reg_n_0_[4] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[12] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[28] ),
        .O(\mem_la_wdata_reg[28]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[29] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[29]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[29] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[29]_i_1 
       (.I0(\reg_op2_reg_n_0_[5] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[13] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[29] ),
        .O(\mem_la_wdata_reg[29]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[2] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[2] ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[30] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[30]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[30] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[30]_i_1 
       (.I0(\reg_op2_reg_n_0_[6] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[14] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[30] ),
        .O(\mem_la_wdata_reg[30]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[31] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[31]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[31] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_la_wdata_reg[31]_i_1 
       (.I0(\reg_op2_reg_n_0_[7] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[15] ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op2_reg_n_0_[31] ),
        .O(\mem_la_wdata_reg[31]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[3] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[3] ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[4] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[4] ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[5] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[5] ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[6] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[6] ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[7] 
       (.CLR(GND_2),
        .D(\reg_op2_reg_n_0_[7] ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[8] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[8]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[8]_i_1 
       (.I0(\reg_op2_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[8] ),
        .O(\mem_la_wdata_reg[8]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wdata_reg[9] 
       (.CLR(GND_2),
        .D(\mem_la_wdata_reg[9]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wdata_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_la_wdata_reg[9]_i_1 
       (.I0(\reg_op2_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\reg_op2_reg_n_0_[9] ),
        .O(\mem_la_wdata_reg[9]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[0] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[0]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_0_[0] ));
  LUT4 #(
    .INIT(16'h03F7)) 
    \mem_la_wstrb_reg[0]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .O(\mem_la_wstrb_reg[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[1] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[1]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'h03FB)) 
    \mem_la_wstrb_reg[1]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .O(\mem_la_wstrb_reg[1]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[2] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[2]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'hD0F3)) 
    \mem_la_wstrb_reg[2]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_la_wstrb_reg[2]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_la_wstrb_reg[3] 
       (.CLR(GND_2),
        .D(\mem_la_wstrb_reg[3]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(\mem_la_wstrb_reg_n_0_[3] ));
  LUT4 #(
    .INIT(16'hE0F3)) 
    \mem_la_wstrb_reg[3]_i_1 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .I3(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_la_wstrb_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[16]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[0]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[16]_i_2_n_0 ),
        .O(\mem_rdata_q[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[16]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(q_a[0]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[16]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[17]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[1]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[17]_i_2_n_0 ),
        .O(\mem_rdata_q[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[17]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(q_a[1]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[17]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[18]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[2]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[18]_i_2_n_0 ),
        .O(\mem_rdata_q[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[18]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(q_a[2]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[18]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[19]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[3]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[19]_i_2_n_0 ),
        .O(\mem_rdata_q[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[19]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(q_a[3]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[19]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[19]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h2E2EEE2E)) 
    \mem_rdata_q[1]_i_1 
       (.I0(Q[1]),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[1]_0 ),
        .I3(cpu_d_resp[0]),
        .I4(mem_instr_reg_rep_0),
        .O(\mem_rdata_q[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[20]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[4]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[20]_i_2_n_0 ),
        .O(\mem_rdata_q[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[20]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(q_a[4]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[20]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[21]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[5]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[21]_i_2_n_0 ),
        .O(\mem_rdata_q[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[21]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(q_a[5]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[21]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[22]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[6]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[22]_i_2_n_0 ),
        .O(\mem_rdata_q[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[22]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(q_a[6]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[22]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[23]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[7]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[23]_i_2_n_0 ),
        .O(\mem_rdata_q[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[23]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(q_a[7]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[23]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[24]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[8]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[24]_i_2_n_0 ),
        .O(\mem_rdata_q[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[24]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(\mem_rdata_q_reg[31]_3 [0]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[24]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[25]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[9]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[25]_i_2_n_0 ),
        .O(\mem_rdata_q[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[25]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(\mem_rdata_q_reg[31]_3 [1]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[25]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[26]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[10]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[26]_i_2_n_0 ),
        .O(\mem_rdata_q[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[26]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(\mem_rdata_q_reg[31]_3 [2]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[26]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[27]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[11]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[27]_i_2_n_0 ),
        .O(\mem_rdata_q[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[27]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(\mem_rdata_q_reg[31]_3 [3]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[27]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[28]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[12]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[28]_i_2_n_0 ),
        .O(\mem_rdata_q[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[28]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(\mem_rdata_q_reg[31]_3 [4]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[28]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[29]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[13]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[29]_i_2_n_0 ),
        .O(\mem_rdata_q[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[29]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(\mem_rdata_q_reg[31]_3 [5]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[29]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[29]_i_2_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h2E2EEE2E)) 
    \mem_rdata_q[2]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[2] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[2]_0 ),
        .I3(cpu_d_resp[1]),
        .I4(mem_instr_reg_rep_0),
        .O(\mem_rdata_q[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[30]_i_1 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[14]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[30]_i_2_n_0 ),
        .O(\mem_rdata_q[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[30]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(\mem_rdata_q_reg[31]_3 [6]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[30]_0 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \mem_rdata_q[31]_i_2 
       (.I0(mem_instr_reg_rep_0),
        .I1(sel_reg),
        .I2(ram_i_resp[15]),
        .I3(s_sel_reg),
        .I4(\mem_rdata_q[31]_i_3_n_0 ),
        .O(\mem_rdata_q[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFFFEFFFEFFFEF)) 
    \mem_rdata_q[31]_i_3 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_rdata_q_reg[31]_0 ),
        .I2(\mem_rdata_q_reg[31]_3 [7]),
        .I3(\mem_rdata_q_reg[31]_1 ),
        .I4(\mem_rdata_q_reg[31]_4 ),
        .I5(\mem_rdata_q_reg[31]_2 ),
        .O(\mem_rdata_q[31]_i_3_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h2E2EEE2E)) 
    \mem_rdata_q[3]_i_1 
       (.I0(Q[2]),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[3]_0 ),
        .I3(cpu_d_resp[2]),
        .I4(mem_instr_reg_rep_0),
        .O(\mem_rdata_q[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h2E2EEE2E)) 
    \mem_rdata_q[4]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[4] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[4]_0 ),
        .I3(cpu_d_resp[3]),
        .I4(mem_instr_reg_rep_0),
        .O(\mem_rdata_q[4]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h2E2EEE2E)) 
    \mem_rdata_q[5]_i_1 
       (.I0(\mem_rdata_q_reg_n_0_[5] ),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[5]_1 ),
        .I3(cpu_d_resp[4]),
        .I4(mem_instr_reg_rep_0),
        .O(\mem_rdata_q_reg[5]_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'h2E2EEE2E)) 
    \mem_rdata_q[6]_i_1 
       (.I0(Q[3]),
        .I1(\decoded_imm_uj_reg[29]_0 ),
        .I2(\mem_rdata_q_reg[6]_1 ),
        .I3(cpu_d_resp[5]),
        .I4(mem_instr_reg_rep_0),
        .O(\mem_rdata_q[6]_i_1_n_0 ));
  FDRE \mem_rdata_q_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\decoded_imm_uj_reg[14]_0 [0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[10]_1 ),
        .Q(\mem_rdata_q_reg[10]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[11]_1 ),
        .Q(\mem_rdata_q_reg[11]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\decoded_imm_uj_reg[14]_0 [1]),
        .Q(Q[4]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\decoded_imm_uj_reg[14]_0 [2]),
        .Q(Q[5]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\decoded_imm_uj_reg[14]_0 [3]),
        .Q(Q[6]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[15]_1 ),
        .Q(\mem_rdata_q_reg[15]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[16]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[17]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[18]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[19]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[19] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[20]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[20] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[21]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[22]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[23]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[23] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[24]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[24] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[25]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[26]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[27]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[27] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[28]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[29]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[2]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[30]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q[31]_i_2_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[31] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[3]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[4]_i_1_n_0 ),
        .Q(\mem_rdata_q_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q_reg[5]_0 ),
        .Q(\mem_rdata_q_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_rdata_q[6]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[7]_1 ),
        .Q(\mem_rdata_q_reg[7]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[8]_1 ),
        .Q(\mem_rdata_q_reg[8]_0 ),
        .R(\<const0> ));
  FDRE \mem_rdata_q_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_rdata_q_reg[7]_2 ),
        .D(\mem_rdata_q_reg[9]_1 ),
        .Q(\mem_rdata_q_reg[9]_0 ),
        .R(\<const0> ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[0] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[0]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[0]_i_1 
       (.I0(\mem_rdata_word_reg[0]_i_2_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[16]_i_1_n_0 ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[1] ),
        .I5(is_beq_bne_blt_bge_bltu_bgeu_reg_0),
        .O(\mem_rdata_word_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[0]_i_2 
       (.I0(\mem_rdata_q[16]_i_1_n_0 ),
        .I1(\mem_rdata_q[24]_i_1_n_0 ),
        .I2(is_beq_bne_blt_bge_bltu_bgeu_reg_0),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\mem_rdata_q_reg[8]_1 ),
        .O(\mem_rdata_word_reg[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \mem_rdata_word_reg[0]_i_8 
       (.I0(slaves_req[19]),
        .I1(slaves_req[17]),
        .I2(\mem_rdata_q[6]_i_5 [0]),
        .I3(slaves_req[18]),
        .O(slaves_resp));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[10] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[10]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[10]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[10]_i_1 
       (.I0(\mem_rdata_q_reg[10]_1 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_rdata_q[26]_i_1_n_0 ),
        .I4(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[10]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[11] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[11]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[11]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[11]_i_1 
       (.I0(\mem_rdata_q_reg[11]_1 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_rdata_q[27]_i_1_n_0 ),
        .I4(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[11]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[12] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[12]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[12]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[12]_i_1 
       (.I0(\mem_rdata_word_reg[4]_i_1_0 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_rdata_q[28]_i_1_n_0 ),
        .I4(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[12]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[13] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[13]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[13]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[13]_i_1 
       (.I0(\mem_rdata_word_reg[5]_i_1_0 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_rdata_q[29]_i_1_n_0 ),
        .I4(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[13]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[14] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[14]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[14]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[14]_i_1 
       (.I0(\mem_rdata_word_reg[6]_i_1_0 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_rdata_q[30]_i_1_n_0 ),
        .I4(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[14]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[15] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[15]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[15]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[15]_i_1 
       (.I0(\mem_rdata_q_reg[15]_1 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_rdata_q[31]_i_2_n_0 ),
        .I4(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[15]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[16] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[16]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[16]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[16]_i_1 
       (.I0(\mem_rdata_q[16]_i_1_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[16]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[17] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[17]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[17]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[17]_i_1 
       (.I0(\mem_rdata_q[17]_i_1_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[17]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[18] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[18]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[18]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[18]_i_1 
       (.I0(\mem_rdata_q[18]_i_1_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[18]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[19] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[19]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[19]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[19]_i_1 
       (.I0(\mem_rdata_q[19]_i_1_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[19]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[1] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[1]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[1]_i_1 
       (.I0(\mem_rdata_word_reg[1]_i_2_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[17]_i_1_n_0 ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[1] ),
        .I5(is_beq_bne_blt_bge_bltu_bgeu_reg_1),
        .O(\mem_rdata_word_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[1]_i_2 
       (.I0(\mem_rdata_q[17]_i_1_n_0 ),
        .I1(\mem_rdata_q[25]_i_1_n_0 ),
        .I2(is_beq_bne_blt_bge_bltu_bgeu_reg_1),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\mem_rdata_q_reg[9]_1 ),
        .O(\mem_rdata_word_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \mem_rdata_word_reg[1]_i_5 
       (.I0(\mem_addr_reg[31]_0 [5]),
        .I1(\mem_addr_reg[31]_0 [1]),
        .I2(mem_instr_reg_rep_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(\mem_addr_reg[31]_0 [4]),
        .I5(\mem_rdata_q[6]_i_5 [1]),
        .O(\mem_addr_reg[30]_6 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[20] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[20]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[20]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[20]_i_1 
       (.I0(\mem_rdata_q[20]_i_1_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[20]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[21] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[21]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[21]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[21]_i_1 
       (.I0(\mem_rdata_q[21]_i_1_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[21]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[22] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[22]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[22]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[22]_i_1 
       (.I0(\mem_rdata_q[22]_i_1_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[22]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[23] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[23]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[23]));
  LUT3 #(
    .INIT(8'h02)) 
    \mem_rdata_word_reg[23]_i_1 
       (.I0(\mem_rdata_q[23]_i_1_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[23]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[24] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[24]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[24]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[24]_i_1 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[24]_i_1_n_0 ),
        .O(\mem_rdata_word_reg[24]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[25] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[25]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[25]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[25]_i_1 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[25]_i_1_n_0 ),
        .O(\mem_rdata_word_reg[25]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[26] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[26]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[26]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[26]_i_1 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[26]_i_1_n_0 ),
        .O(\mem_rdata_word_reg[26]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[27] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[27]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[27]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[27]_i_1 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[27]_i_1_n_0 ),
        .O(\mem_rdata_word_reg[27]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[28] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[28]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[28]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[28]_i_1 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[28]_i_1_n_0 ),
        .O(\mem_rdata_word_reg[28]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[29] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[29]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[29]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[29]_i_1 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[29]_i_1_n_0 ),
        .O(\mem_rdata_word_reg[29]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[2] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[2]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[2]_i_1 
       (.I0(\mem_rdata_word_reg[2]_i_2_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[18]_i_1_n_0 ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[1] ),
        .I5(\mem_rdata_word_reg[2]_0 ),
        .O(\mem_rdata_word_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[2]_i_2 
       (.I0(\mem_rdata_q[18]_i_1_n_0 ),
        .I1(\mem_rdata_q[26]_i_1_n_0 ),
        .I2(\mem_rdata_word_reg[2]_0 ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\mem_rdata_q_reg[10]_1 ),
        .O(\mem_rdata_word_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \mem_rdata_word_reg[2]_i_5 
       (.I0(\mem_addr_reg[31]_0 [5]),
        .I1(\mem_addr_reg[31]_0 [1]),
        .I2(mem_instr_reg_rep_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(\mem_addr_reg[31]_0 [4]),
        .I5(\mem_rdata_q[6]_i_5 [2]),
        .O(\mem_addr_reg[30]_5 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[30] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[30]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[30]_i_1 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[30]_i_1_n_0 ),
        .O(\mem_rdata_word_reg[30]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[31] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[31]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[31]));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_rdata_word_reg[31]_i_1 
       (.I0(\mem_wordsize_reg_n_0_[0] ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[31]_i_2_n_0 ),
        .O(\mem_rdata_word_reg[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mem_rdata_word_reg[31]_i_3 
       (.I0(\mem_wordsize_reg_n_0_[1] ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .O(\mem_wordsize_reg[1]_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[3] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[3]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[3]_i_1 
       (.I0(\mem_rdata_word_reg[3]_i_2_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[19]_i_1_n_0 ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[1] ),
        .I5(\mem_rdata_word_reg[3]_0 ),
        .O(\mem_rdata_word_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[3]_i_2 
       (.I0(\mem_rdata_q[19]_i_1_n_0 ),
        .I1(\mem_rdata_q[27]_i_1_n_0 ),
        .I2(\mem_rdata_word_reg[3]_0 ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\mem_rdata_q_reg[11]_1 ),
        .O(\mem_rdata_word_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \mem_rdata_word_reg[3]_i_5 
       (.I0(\mem_addr_reg[31]_0 [5]),
        .I1(\mem_addr_reg[31]_0 [1]),
        .I2(mem_instr_reg_rep_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(\mem_addr_reg[31]_0 [4]),
        .I5(\mem_rdata_q[6]_i_5 [3]),
        .O(\mem_addr_reg[30]_4 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[4] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[4]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[4]_i_1 
       (.I0(\mem_rdata_word_reg[4]_i_2_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[20]_i_1_n_0 ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[1] ),
        .I5(\mem_rdata_word_reg[4]_0 ),
        .O(\mem_rdata_word_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[4]_i_2 
       (.I0(\mem_rdata_q[20]_i_1_n_0 ),
        .I1(\mem_rdata_q[28]_i_1_n_0 ),
        .I2(\mem_rdata_word_reg[4]_0 ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\mem_rdata_word_reg[4]_i_1_0 ),
        .O(\mem_rdata_word_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \mem_rdata_word_reg[4]_i_5 
       (.I0(\mem_addr_reg[31]_0 [5]),
        .I1(\mem_addr_reg[31]_0 [1]),
        .I2(mem_instr_reg_rep_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(\mem_addr_reg[31]_0 [4]),
        .I5(\mem_rdata_q[6]_i_5 [4]),
        .O(\mem_addr_reg[30]_3 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[5] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[5]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[5]_i_1 
       (.I0(\mem_rdata_word_reg[5]_i_2_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[21]_i_1_n_0 ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[1] ),
        .I5(\mem_rdata_word_reg[5]_0 ),
        .O(\mem_rdata_word_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[5]_i_2 
       (.I0(\mem_rdata_q[21]_i_1_n_0 ),
        .I1(\mem_rdata_q[29]_i_1_n_0 ),
        .I2(\mem_rdata_word_reg[5]_0 ),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\mem_rdata_word_reg[5]_i_1_0 ),
        .O(\mem_rdata_word_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \mem_rdata_word_reg[5]_i_5 
       (.I0(\mem_addr_reg[31]_0 [5]),
        .I1(\mem_addr_reg[31]_0 [1]),
        .I2(mem_instr_reg_rep_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(\mem_addr_reg[31]_0 [4]),
        .I5(\mem_rdata_q[6]_i_5 [5]),
        .O(\mem_addr_reg[30]_2 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[6] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[6]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \mem_rdata_word_reg[6]_i_1 
       (.I0(\mem_rdata_word_reg[6]_i_2_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[1] ),
        .I2(\mem_rdata_q[22]_i_1_n_0 ),
        .I3(\mem_wordsize_reg_n_0_[0] ),
        .I4(\reg_op1_reg_n_0_[1] ),
        .I5(instr_jalr_reg_0),
        .O(\mem_rdata_word_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \mem_rdata_word_reg[6]_i_2 
       (.I0(\mem_rdata_q[22]_i_1_n_0 ),
        .I1(\mem_rdata_q[30]_i_1_n_0 ),
        .I2(instr_jalr_reg_0),
        .I3(\reg_op1_reg_n_0_[1] ),
        .I4(\reg_op1_reg_n_0_[0] ),
        .I5(\mem_rdata_word_reg[6]_i_1_0 ),
        .O(\mem_rdata_word_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF37FFFF)) 
    \mem_rdata_word_reg[6]_i_5 
       (.I0(\mem_addr_reg[31]_0 [0]),
        .I1(pbus_req[2]),
        .I2(\mem_addr_reg[31]_0 [2]),
        .I3(mem_instr_reg_rep_0),
        .I4(\mem_addr_reg[31]_0 [6]),
        .I5(pbus_req[1]),
        .O(\mem_addr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \mem_rdata_word_reg[6]_i_6 
       (.I0(\mem_addr_reg[31]_0 [5]),
        .I1(\mem_addr_reg[31]_0 [1]),
        .I2(mem_instr_reg_rep_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(\mem_addr_reg[31]_0 [4]),
        .I5(\mem_rdata_q[6]_i_5 [6]),
        .O(\mem_addr_reg[30]_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[7] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[7]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[7]));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \mem_rdata_word_reg[7]_i_1 
       (.I0(\mem_rdata_word_reg[7]_i_2_n_0 ),
        .I1(\mem_rdata_q_reg[7]_1 ),
        .I2(\mem_rdata_word_reg[7]_i_3_n_0 ),
        .I3(\mem_rdata_word_reg[7]_i_4_n_0 ),
        .I4(\mem_wordsize_reg_n_0_[1] ),
        .I5(\mem_rdata_word_reg[7]_i_5_n_0 ),
        .O(\mem_rdata_word_reg[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8C80)) 
    \mem_rdata_word_reg[7]_i_2 
       (.I0(\mem_rdata_q[31]_i_2_n_0 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\reg_op1_reg_n_0_[0] ),
        .I3(\mem_rdata_q[23]_i_1_n_0 ),
        .O(\mem_rdata_word_reg[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_rdata_word_reg[7]_i_3 
       (.I0(\reg_op1_reg_n_0_[0] ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mem_rdata_word_reg[7]_i_4 
       (.I0(\mem_rdata_q_reg[15]_1 ),
        .I1(\reg_op1_reg_n_0_[0] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h80BF80BFBFBF80BF)) 
    \mem_rdata_word_reg[7]_i_5 
       (.I0(\mem_rdata_q[23]_i_1_n_0 ),
        .I1(\mem_wordsize_reg_n_0_[0] ),
        .I2(\reg_op1_reg_n_0_[1] ),
        .I3(\mem_rdata_word_reg[7]_i_1_0 ),
        .I4(cpu_d_resp[6]),
        .I5(mem_instr_reg_rep_0),
        .O(\mem_rdata_word_reg[7]_i_5_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[8] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[8]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[8]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[8]_i_1 
       (.I0(\mem_rdata_q_reg[8]_1 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_rdata_q[24]_i_1_n_0 ),
        .I4(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[8]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mem_rdata_word_reg[9] 
       (.CLR(GND_2),
        .D(\mem_rdata_word_reg[9]_i_1_n_0 ),
        .G(\mem_wdata_reg[0]_0 ),
        .GE(VCC_2),
        .Q(mem_rdata_word[9]));
  LUT5 #(
    .INIT(32'h0000EA2A)) 
    \mem_rdata_word_reg[9]_i_1 
       (.I0(\mem_rdata_q_reg[9]_1 ),
        .I1(\reg_op1_reg_n_0_[1] ),
        .I2(\mem_wordsize_reg_n_0_[0] ),
        .I3(\mem_rdata_q[25]_i_1_n_0 ),
        .I4(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_rdata_word_reg[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101FFFF000F0000)) 
    \mem_state[0]_i_1 
       (.I0(mem_do_rdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(\mem_state_reg_n_0_[1] ),
        .I3(mem_do_wdata),
        .I4(mem_state),
        .I5(\mem_state_reg_n_0_[0] ),
        .O(\mem_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF1F100000)) 
    \mem_state[1]_i_1 
       (.I0(mem_do_rdata),
        .I1(mem_do_rinst_reg_n_0),
        .I2(\mem_state_reg_n_0_[0] ),
        .I3(mem_do_wdata),
        .I4(mem_state),
        .I5(\mem_state_reg_n_0_[1] ),
        .O(\mem_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \mem_state[1]_i_2 
       (.I0(mem_valid15_out),
        .I1(cpu_reset),
        .I2(trap_reg_0),
        .I3(mem_do_rinst_reg_n_0),
        .I4(\mem_state_reg_n_0_[0] ),
        .I5(\mem_state_reg_n_0_[1] ),
        .O(mem_state));
  FDRE \mem_state_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_state[0]_i_1_n_0 ),
        .Q(\mem_state_reg_n_0_[0] ),
        .R(cpu_reset));
  FDRE \mem_state_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_state[1]_i_1_n_0 ),
        .Q(\mem_state_reg_n_0_[1] ),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'h0000000070777000)) 
    mem_valid_i_1
       (.I0(cpu_ready_reg),
        .I1(trap_reg_0),
        .I2(mem_valid_i_3_n_0),
        .I3(mem_valid15_out),
        .I4(mem_valid_reg_0),
        .I5(cpu_reset),
        .O(mem_valid_i_1_n_0));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    mem_valid_i_3
       (.I0(\mem_state_reg_n_0_[0] ),
        .I1(\mem_state_reg_n_0_[1] ),
        .I2(mem_do_rdata),
        .I3(mem_do_wdata),
        .I4(mem_do_prefetch_reg_n_0),
        .I5(mem_do_rinst_reg_n_0),
        .O(mem_valid_i_3_n_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h1010111011101010)) 
    mem_valid_i_4
       (.I0(trap_reg_0),
        .I1(cpu_reset),
        .I2(mem_valid_i_3_n_0),
        .I3(\decoded_imm_uj_reg[29]_0 ),
        .I4(\mem_state_reg_n_0_[0] ),
        .I5(\mem_state_reg_n_0_[1] ),
        .O(mem_valid15_out));
  FDRE mem_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(mem_valid_i_1_n_0),
        .Q(mem_valid_reg_0),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \mem_wdata[31]_i_1 
       (.I0(trap_reg_0),
        .I1(mem_do_wdata),
        .I2(cpu_reset),
        .I3(\mem_state_reg_n_0_[1] ),
        .I4(\mem_state_reg_n_0_[0] ),
        .O(\mem_wdata[31]_i_1_n_0 ));
  FDRE \mem_wdata_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[0] ),
        .Q(\mem_wdata_reg[31]_0 [0]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[10] ),
        .Q(\mem_wdata_reg[31]_0 [10]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[11] ),
        .Q(\mem_wdata_reg[31]_0 [11]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[12] ),
        .Q(\mem_wdata_reg[31]_0 [12]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[13] ),
        .Q(\mem_wdata_reg[31]_0 [13]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[14] ),
        .Q(\mem_wdata_reg[31]_0 [14]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[15] ),
        .Q(\mem_wdata_reg[31]_0 [15]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[16] ),
        .Q(\mem_wdata_reg[31]_0 [16]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[17] ),
        .Q(\mem_wdata_reg[31]_0 [17]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[18] ),
        .Q(\mem_wdata_reg[31]_0 [18]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[19] ),
        .Q(\mem_wdata_reg[31]_0 [19]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[1] ),
        .Q(\mem_wdata_reg[31]_0 [1]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[20] ),
        .Q(\mem_wdata_reg[31]_0 [20]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[21] ),
        .Q(\mem_wdata_reg[31]_0 [21]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[22] ),
        .Q(\mem_wdata_reg[31]_0 [22]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[23] ),
        .Q(\mem_wdata_reg[31]_0 [23]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[24] ),
        .Q(\mem_wdata_reg[31]_0 [24]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[25] ),
        .Q(\mem_wdata_reg[31]_0 [25]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[26] ),
        .Q(\mem_wdata_reg[31]_0 [26]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[27] ),
        .Q(\mem_wdata_reg[31]_0 [27]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[28] ),
        .Q(\mem_wdata_reg[31]_0 [28]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[29] ),
        .Q(\mem_wdata_reg[31]_0 [29]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[2] ),
        .Q(\mem_wdata_reg[31]_0 [2]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[30] ),
        .Q(\mem_wdata_reg[31]_0 [30]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[31] ),
        .Q(\mem_wdata_reg[31]_0 [31]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[3] ),
        .Q(\mem_wdata_reg[31]_0 [3]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[4] ),
        .Q(\mem_wdata_reg[31]_0 [4]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[5] ),
        .Q(\mem_wdata_reg[31]_0 [5]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[6] ),
        .Q(\mem_wdata_reg[31]_0 [6]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[7] ),
        .Q(\mem_wdata_reg[31]_0 [7]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[8] ),
        .Q(\mem_wdata_reg[31]_0 [8]),
        .R(\<const0> ));
  FDRE \mem_wdata_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\mem_wdata[31]_i_1_n_0 ),
        .D(\mem_la_wdata_reg_n_0_[9] ),
        .Q(\mem_wdata_reg[31]_0 [9]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hFFFFBBAB000088A8)) 
    \mem_wordsize[0]_i_1 
       (.I0(mem_wordsize[0]),
        .I1(\mem_wordsize[1]_i_3_n_0 ),
        .I2(\mem_wordsize[1]_i_4_n_0 ),
        .I3(\mem_wordsize[1]_i_5_n_0 ),
        .I4(\mem_wordsize[1]_i_6_n_0 ),
        .I5(\mem_wordsize_reg_n_0_[0] ),
        .O(\mem_wordsize[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20202020202F2020)) 
    \mem_wordsize[0]_i_2 
       (.I0(\mem_wordsize[1]_i_9_n_0 ),
        .I1(\mem_wordsize[0]_i_3_n_0 ),
        .I2(\cpu_state_reg_n_0_[0] ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(instr_sh),
        .I5(instr_sb),
        .O(mem_wordsize[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_wordsize[0]_i_3 
       (.I0(instr_lhu),
        .I1(instr_lh),
        .O(\mem_wordsize[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBAB000088A8)) 
    \mem_wordsize[1]_i_1 
       (.I0(mem_wordsize[1]),
        .I1(\mem_wordsize[1]_i_3_n_0 ),
        .I2(\mem_wordsize[1]_i_4_n_0 ),
        .I3(\mem_wordsize[1]_i_5_n_0 ),
        .I4(\mem_wordsize[1]_i_6_n_0 ),
        .I5(\mem_wordsize_reg_n_0_[1] ),
        .O(\mem_wordsize[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_wordsize[1]_i_10 
       (.I0(mem_do_rinst_reg_n_0),
        .I1(\mem_state_reg_n_0_[0] ),
        .I2(\mem_state_reg_n_0_[1] ),
        .O(\mem_wordsize[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFF02222)) 
    \mem_wordsize[1]_i_2 
       (.I0(instr_sb),
        .I1(\cpu_state_reg_n_0_[6] ),
        .I2(instr_lbu),
        .I3(instr_lb),
        .I4(\cpu_state_reg_n_0_[0] ),
        .O(mem_wordsize[1]));
  LUT6 #(
    .INIT(64'h000000AA003000AA)) 
    \mem_wordsize[1]_i_3 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\mem_wordsize[1]_i_7_n_0 ),
        .I2(\mem_wordsize[1]_i_8_n_0 ),
        .I3(\cpu_state_reg_n_0_[0] ),
        .I4(\cpu_state_reg_n_0_[1] ),
        .I5(mem_do_wdata),
        .O(\mem_wordsize[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0015)) 
    \mem_wordsize[1]_i_4 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(mem_do_prefetch_reg_n_0),
        .I2(pcpi_mul_n_2),
        .I3(mem_do_rdata),
        .O(\mem_wordsize[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDFDDDDDDDD)) 
    \mem_wordsize[1]_i_5 
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(instr_lw),
        .I3(instr_lh),
        .I4(instr_lhu),
        .I5(\mem_wordsize[1]_i_9_n_0 ),
        .O(\mem_wordsize[1]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_wordsize[1]_i_6 
       (.I0(\cpu_state_reg[5]_0 ),
        .I1(\cpu_state_reg_n_0_[7] ),
        .I2(cpu_reset),
        .I3(\cpu_state_reg_n_0_[3] ),
        .O(\mem_wordsize[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAAAB)) 
    \mem_wordsize[1]_i_7 
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(instr_sh),
        .I2(instr_sw),
        .I3(instr_sb),
        .O(\mem_wordsize[1]_i_7_n_0 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h55555555DFDDDDDD)) 
    \mem_wordsize[1]_i_8 
       (.I0(mem_do_prefetch_reg_n_0),
        .I1(\mem_wordsize[1]_i_10_n_0 ),
        .I2(\mem_wstrb[3]_i_2_n_0 ),
        .I3(\decoded_imm_uj_reg[29]_0 ),
        .I4(pcpi_mul_n_3),
        .I5(cpu_reset),
        .O(\mem_wordsize[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_wordsize[1]_i_9 
       (.I0(instr_lbu),
        .I1(instr_lb),
        .O(\mem_wordsize[1]_i_9_n_0 ));
  FDRE \mem_wordsize_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_wordsize[0]_i_1_n_0 ),
        .Q(\mem_wordsize_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \mem_wordsize_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\mem_wordsize[1]_i_1_n_0 ),
        .Q(\mem_wordsize_reg_n_0_[1] ),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'h000000D0)) 
    \mem_wstrb[3]_i_1 
       (.I0(\mem_addr[31]_i_4_n_0 ),
        .I1(mem_do_rdata),
        .I2(\mem_wstrb[3]_i_2_n_0 ),
        .I3(trap_reg_0),
        .I4(cpu_reset),
        .O(\mem_wstrb[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_wstrb[3]_i_2 
       (.I0(\mem_state_reg_n_0_[1] ),
        .I1(\mem_state_reg_n_0_[0] ),
        .O(\mem_wstrb[3]_i_2_n_0 ));
  FDRE \mem_wstrb_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_la_wstrb_reg_n_0_[0] ),
        .Q(\mem_wstrb_reg[0]_0 ),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  FDRE \mem_wstrb_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_la_wstrb_reg_n_0_[1] ),
        .Q(p_0_in[0]),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  FDRE \mem_wstrb_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_la_wstrb_reg_n_0_[2] ),
        .Q(p_0_in[1]),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  FDRE \mem_wstrb_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(mem_instr3_out),
        .D(\mem_la_wstrb_reg_n_0_[3] ),
        .Q(p_0_in[2]),
        .R(\mem_wstrb[3]_i_1_n_0 ));
  picorv32_pcpi_div pcpi_div
       (.D(cpu_state0_out[7:6]),
        .Q({\cpu_state_reg_n_0_[6] ,\cpu_state_reg[5]_0 ,\cpu_state_reg_n_0_[3] }),
        .SS(pcpi_div_n_4),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_reset(cpu_reset),
        .\cpu_state_reg[5] (pcpi_div_n_5),
        .\cpu_state_reg[6] (\cpu_state[6]_i_2_n_0 ),
        .\cpu_state_reg[6]_0 (\cpu_state[6]_i_4_n_0 ),
        .\dividend_reg[31]_0 ({\reg_op1_reg_n_0_[31] ,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] ,\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] ,\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] ,\reg_op1_reg_n_0_[19] ,\reg_op1_reg_n_0_[18] ,\reg_op1_reg_n_0_[17] ,\reg_op1_reg_n_0_[16] ,\reg_op1_reg_n_0_[15] ,\reg_op1_reg_n_0_[14] ,\reg_op1_reg_n_0_[13] ,\reg_op1_reg_n_0_[12] ,\reg_op1_reg_n_0_[11] ,\reg_op1_reg_n_0_[10] ,\reg_op1_reg_n_0_[9] ,\reg_op1_reg_n_0_[8] ,\reg_op1_reg_n_0_[7] ,\reg_op1_reg_n_0_[6] ,\reg_op1_reg_n_0_[5] ,\reg_op1_reg_n_0_[4] ,\reg_op1_reg_n_0_[3] ,\reg_op1_reg_n_0_[2] ,\reg_op1_reg_n_0_[1] ,\reg_op1_reg_n_0_[0] }),
        .\divisor_reg[62]_0 ({\reg_op2_reg_n_0_[31] ,\reg_op2_reg_n_0_[30] ,\reg_op2_reg_n_0_[29] ,\reg_op2_reg_n_0_[28] ,\reg_op2_reg_n_0_[27] ,\reg_op2_reg_n_0_[26] ,\reg_op2_reg_n_0_[25] ,\reg_op2_reg_n_0_[24] ,\reg_op2_reg_n_0_[23] ,\reg_op2_reg_n_0_[22] ,\reg_op2_reg_n_0_[21] ,\reg_op2_reg_n_0_[20] ,\reg_op2_reg_n_0_[19] ,\reg_op2_reg_n_0_[18] ,\reg_op2_reg_n_0_[17] ,\reg_op2_reg_n_0_[16] ,\reg_op2_reg_n_0_[15] ,\reg_op2_reg_n_0_[14] ,\reg_op2_reg_n_0_[13] ,\reg_op2_reg_n_0_[12] ,\reg_op2_reg_n_0_[11] ,\reg_op2_reg_n_0_[10] ,\reg_op2_reg_n_0_[9] ,\reg_op2_reg_n_0_[8] ,\reg_op2_reg_n_0_[7] ,\reg_op2_reg_n_0_[6] ,\reg_op2_reg_n_0_[5] ,\reg_op2_reg_n_0_[4] ,\reg_op2_reg_n_0_[3] ,\reg_op2_reg_n_0_[2] ,\reg_op2_reg_n_0_[1] ,\reg_op2_reg_n_0_[0] }),
        .instr_ecall_ebreak(instr_ecall_ebreak),
        .instr_remu_reg_0({\pcpi_insn_reg_n_0_[31] ,\pcpi_insn_reg_n_0_[30] ,\pcpi_insn_reg_n_0_[29] ,\pcpi_insn_reg_n_0_[28] ,\pcpi_insn_reg_n_0_[27] ,\pcpi_insn_reg_n_0_[26] ,\pcpi_insn_reg_n_0_[25] ,\pcpi_insn_reg_n_0_[14] ,\pcpi_insn_reg_n_0_[13] ,\pcpi_insn_reg_n_0_[12] ,\pcpi_insn_reg_n_0_[6] ,\pcpi_insn_reg_n_0_[5] ,\pcpi_insn_reg_n_0_[4] ,\pcpi_insn_reg_n_0_[3] ,\pcpi_insn_reg_n_0_[2] ,\pcpi_insn_reg_n_0_[1] ,\pcpi_insn_reg_n_0_[0] }),
        .is_lui_auipc_jal(is_lui_auipc_jal),
        .latched_store_reg(latched_store_i_2_n_0),
        .latched_store_reg_0(latched_store_i_3_n_0),
        .latched_store_reg_1(latched_store_i_5_n_0),
        .latched_store_reg_2(latched_store_reg_n_0),
        .mem_do_rinst_reg(pcpi_div_n_1),
        .mem_do_rinst_reg_0(mem_do_rinst_reg_n_0),
        .mem_do_rinst_reg_1(mem_do_rinst_reg_0),
        .mem_do_rinst_reg_2(mem_do_rinst_i_3_n_0),
        .mem_do_rinst_reg_3(mem_do_rinst_i_5_n_0),
        .mem_do_rinst_reg_4(mem_do_rinst_i_6_n_0),
        .mem_do_rinst_reg_5(mem_do_rinst_i_7_n_0),
        .mem_do_rinst_reg_6(mem_do_prefetch_reg_n_0),
        .pcpi_div_ready(pcpi_div_ready),
        .\pcpi_rd_reg[31]_0 ({pcpi_div_n_7,pcpi_div_n_8,pcpi_div_n_9,pcpi_div_n_10,pcpi_div_n_11,pcpi_div_n_12,pcpi_div_n_13,pcpi_div_n_14,pcpi_div_n_15,pcpi_div_n_16,pcpi_div_n_17,pcpi_div_n_18,pcpi_div_n_19,pcpi_div_n_20,pcpi_div_n_21,pcpi_div_n_22,pcpi_div_n_23,pcpi_div_n_24,pcpi_div_n_25,pcpi_div_n_26,pcpi_div_n_27,pcpi_div_n_28,pcpi_div_n_29,pcpi_div_n_30,pcpi_div_n_31,pcpi_div_n_32,pcpi_div_n_33,pcpi_div_n_34,pcpi_div_n_35,pcpi_div_n_36,pcpi_div_n_37,pcpi_div_n_38}),
        .pcpi_ready(pcpi_mul_ready),
        .pcpi_timeout(pcpi_timeout),
        .pcpi_timeout_reg(pcpi_div_n_6),
        .pcpi_valid_reg(pcpi_mul_n_1),
        .pcpi_valid_reg_0(pcpi_valid_reg_0),
        .pcpi_valid_reg_1(pcpi_valid_i_2_n_0));
  FDRE \pcpi_insn_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(Q[0]),
        .Q(\pcpi_insn_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(Q[4]),
        .Q(\pcpi_insn_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(Q[5]),
        .Q(\pcpi_insn_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(Q[6]),
        .Q(\pcpi_insn_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(Q[1]),
        .Q(\pcpi_insn_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_0_[25] ),
        .Q(\pcpi_insn_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_0_[26] ),
        .Q(\pcpi_insn_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_0_[27] ),
        .Q(\pcpi_insn_reg_n_0_[27] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_0_[28] ),
        .Q(\pcpi_insn_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_0_[29] ),
        .Q(\pcpi_insn_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_0_[2] ),
        .Q(\pcpi_insn_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_0_[30] ),
        .Q(\pcpi_insn_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_0_[31] ),
        .Q(\pcpi_insn_reg_n_0_[31] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(Q[2]),
        .Q(\pcpi_insn_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_0_[4] ),
        .Q(\pcpi_insn_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(\mem_rdata_q_reg_n_0_[5] ),
        .Q(\pcpi_insn_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \pcpi_insn_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(is_lui_auipc_jal_jalr_addi_add_sub0),
        .D(Q[3]),
        .Q(\pcpi_insn_reg_n_0_[6] ),
        .R(\<const0> ));
  picorv32_pcpi_fast_mul pcpi_mul
       (.CO(pcpi_mul_n_85),
        .D(reg_out),
        .E(pcpi_mul_n_0),
        .O({\reg_out_reg[4]_i_3_n_4 ,\reg_out_reg[4]_i_3_n_5 ,\reg_out_reg[4]_i_3_n_6 }),
        .Q({\cpu_state_reg_n_0_[7] ,\cpu_state_reg_n_0_[6] ,\cpu_state_reg[5]_0 ,\cpu_state_reg_n_0_[3] ,\cpu_state_reg_n_0_[1] ,\cpu_state_reg_n_0_[0] }),
        .S({\count_cycle_reg_n_0_[3] ,\count_cycle_reg_n_0_[2] ,\count_cycle_reg_n_0_[1] }),
        .\active_reg[1]_0 (pcpi_mul_ready),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_reset(cpu_reset),
        .\cpu_state_reg[0] (pcpi_mul_n_5),
        .\cpu_state_reg[0]_0 (pcpi_mul_n_40),
        .\cpu_state_reg[0]_1 (\cpu_state[7]_i_6_n_0 ),
        .\cpu_state_reg[0]_2 (\cpu_state[7]_i_7_n_0 ),
        .\cpu_state_reg[7] (pcpi_mul_n_4),
        .decoded_imm_uj({decoded_imm_uj[11],decoded_imm_uj[4:1]}),
        .\decoded_imm_uj_reg[4] (pcpi_mul_n_78),
        .decoded_rs1(decoded_rs1),
        .\decoded_rs1_reg[3] (pcpi_mul_n_60),
        .\decoded_rs1_reg_rep[0] (\decoded_imm_uj_reg[29]_0 ),
        .\decoded_rs1_reg_rep[0]_0 (\mem_state_reg_n_0_[1] ),
        .\decoded_rs1_reg_rep[0]_1 (\mem_state_reg_n_0_[0] ),
        .\decoded_rs1_reg_rep[0]_2 (mem_do_rinst_reg_n_0),
        .instr_add(instr_add),
        .instr_addi(instr_addi),
        .instr_and(instr_and),
        .instr_and_reg(pcpi_mul_n_84),
        .instr_andi(instr_andi),
        .instr_auipc(instr_auipc),
        .instr_beq(instr_beq),
        .instr_bge(instr_bge),
        .instr_bgeu(instr_bgeu),
        .instr_blt(instr_blt),
        .instr_bltu(instr_bltu),
        .instr_bltu_reg(pcpi_mul_n_83),
        .instr_bne(instr_bne),
        .instr_ecall_ebreak(instr_ecall_ebreak),
        .instr_jal(instr_jal),
        .instr_jal_reg(pcpi_mul_n_81),
        .instr_jalr(instr_jalr),
        .instr_jalr_reg(pcpi_mul_n_1),
        .instr_lb(instr_lb),
        .instr_lbu(instr_lbu),
        .instr_lh(instr_lh),
        .instr_lhu(instr_lhu),
        .instr_lui(instr_lui),
        .instr_lw(instr_lw),
        .instr_or(instr_or),
        .instr_ori(instr_ori),
        .instr_rdcycle(instr_rdcycle),
        .instr_rdcycleh(instr_rdcycleh),
        .instr_rdinstr(instr_rdinstr),
        .instr_rdinstrh(instr_rdinstrh),
        .instr_sb(instr_sb),
        .instr_sb_reg(pcpi_mul_n_80),
        .instr_sh(instr_sh),
        .instr_sll(instr_sll),
        .instr_slli(instr_slli),
        .instr_slt(instr_slt),
        .instr_slti(instr_slti),
        .instr_sltiu(instr_sltiu),
        .instr_sltu(instr_sltu),
        .instr_sltu_reg(pcpi_mul_n_82),
        .instr_sra(instr_sra),
        .instr_srai(instr_srai),
        .instr_srl(instr_srl),
        .instr_srli(instr_srli),
        .instr_sub(instr_sub),
        .instr_sw(instr_sw),
        .instr_xor(instr_xor),
        .instr_xori(instr_xori),
        .is_jalr_addi_slti_sltiu_xori_ori_andi(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .is_lui_auipc_jal(is_lui_auipc_jal),
        .is_lui_auipc_jal_reg(pcpi_mul_n_6),
        .is_slli_srli_srai(is_slli_srli_srai),
        .is_slli_srli_srai_reg(pcpi_mul_n_79),
        .mem_do_prefetch_reg(pcpi_mul_n_41),
        .mem_do_prefetch_reg_0(pcpi_mul_n_42),
        .mem_do_rdata(mem_do_rdata),
        .mem_do_wdata(mem_do_wdata),
        .mem_do_wdata_reg(pcpi_mul_n_3),
        .\mem_state_reg[1] (pcpi_mul_n_2),
        .pcpi_div_ready(pcpi_div_ready),
        .pcpi_rs1(reg_op1[16:0]),
        .pcpi_rs2({pcpi_mul_n_61,pcpi_mul_n_62,pcpi_mul_n_63,pcpi_mul_n_64,pcpi_mul_n_65,pcpi_mul_n_66,pcpi_mul_n_67,pcpi_mul_n_68,pcpi_mul_n_69,pcpi_mul_n_70,pcpi_mul_n_71,pcpi_mul_n_72,pcpi_mul_n_73,pcpi_mul_n_74,pcpi_mul_n_75,pcpi_mul_n_76,pcpi_mul_n_77}),
        .pcpi_timeout(pcpi_timeout),
        .rd0__0_0({\reg_pc_reg_n_0_[16] ,\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] ,\reg_pc_reg_n_0_[12] ,\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] ,\reg_pc_reg_n_0_[8] ,\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] ,\reg_pc_reg_n_0_[4] ,\reg_pc_reg_n_0_[3] ,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] }),
        .rd0__0_1(mem_do_prefetch_reg_n_0),
        .rd0__0_i_23_0({\decoded_imm_reg_n_0_[19] ,\decoded_imm_reg_n_0_[18] ,\decoded_imm_reg_n_0_[17] ,\decoded_imm_reg_n_0_[16] ,\decoded_imm_reg_n_0_[15] ,\decoded_imm_reg_n_0_[14] ,\decoded_imm_reg_n_0_[13] ,\decoded_imm_reg_n_0_[12] ,\decoded_imm_reg_n_0_[11] ,\decoded_imm_reg_n_0_[10] ,\decoded_imm_reg_n_0_[9] ,\decoded_imm_reg_n_0_[8] ,\decoded_imm_reg_n_0_[7] ,\decoded_imm_reg_n_0_[6] ,\decoded_imm_reg_n_0_[5] ,\decoded_imm_reg_n_0_[4] ,\decoded_imm_reg_n_0_[3] ,\decoded_imm_reg_n_0_[2] ,\decoded_imm_reg_n_0_[1] ,\decoded_imm_reg_n_0_[0] }),
        .rd_reg_0({\reg_op1_reg_n_0_[31] ,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] ,\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] ,\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] ,\reg_op1_reg_n_0_[19] ,\reg_op1_reg_n_0_[18] ,\reg_op1_reg_n_0_[17] ,\reg_op1_reg_n_0_[16] ,\reg_op1_reg_n_0_[15] ,\reg_op1_reg_n_0_[14] ,\reg_op1_reg_n_0_[13] ,\reg_op1_reg_n_0_[12] ,\reg_op1_reg_n_0_[11] ,\reg_op1_reg_n_0_[10] ,\reg_op1_reg_n_0_[9] ,\reg_op1_reg_n_0_[8] ,\reg_op1_reg_n_0_[7] ,\reg_op1_reg_n_0_[6] ,\reg_op1_reg_n_0_[5] ,\reg_op1_reg_n_0_[4] ,\reg_op1_reg_n_0_[3] ,\reg_op1_reg_n_0_[2] ,\reg_op1_reg_n_0_[1] ,\reg_op1_reg_n_0_[0] }),
        .rd_reg__0_0({\pcpi_insn_reg_n_0_[31] ,\pcpi_insn_reg_n_0_[30] ,\pcpi_insn_reg_n_0_[29] ,\pcpi_insn_reg_n_0_[28] ,\pcpi_insn_reg_n_0_[27] ,\pcpi_insn_reg_n_0_[26] ,\pcpi_insn_reg_n_0_[25] ,\pcpi_insn_reg_n_0_[14] ,\pcpi_insn_reg_n_0_[13] ,\pcpi_insn_reg_n_0_[12] ,\pcpi_insn_reg_n_0_[6] ,\pcpi_insn_reg_n_0_[5] ,\pcpi_insn_reg_n_0_[4] ,\pcpi_insn_reg_n_0_[3] ,\pcpi_insn_reg_n_0_[2] ,\pcpi_insn_reg_n_0_[1] ,\pcpi_insn_reg_n_0_[0] }),
        .rd_reg__0_1({\reg_op2_reg_n_0_[31] ,\reg_op2_reg_n_0_[30] ,\reg_op2_reg_n_0_[29] ,\reg_op2_reg_n_0_[28] ,\reg_op2_reg_n_0_[27] ,\reg_op2_reg_n_0_[26] ,\reg_op2_reg_n_0_[25] ,\reg_op2_reg_n_0_[24] ,\reg_op2_reg_n_0_[23] ,\reg_op2_reg_n_0_[22] ,\reg_op2_reg_n_0_[21] ,\reg_op2_reg_n_0_[20] ,\reg_op2_reg_n_0_[19] ,\reg_op2_reg_n_0_[18] ,\reg_op2_reg_n_0_[17] }),
        .rd_reg__0_2(rd_reg__0),
        .reg_op11(reg_op11[16:0]),
        .\reg_op1_reg[19] ({pcpi_mul_n_86,pcpi_mul_n_87,pcpi_mul_n_88}),
        .\reg_out[31]_i_2_0 ({pcpi_div_n_7,pcpi_div_n_8,pcpi_div_n_9,pcpi_div_n_10,pcpi_div_n_11,pcpi_div_n_12,pcpi_div_n_13,pcpi_div_n_14,pcpi_div_n_15,pcpi_div_n_16,pcpi_div_n_17,pcpi_div_n_18,pcpi_div_n_19,pcpi_div_n_20,pcpi_div_n_21,pcpi_div_n_22,pcpi_div_n_23,pcpi_div_n_24,pcpi_div_n_25,pcpi_div_n_26,pcpi_div_n_27,pcpi_div_n_28,pcpi_div_n_29,pcpi_div_n_30,pcpi_div_n_31,pcpi_div_n_32,pcpi_div_n_33,pcpi_div_n_34,pcpi_div_n_35,pcpi_div_n_36,pcpi_div_n_37,pcpi_div_n_38}),
        .\reg_out_reg[0] (\count_cycle_reg_n_0_[0] ),
        .\reg_out_reg[0]_0 (\reg_out[0]_i_4_n_0 ),
        .\reg_out_reg[10] (\reg_out[10]_i_3_n_0 ),
        .\reg_out_reg[10]_0 (\reg_out[10]_i_4_n_0 ),
        .\reg_out_reg[11] ({\count_cycle_reg_n_0_[11] ,\count_cycle_reg_n_0_[10] ,\count_cycle_reg_n_0_[9] ,\count_cycle_reg_n_0_[8] }),
        .\reg_out_reg[11]_0 (\reg_out[11]_i_3_n_0 ),
        .\reg_out_reg[11]_1 (\reg_out[11]_i_5_n_0 ),
        .\reg_out_reg[12] ({\reg_out_reg[12]_i_4_n_4 ,\reg_out_reg[12]_i_4_n_5 ,\reg_out_reg[12]_i_4_n_6 ,\reg_out_reg[12]_i_4_n_7 }),
        .\reg_out_reg[12]_0 (\reg_out[12]_i_3_n_0 ),
        .\reg_out_reg[12]_1 (\reg_out[12]_i_5_n_0 ),
        .\reg_out_reg[13] (\reg_out[13]_i_3_n_0 ),
        .\reg_out_reg[13]_0 (\reg_out[13]_i_5_n_0 ),
        .\reg_out_reg[14] (\reg_out[14]_i_3_n_0 ),
        .\reg_out_reg[14]_0 (\reg_out[14]_i_4_n_0 ),
        .\reg_out_reg[15] ({\count_cycle_reg_n_0_[15] ,\count_cycle_reg_n_0_[14] ,\count_cycle_reg_n_0_[13] ,\count_cycle_reg_n_0_[12] }),
        .\reg_out_reg[15]_0 (\reg_out[15]_i_3_n_0 ),
        .\reg_out_reg[15]_1 (\reg_out[15]_i_4_n_0 ),
        .\reg_out_reg[16] ({\reg_out_reg[16]_i_3_n_4 ,\reg_out_reg[16]_i_3_n_5 ,\reg_out_reg[16]_i_3_n_6 ,\reg_out_reg[16]_i_3_n_7 }),
        .\reg_out_reg[16]_0 (\reg_out[16]_i_4_n_0 ),
        .\reg_out_reg[16]_1 (\reg_out[16]_i_6_n_0 ),
        .\reg_out_reg[17] (\reg_out[17]_i_3_n_0 ),
        .\reg_out_reg[17]_0 (\reg_out[17]_i_5_n_0 ),
        .\reg_out_reg[18] (\reg_out[18]_i_3_n_0 ),
        .\reg_out_reg[18]_0 (\reg_out[18]_i_4_n_0 ),
        .\reg_out_reg[19] ({\count_cycle_reg_n_0_[19] ,\count_cycle_reg_n_0_[18] ,\count_cycle_reg_n_0_[17] ,\count_cycle_reg_n_0_[16] }),
        .\reg_out_reg[19]_0 (\reg_out[19]_i_3_n_0 ),
        .\reg_out_reg[19]_1 (\reg_out[19]_i_4_n_0 ),
        .\reg_out_reg[1] (\reg_out[1]_i_4_n_0 ),
        .\reg_out_reg[20] ({\reg_out_reg[20]_i_4_n_4 ,\reg_out_reg[20]_i_4_n_5 ,\reg_out_reg[20]_i_4_n_6 ,\reg_out_reg[20]_i_4_n_7 }),
        .\reg_out_reg[20]_0 (\reg_out[20]_i_3_n_0 ),
        .\reg_out_reg[20]_1 (\reg_out[20]_i_6_n_0 ),
        .\reg_out_reg[21] (\reg_out[21]_i_3_n_0 ),
        .\reg_out_reg[21]_0 (\reg_out[21]_i_5_n_0 ),
        .\reg_out_reg[22] (\reg_out[22]_i_3_n_0 ),
        .\reg_out_reg[22]_0 (\reg_out[22]_i_4_n_0 ),
        .\reg_out_reg[23] ({\count_cycle_reg_n_0_[23] ,\count_cycle_reg_n_0_[22] ,\count_cycle_reg_n_0_[21] ,\count_cycle_reg_n_0_[20] }),
        .\reg_out_reg[23]_0 (\reg_out[23]_i_3_n_0 ),
        .\reg_out_reg[23]_1 (\reg_out[23]_i_5_n_0 ),
        .\reg_out_reg[24] ({\reg_out_reg[24]_i_4_n_4 ,\reg_out_reg[24]_i_4_n_5 ,\reg_out_reg[24]_i_4_n_6 ,\reg_out_reg[24]_i_4_n_7 }),
        .\reg_out_reg[24]_0 (\reg_out[24]_i_3_n_0 ),
        .\reg_out_reg[24]_1 (\reg_out[24]_i_5_n_0 ),
        .\reg_out_reg[25] (\reg_out[25]_i_3_n_0 ),
        .\reg_out_reg[25]_0 (\reg_out[25]_i_5_n_0 ),
        .\reg_out_reg[26] (\reg_out[26]_i_3_n_0 ),
        .\reg_out_reg[26]_0 (\reg_out[26]_i_4_n_0 ),
        .\reg_out_reg[27] ({\count_cycle_reg_n_0_[27] ,\count_cycle_reg_n_0_[26] ,\count_cycle_reg_n_0_[25] ,\count_cycle_reg_n_0_[24] }),
        .\reg_out_reg[27]_0 (\reg_out[27]_i_3_n_0 ),
        .\reg_out_reg[27]_1 (\reg_out[27]_i_4_n_0 ),
        .\reg_out_reg[28] ({\reg_out_reg[28]_i_4_n_4 ,\reg_out_reg[28]_i_4_n_5 ,\reg_out_reg[28]_i_4_n_6 ,\reg_out_reg[28]_i_4_n_7 }),
        .\reg_out_reg[28]_0 (\reg_out[28]_i_3_n_0 ),
        .\reg_out_reg[28]_1 (\reg_out[28]_i_5_n_0 ),
        .\reg_out_reg[29] (\reg_out[29]_i_3_n_0 ),
        .\reg_out_reg[29]_0 (\reg_out[29]_i_5_n_0 ),
        .\reg_out_reg[2] (\reg_out[2]_i_3_n_0 ),
        .\reg_out_reg[30] (\reg_out[30]_i_3_n_0 ),
        .\reg_out_reg[30]_0 (\reg_out[30]_i_5_n_0 ),
        .\reg_out_reg[31] ({\count_cycle_reg_n_0_[31] ,\count_cycle_reg_n_0_[30] ,\count_cycle_reg_n_0_[29] ,\count_cycle_reg_n_0_[28] }),
        .\reg_out_reg[31]_0 ({\reg_out_reg[31]_i_3_n_5 ,\reg_out_reg[31]_i_3_n_6 ,\reg_out_reg[31]_i_3_n_7 }),
        .\reg_out_reg[31]_1 (\reg_out[31]_i_4_n_0 ),
        .\reg_out_reg[31]_2 (\reg_out[31]_i_6_n_0 ),
        .\reg_out_reg[3] (\reg_out[3]_i_4_n_0 ),
        .\reg_out_reg[4] (\reg_out[4]_i_5_n_0 ),
        .\reg_out_reg[5] (\reg_out[5]_i_4_n_0 ),
        .\reg_out_reg[6] (\reg_out[6]_i_4_n_0 ),
        .\reg_out_reg[7] (mem_rdata_word[7:0]),
        .\reg_out_reg[7]_0 ({\count_cycle_reg_n_0_[7] ,\count_cycle_reg_n_0_[6] ,\count_cycle_reg_n_0_[5] ,\count_cycle_reg_n_0_[4] }),
        .\reg_out_reg[7]_1 (\reg_out[7]_i_3_n_0 ),
        .\reg_out_reg[8] ({\reg_out_reg[8]_i_3_n_4 ,\reg_out_reg[8]_i_3_n_5 ,\reg_out_reg[8]_i_3_n_6 ,\reg_out_reg[8]_i_3_n_7 }),
        .\reg_out_reg[8]_0 (\reg_out[8]_i_4_n_0 ),
        .\reg_out_reg[8]_1 (\reg_out[8]_i_5_n_0 ),
        .\reg_out_reg[9] (\reg_out[9]_i_3_n_0 ),
        .\reg_out_reg[9]_0 (\reg_out[9]_i_4_n_0 ),
        .reg_sh1(reg_sh1[16:0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_timeout_counter[0]_i_1 
       (.I0(pcpi_timeout_counter_reg[0]),
        .O(pcpi_timeout_counter0[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \pcpi_timeout_counter[1]_i_1 
       (.I0(pcpi_timeout_counter_reg[0]),
        .I1(pcpi_timeout_counter_reg[1]),
        .O(\pcpi_timeout_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \pcpi_timeout_counter[2]_i_1 
       (.I0(pcpi_timeout_counter_reg[2]),
        .I1(pcpi_timeout_counter_reg[1]),
        .I2(pcpi_timeout_counter_reg[0]),
        .O(pcpi_timeout_counter0[2]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pcpi_timeout_counter[3]_i_2 
       (.I0(pcpi_timeout_counter_reg[3]),
        .I1(pcpi_timeout_counter_reg[1]),
        .I2(pcpi_timeout_counter_reg[0]),
        .I3(pcpi_timeout_counter_reg[2]),
        .O(\pcpi_timeout_counter[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \pcpi_timeout_counter[3]_i_3 
       (.I0(pcpi_timeout_counter_reg[3]),
        .I1(pcpi_timeout_counter_reg[2]),
        .I2(pcpi_timeout_counter_reg[0]),
        .I3(pcpi_timeout_counter_reg[1]),
        .O(pcpi_timeout_counter0[3]));
  FDSE \pcpi_timeout_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_0 ),
        .D(pcpi_timeout_counter0[0]),
        .Q(pcpi_timeout_counter_reg[0]),
        .S(pcpi_div_n_4));
  FDSE \pcpi_timeout_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_0 ),
        .D(\pcpi_timeout_counter[1]_i_1_n_0 ),
        .Q(pcpi_timeout_counter_reg[1]),
        .S(pcpi_div_n_4));
  FDSE \pcpi_timeout_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_0 ),
        .D(pcpi_timeout_counter0[2]),
        .Q(pcpi_timeout_counter_reg[2]),
        .S(pcpi_div_n_4));
  FDSE \pcpi_timeout_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\pcpi_timeout_counter[3]_i_2_n_0 ),
        .D(pcpi_timeout_counter0[3]),
        .Q(pcpi_timeout_counter_reg[3]),
        .S(pcpi_div_n_4));
  LUT4 #(
    .INIT(16'h0001)) 
    pcpi_timeout_i_1
       (.I0(pcpi_timeout_counter_reg[2]),
        .I1(pcpi_timeout_counter_reg[0]),
        .I2(pcpi_timeout_counter_reg[1]),
        .I3(pcpi_timeout_counter_reg[3]),
        .O(pcpi_timeout_i_1_n_0));
  FDRE pcpi_timeout_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_timeout_i_1_n_0),
        .Q(pcpi_timeout),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    pcpi_valid_i_2
       (.I0(\cpu_state_reg_n_0_[0] ),
        .I1(\cpu_state_reg_n_0_[1] ),
        .I2(\cpu_state_reg_n_0_[3] ),
        .I3(\cpu_state_reg[5]_0 ),
        .I4(\cpu_state_reg_n_0_[6] ),
        .I5(\cpu_state_reg_n_0_[7] ),
        .O(pcpi_valid_i_2_n_0));
  FDRE pcpi_valid_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_div_n_6),
        .Q(pcpi_valid_reg_0),
        .R(cpu_reset));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_10
       (.I0(ram_reg_3_0[6]),
        .I1(sel),
        .I2(p_2_in[8]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[38]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_11
       (.I0(ram_reg_3_0[5]),
        .I1(sel),
        .I2(p_2_in[7]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[37]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_12
       (.I0(ram_reg_3_0[4]),
        .I1(sel),
        .I2(p_2_in[6]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[36]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_13
       (.I0(ram_reg_3_0[3]),
        .I1(sel),
        .I2(p_2_in[5]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[35]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_14
       (.I0(ram_reg_3_0[2]),
        .I1(sel),
        .I2(\mem_addr_reg[31]_0 [2]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[34]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_15
       (.I0(ram_reg_3_0[1]),
        .I1(sel),
        .I2(\mem_addr_reg[31]_0 [1]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[33]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_16
       (.I0(ram_reg_3_0[0]),
        .I1(sel),
        .I2(\mem_addr_reg[31]_0 [0]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[32]));
  LUT6 #(
    .INIT(64'hAAAAAAADAAAAAAA2)) 
    ram_reg_0_i_17
       (.I0(ram_reg_3),
        .I1(\mem_addr_reg[31]_0 [3]),
        .I2(\mem_addr_reg[31]_0 [5]),
        .I3(mem_instr_reg_0),
        .I4(\mem_addr_reg[31]_0 [6]),
        .I5(p_2_in[15]),
        .O(addr_a[13]));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    ram_reg_0_i_18
       (.I0(\mem_addr_reg[31]_0 [5]),
        .I1(mem_instr_reg_0),
        .I2(\mem_addr_reg[31]_0 [6]),
        .I3(\mem_addr_reg[31]_0 [3]),
        .I4(ram_reg_3),
        .O(addr_a[12]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_19
       (.I0(p_2_in[13]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[11]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_1__0
       (.I0(out[25]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [25]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[25]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_1__1
       (.I0(out[17]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [17]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[17]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_1__2
       (.I0(out[9]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [9]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[9]));
  LUT5 #(
    .INIT(32'h00000004)) 
    ram_reg_0_i_2
       (.I0(cpu_ready_reg),
        .I1(mem_valid_reg_0),
        .I2(\mem_addr_reg[31]_0 [6]),
        .I3(mem_instr_reg_0),
        .I4(\mem_addr_reg[31]_0 [5]),
        .O(mem_valid_reg_2));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_20
       (.I0(p_2_in[12]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[10]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_21
       (.I0(p_2_in[11]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[9]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_22
       (.I0(p_2_in[10]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[8]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_23
       (.I0(p_2_in[9]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_24
       (.I0(p_2_in[8]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_25
       (.I0(p_2_in[7]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_26
       (.I0(p_2_in[6]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_27
       (.I0(p_2_in[5]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_28
       (.I0(\mem_addr_reg[31]_0 [2]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_29
       (.I0(\mem_addr_reg[31]_0 [1]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[1]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_2__0
       (.I0(out[24]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [24]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[24]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_2__1
       (.I0(out[16]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [16]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[16]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_2__2
       (.I0(out[8]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [8]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[8]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_3
       (.I0(\mem_wdata_reg[31]_0 [9]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_30
       (.I0(\mem_addr_reg[31]_0 [0]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(addr_a[0]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_31
       (.I0(out[1]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [1]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[1]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_32
       (.I0(out[0]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [0]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_33
       (.I0(\mem_wdata_reg[31]_0 [1]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(data_a[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_34
       (.I0(\mem_wdata_reg[31]_0 [0]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(data_a[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_36
       (.I0(\mem_wstrb_reg[0]_0 ),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(WEBWE));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_37
       (.I0(mem_valid_reg_0),
        .I1(cpu_ready_reg),
        .O(mem_valid_reg_1));
  LUT5 #(
    .INIT(32'hAADAAA2A)) 
    ram_reg_0_i_38
       (.I0(ram_reg_3),
        .I1(\mem_addr_reg[31]_0 [3]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(p_2_in[15]),
        .O(boot_reg));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_3__0
       (.I0(\mem_wdata_reg[31]_0 [17]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_3__1
       (.I0(\mem_wdata_reg[31]_0 [25]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[31]_1 [1]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_4
       (.I0(\mem_wdata_reg[31]_0 [8]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_4__0
       (.I0(\mem_wdata_reg[31]_0 [16]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[23]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_4__1
       (.I0(\mem_wdata_reg[31]_0 [24]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[31]_1 [0]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_5
       (.I0(ram_reg_3_0[11]),
        .I1(sel),
        .I2(p_2_in[13]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[43]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_6
       (.I0(p_0_in[0]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wstrb_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_6__0
       (.I0(p_0_in[1]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wstrb_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_6__1
       (.I0(p_0_in[2]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wstrb_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_6__2
       (.I0(ram_reg_3_0[10]),
        .I1(sel),
        .I2(p_2_in[12]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[42]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_7
       (.I0(ram_reg_3_0[9]),
        .I1(sel),
        .I2(p_2_in[11]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[41]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_8
       (.I0(ram_reg_3_0[8]),
        .I1(sel),
        .I2(p_2_in[10]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[40]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_0_i_9
       (.I0(ram_reg_3_0[7]),
        .I1(sel),
        .I2(p_2_in[9]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[39]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_1_i_1
       (.I0(out[27]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [27]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[27]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_1_i_1__0
       (.I0(out[19]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [19]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[19]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_1_i_1__1
       (.I0(out[11]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [11]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[11]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_1_i_1__2
       (.I0(out[3]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [3]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[3]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_1_i_2
       (.I0(out[26]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [26]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[26]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_1_i_2__0
       (.I0(out[18]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [18]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[18]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_1_i_2__1
       (.I0(out[10]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [10]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[10]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_1_i_2__2
       (.I0(out[2]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [2]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_1_i_3
       (.I0(\mem_wdata_reg[31]_0 [3]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(data_a[3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_1_i_3__0
       (.I0(\mem_wdata_reg[31]_0 [11]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_1_i_3__1
       (.I0(\mem_wdata_reg[31]_0 [19]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_1_i_3__2
       (.I0(\mem_wdata_reg[31]_0 [27]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[31]_1 [3]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_1_i_4
       (.I0(\mem_wdata_reg[31]_0 [2]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(data_a[2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_1_i_4__0
       (.I0(\mem_wdata_reg[31]_0 [10]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_1_i_4__1
       (.I0(\mem_wdata_reg[31]_0 [18]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_1_i_4__2
       (.I0(\mem_wdata_reg[31]_0 [26]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[31]_1 [2]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_2_i_1
       (.I0(out[29]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [29]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[29]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_2_i_1__0
       (.I0(out[21]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [21]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[21]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_2_i_1__1
       (.I0(out[13]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [13]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[13]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_2_i_1__2
       (.I0(out[5]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [5]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[5]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_2_i_2
       (.I0(out[28]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [28]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[28]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_2_i_2__0
       (.I0(out[20]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [20]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[20]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_2_i_2__1
       (.I0(out[12]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [12]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[12]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_2_i_2__2
       (.I0(out[4]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [4]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_2_i_3
       (.I0(\mem_wdata_reg[31]_0 [5]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(data_a[5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_2_i_3__0
       (.I0(\mem_wdata_reg[31]_0 [13]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_2_i_3__1
       (.I0(\mem_wdata_reg[31]_0 [21]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[23]_0 [5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_2_i_3__2
       (.I0(\mem_wdata_reg[31]_0 [29]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[31]_1 [5]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_2_i_4
       (.I0(\mem_wdata_reg[31]_0 [4]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(data_a[4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_2_i_4__0
       (.I0(\mem_wdata_reg[31]_0 [12]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_2_i_4__1
       (.I0(\mem_wdata_reg[31]_0 [20]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[23]_0 [4]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_2_i_4__2
       (.I0(\mem_wdata_reg[31]_0 [28]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[31]_1 [4]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_3_i_1
       (.I0(out[31]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [31]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[31]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_3_i_1__0
       (.I0(out[23]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [23]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[23]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_3_i_1__1
       (.I0(out[15]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [15]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[15]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_3_i_1__2
       (.I0(out[7]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [7]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[7]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_3_i_2
       (.I0(out[30]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [30]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[30]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_3_i_2__0
       (.I0(out[22]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [22]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[22]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_3_i_2__1
       (.I0(out[14]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [14]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[14]));
  LUT5 #(
    .INIT(32'h88B88888)) 
    ram_reg_3_i_2__2
       (.I0(out[6]),
        .I1(sel),
        .I2(\mem_wdata_reg[31]_0 [6]),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(mem_instr_reg_0),
        .O(ram_i_req[6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_3_i_3
       (.I0(\mem_wdata_reg[31]_0 [7]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(data_a[7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_3_i_3__0
       (.I0(\mem_wdata_reg[31]_0 [15]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_3_i_3__1
       (.I0(\mem_wdata_reg[31]_0 [23]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[23]_0 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_3_i_3__2
       (.I0(\mem_wdata_reg[31]_0 [31]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[31]_1 [7]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_3_i_4
       (.I0(\mem_wdata_reg[31]_0 [6]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(data_a[6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_3_i_4__0
       (.I0(\mem_wdata_reg[31]_0 [14]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_3_i_4__1
       (.I0(\mem_wdata_reg[31]_0 [22]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[23]_0 [6]));
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_3_i_4__2
       (.I0(\mem_wdata_reg[31]_0 [30]),
        .I1(\mem_addr_reg[31]_0 [6]),
        .I2(mem_instr_reg_0),
        .I3(\mem_addr_reg[31]_0 [5]),
        .O(\mem_wdata_reg[31]_1 [6]));
  LUT5 #(
    .INIT(32'hEFFFAAAA)) 
    recv_buf_valid_i_1
       (.I0(recv_buf_valid_reg_2),
        .I1(recv_buf_valid_reg_0),
        .I2(slaves_req[10]),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(recv_buf_valid),
        .O(recv_buf_valid_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_2 
       (.I0(decoded_rs1[1]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[16]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_3 
       (.I0(decoded_rs1[0]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[15]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_4 
       (.I0(decoded_imm_uj[14]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[14]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[13]_i_5 
       (.I0(decoded_imm_uj[13]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[13]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_6 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_rs1[1]),
        .I3(current_pc[16]),
        .O(\reg_next_pc[13]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_7 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_rs1[0]),
        .I3(current_pc[15]),
        .O(\reg_next_pc[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_8 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[14]),
        .I3(current_pc[14]),
        .O(\reg_next_pc[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[13]_i_9 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[13]),
        .I3(current_pc[13]),
        .O(\reg_next_pc[13]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_2 
       (.I0(decoded_imm_uj[29]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[29]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_3 
       (.I0(decoded_rs1[4]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[19]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_4 
       (.I0(decoded_rs1[3]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[18]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[17]_i_5 
       (.I0(decoded_rs1[2]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[17]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[17]_i_6 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_0_[20] ),
        .I2(latched_stalu_reg_n_0),
        .I3(alu_out_q[20]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[20]),
        .O(\reg_next_pc[17]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_7 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_rs1[4]),
        .I3(current_pc[19]),
        .O(\reg_next_pc[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_8 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_rs1[3]),
        .I3(current_pc[18]),
        .O(\reg_next_pc[17]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[17]_i_9 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_rs1[2]),
        .I3(current_pc[17]),
        .O(\reg_next_pc[17]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[1]_i_1 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[1]),
        .I3(current_pc[1]),
        .O(\reg_next_pc[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_2 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_0_[24] ),
        .I2(latched_stalu_reg_n_0),
        .I3(alu_out_q[24]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[24]),
        .O(\reg_next_pc[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_3 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_0_[23] ),
        .I2(latched_stalu_reg_n_0),
        .I3(alu_out_q[23]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[23]),
        .O(\reg_next_pc[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_4 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_0_[22] ),
        .I2(latched_stalu_reg_n_0),
        .I3(alu_out_q[22]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[22]),
        .O(\reg_next_pc[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[21]_i_5 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_0_[21] ),
        .I2(latched_stalu_reg_n_0),
        .I3(alu_out_q[21]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[21]),
        .O(\reg_next_pc[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_2 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_0_[28] ),
        .I2(latched_stalu_reg_n_0),
        .I3(alu_out_q[28]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[28]),
        .O(\reg_next_pc[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_3 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_0_[27] ),
        .I2(latched_stalu_reg_n_0),
        .I3(alu_out_q[27]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[27]),
        .O(\reg_next_pc[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_4 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_0_[26] ),
        .I2(latched_stalu_reg_n_0),
        .I3(alu_out_q[26]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[26]),
        .O(\reg_next_pc[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[25]_i_5 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_0_[25] ),
        .I2(latched_stalu_reg_n_0),
        .I3(alu_out_q[25]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[25]),
        .O(\reg_next_pc[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \reg_next_pc[29]_i_2 
       (.I0(\reg_out_reg_n_0_[31] ),
        .I1(latched_stalu_reg_n_0),
        .I2(alu_out_q[31]),
        .I3(\mem_addr[31]_i_5_n_0 ),
        .I4(reg_next_pc_reg[31]),
        .I5(in[29]),
        .O(\reg_next_pc[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[29]_i_3 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_0_[30] ),
        .I2(latched_stalu_reg_n_0),
        .I3(alu_out_q[30]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[30]),
        .O(\reg_next_pc[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \reg_next_pc[29]_i_4 
       (.I0(in[29]),
        .I1(\reg_out_reg_n_0_[29] ),
        .I2(latched_stalu_reg_n_0),
        .I3(alu_out_q[29]),
        .I4(\mem_addr[31]_i_5_n_0 ),
        .I5(reg_next_pc_reg[29]),
        .O(\reg_next_pc[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_2 
       (.I0(decoded_imm_uj[4]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[4]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_3 
       (.I0(decoded_imm_uj[3]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[3]));
  LUT3 #(
    .INIT(8'h8A)) 
    \reg_next_pc[2]_i_4 
       (.I0(decoder_trigger_reg_n_0),
        .I1(decoded_imm_uj[2]),
        .I2(instr_jal),
        .O(in[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[2]_i_5 
       (.I0(decoded_imm_uj[1]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[1]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_6 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[4]),
        .I3(current_pc[4]),
        .O(\reg_next_pc[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_7 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[3]),
        .I3(current_pc[3]),
        .O(\reg_next_pc[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2FD0)) 
    \reg_next_pc[2]_i_8 
       (.I0(instr_jal),
        .I1(decoded_imm_uj[2]),
        .I2(decoder_trigger_reg_n_0),
        .I3(current_pc[2]),
        .O(\reg_next_pc[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[2]_i_9 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[1]),
        .I3(current_pc[1]),
        .O(\reg_next_pc[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_2 
       (.I0(decoded_imm_uj[8]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[8]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_3 
       (.I0(decoded_imm_uj[7]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[7]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_4 
       (.I0(decoded_imm_uj[6]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[5]_i_5 
       (.I0(decoded_imm_uj[5]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[5]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_6 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[8]),
        .I3(current_pc[8]),
        .O(\reg_next_pc[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_7 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[7]),
        .I3(current_pc[7]),
        .O(\reg_next_pc[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_8 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[6]),
        .I3(current_pc[6]),
        .O(\reg_next_pc[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[5]_i_9 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[5]),
        .I3(current_pc[5]),
        .O(\reg_next_pc[5]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_2 
       (.I0(decoded_imm_uj[12]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[12]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_3 
       (.I0(decoded_imm_uj[11]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[11]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_4 
       (.I0(decoded_imm_uj[10]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[10]));
  LUT3 #(
    .INIT(8'h80)) 
    \reg_next_pc[9]_i_5 
       (.I0(decoded_imm_uj[9]),
        .I1(instr_jal),
        .I2(decoder_trigger_reg_n_0),
        .O(in[9]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_6 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[12]),
        .I3(current_pc[12]),
        .O(\reg_next_pc[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_7 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[11]),
        .I3(current_pc[11]),
        .O(\reg_next_pc[9]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_8 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[10]),
        .I3(current_pc[10]),
        .O(\reg_next_pc[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_next_pc[9]_i_9 
       (.I0(decoder_trigger_reg_n_0),
        .I1(instr_jal),
        .I2(decoded_imm_uj[9]),
        .I3(current_pc[9]),
        .O(\reg_next_pc[9]_i_9_n_0 ));
  FDRE \reg_next_pc_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_6 ),
        .Q(reg_next_pc_reg[10]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_5 ),
        .Q(reg_next_pc_reg[11]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_4 ),
        .Q(reg_next_pc_reg[12]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_7 ),
        .Q(reg_next_pc_reg[13]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[13]_i_1 
       (.CI(\reg_next_pc_reg[9]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[13]_i_1_n_0 ,\NLW_reg_next_pc_reg[13]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[16:13]),
        .O({\reg_next_pc_reg[13]_i_1_n_4 ,\reg_next_pc_reg[13]_i_1_n_5 ,\reg_next_pc_reg[13]_i_1_n_6 ,\reg_next_pc_reg[13]_i_1_n_7 }),
        .S({\reg_next_pc[13]_i_6_n_0 ,\reg_next_pc[13]_i_7_n_0 ,\reg_next_pc[13]_i_8_n_0 ,\reg_next_pc[13]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_6 ),
        .Q(reg_next_pc_reg[14]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_5 ),
        .Q(reg_next_pc_reg[15]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[13]_i_1_n_4 ),
        .Q(reg_next_pc_reg[16]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_7 ),
        .Q(reg_next_pc_reg[17]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[17]_i_1 
       (.CI(\reg_next_pc_reg[13]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[17]_i_1_n_0 ,\NLW_reg_next_pc_reg[17]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({in[29],in[19:17]}),
        .O({\reg_next_pc_reg[17]_i_1_n_4 ,\reg_next_pc_reg[17]_i_1_n_5 ,\reg_next_pc_reg[17]_i_1_n_6 ,\reg_next_pc_reg[17]_i_1_n_7 }),
        .S({\reg_next_pc[17]_i_6_n_0 ,\reg_next_pc[17]_i_7_n_0 ,\reg_next_pc[17]_i_8_n_0 ,\reg_next_pc[17]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_6 ),
        .Q(reg_next_pc_reg[18]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_5 ),
        .Q(reg_next_pc_reg[19]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc[1]_i_1_n_0 ),
        .Q(reg_next_pc_reg[1]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[17]_i_1_n_4 ),
        .Q(reg_next_pc_reg[20]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_7 ),
        .Q(reg_next_pc_reg[21]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[21]_i_1 
       (.CI(\reg_next_pc_reg[17]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[21]_i_1_n_0 ,\NLW_reg_next_pc_reg[21]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({in[29],in[29],in[29],in[29]}),
        .O({\reg_next_pc_reg[21]_i_1_n_4 ,\reg_next_pc_reg[21]_i_1_n_5 ,\reg_next_pc_reg[21]_i_1_n_6 ,\reg_next_pc_reg[21]_i_1_n_7 }),
        .S({\reg_next_pc[21]_i_2_n_0 ,\reg_next_pc[21]_i_3_n_0 ,\reg_next_pc[21]_i_4_n_0 ,\reg_next_pc[21]_i_5_n_0 }));
  FDRE \reg_next_pc_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_6 ),
        .Q(reg_next_pc_reg[22]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_5 ),
        .Q(reg_next_pc_reg[23]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[21]_i_1_n_4 ),
        .Q(reg_next_pc_reg[24]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_7 ),
        .Q(reg_next_pc_reg[25]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[25]_i_1 
       (.CI(\reg_next_pc_reg[21]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[25]_i_1_n_0 ,\NLW_reg_next_pc_reg[25]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({in[29],in[29],in[29],in[29]}),
        .O({\reg_next_pc_reg[25]_i_1_n_4 ,\reg_next_pc_reg[25]_i_1_n_5 ,\reg_next_pc_reg[25]_i_1_n_6 ,\reg_next_pc_reg[25]_i_1_n_7 }),
        .S({\reg_next_pc[25]_i_2_n_0 ,\reg_next_pc[25]_i_3_n_0 ,\reg_next_pc[25]_i_4_n_0 ,\reg_next_pc[25]_i_5_n_0 }));
  FDRE \reg_next_pc_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_6 ),
        .Q(reg_next_pc_reg[26]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_5 ),
        .Q(reg_next_pc_reg[27]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[25]_i_1_n_4 ),
        .Q(reg_next_pc_reg[28]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[29]_i_1_n_7 ),
        .Q(reg_next_pc_reg[29]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[29]_i_1 
       (.CI(\reg_next_pc_reg[25]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,in[29],in[29]}),
        .O({\reg_next_pc_reg[29]_i_1_n_5 ,\reg_next_pc_reg[29]_i_1_n_6 ,\reg_next_pc_reg[29]_i_1_n_7 }),
        .S({\<const0> ,\reg_next_pc[29]_i_2_n_0 ,\reg_next_pc[29]_i_3_n_0 ,\reg_next_pc[29]_i_4_n_0 }));
  FDRE \reg_next_pc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_6 ),
        .Q(reg_next_pc_reg[2]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[2]_i_1 
       (.CI(\<const0> ),
        .CO({\reg_next_pc_reg[2]_i_1_n_0 ,\NLW_reg_next_pc_reg[2]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[4:1]),
        .O({\reg_next_pc_reg[2]_i_1_n_4 ,\reg_next_pc_reg[2]_i_1_n_5 ,\reg_next_pc_reg[2]_i_1_n_6 ,\NLW_reg_next_pc_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\reg_next_pc[2]_i_6_n_0 ,\reg_next_pc[2]_i_7_n_0 ,\reg_next_pc[2]_i_8_n_0 ,\reg_next_pc[2]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[29]_i_1_n_6 ),
        .Q(reg_next_pc_reg[30]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[29]_i_1_n_5 ),
        .Q(reg_next_pc_reg[31]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_5 ),
        .Q(reg_next_pc_reg[3]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[2]_i_1_n_4 ),
        .Q(reg_next_pc_reg[4]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_7 ),
        .Q(reg_next_pc_reg[5]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[5]_i_1 
       (.CI(\reg_next_pc_reg[2]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[5]_i_1_n_0 ,\NLW_reg_next_pc_reg[5]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[8:5]),
        .O({\reg_next_pc_reg[5]_i_1_n_4 ,\reg_next_pc_reg[5]_i_1_n_5 ,\reg_next_pc_reg[5]_i_1_n_6 ,\reg_next_pc_reg[5]_i_1_n_7 }),
        .S({\reg_next_pc[5]_i_6_n_0 ,\reg_next_pc[5]_i_7_n_0 ,\reg_next_pc[5]_i_8_n_0 ,\reg_next_pc[5]_i_9_n_0 }));
  FDRE \reg_next_pc_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_6 ),
        .Q(reg_next_pc_reg[6]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_5 ),
        .Q(reg_next_pc_reg[7]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[5]_i_1_n_4 ),
        .Q(reg_next_pc_reg[8]),
        .R(cpu_reset));
  FDRE \reg_next_pc_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(\reg_next_pc_reg[9]_i_1_n_7 ),
        .Q(reg_next_pc_reg[9]),
        .R(cpu_reset));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_next_pc_reg[9]_i_1 
       (.CI(\reg_next_pc_reg[5]_i_1_n_0 ),
        .CO({\reg_next_pc_reg[9]_i_1_n_0 ,\NLW_reg_next_pc_reg[9]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(in[12:9]),
        .O({\reg_next_pc_reg[9]_i_1_n_4 ,\reg_next_pc_reg[9]_i_1_n_5 ,\reg_next_pc_reg[9]_i_1_n_6 ,\reg_next_pc_reg[9]_i_1_n_7 }),
        .S({\reg_next_pc[9]_i_6_n_0 ,\reg_next_pc[9]_i_7_n_0 ,\reg_next_pc[9]_i_8_n_0 ,\reg_next_pc[9]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[17]_i_1 
       (.I0(\reg_op1[17]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(pcpi_mul_n_88),
        .O(reg_op1[17]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[17]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[17] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[17]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[17]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[18]_i_1 
       (.I0(\reg_op1[18]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(pcpi_mul_n_87),
        .O(reg_op1[18]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[18]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[18] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[18]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[19]_i_1 
       (.I0(\reg_op1[19]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(pcpi_mul_n_86),
        .O(reg_op1[19]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[19]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[19] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[19]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[20]_i_1 
       (.I0(\reg_op1[20]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[23]_i_3_n_7 ),
        .O(reg_op1[20]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[20]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[20] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[20]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[20]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[21]_i_1 
       (.I0(\reg_op1[21]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[23]_i_3_n_6 ),
        .O(reg_op1[21]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[21]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[21] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[21]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[22]_i_1 
       (.I0(\reg_op1[22]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[23]_i_3_n_5 ),
        .O(reg_op1[22]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[22]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[22] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[22]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[23]_i_1 
       (.I0(\reg_op1[23]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[23]_i_3_n_4 ),
        .O(reg_op1[23]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[23]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[23] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[23]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_4 
       (.I0(\reg_op1_reg_n_0_[23] ),
        .I1(\decoded_imm_reg_n_0_[23] ),
        .O(\reg_op1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_5 
       (.I0(\reg_op1_reg_n_0_[22] ),
        .I1(\decoded_imm_reg_n_0_[22] ),
        .O(\reg_op1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_6 
       (.I0(\reg_op1_reg_n_0_[21] ),
        .I1(\decoded_imm_reg_n_0_[21] ),
        .O(\reg_op1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[23]_i_7 
       (.I0(\reg_op1_reg_n_0_[20] ),
        .I1(\decoded_imm_reg_n_0_[20] ),
        .O(\reg_op1[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[24]_i_1 
       (.I0(\reg_op1[24]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[27]_i_3_n_7 ),
        .O(reg_op1[24]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[24]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[24] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[24]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[25]_i_1 
       (.I0(\reg_op1[25]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[27]_i_3_n_6 ),
        .O(reg_op1[25]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[25]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[25] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[25]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[26]_i_1 
       (.I0(\reg_op1[26]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[27]_i_3_n_5 ),
        .O(reg_op1[26]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[26]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[26] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[26]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[27]_i_1 
       (.I0(\reg_op1[27]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[27]_i_3_n_4 ),
        .O(reg_op1[27]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[27]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[27] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[27]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_4 
       (.I0(\reg_op1_reg_n_0_[27] ),
        .I1(\decoded_imm_reg_n_0_[27] ),
        .O(\reg_op1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_5 
       (.I0(\reg_op1_reg_n_0_[26] ),
        .I1(\decoded_imm_reg_n_0_[26] ),
        .O(\reg_op1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_6 
       (.I0(\reg_op1_reg_n_0_[25] ),
        .I1(\decoded_imm_reg_n_0_[25] ),
        .O(\reg_op1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[27]_i_7 
       (.I0(\reg_op1_reg_n_0_[24] ),
        .I1(\decoded_imm_reg_n_0_[24] ),
        .O(\reg_op1[27]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[28]_i_1 
       (.I0(\reg_op1[28]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[31]_i_3_n_7 ),
        .O(reg_op1[28]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[28]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[28] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[28]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[29]_i_1 
       (.I0(\reg_op1[29]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[31]_i_3_n_6 ),
        .O(reg_op1[29]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[29]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[29] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[29]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[30]_i_1 
       (.I0(\reg_op1[30]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[31]_i_3_n_5 ),
        .O(reg_op1[30]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[30]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[30] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[30]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_op1[31]_i_1 
       (.I0(\reg_op1[31]_i_2_n_0 ),
        .I1(\cpu_state_reg[5]_0 ),
        .I2(\reg_op1_reg[31]_i_3_n_4 ),
        .O(reg_op1[31]));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    \reg_op1[31]_i_2 
       (.I0(pcpi_mul_n_1),
        .I1(\reg_pc_reg_n_0_[31] ),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[31]),
        .I5(pcpi_mul_n_60),
        .O(\reg_op1[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_4 
       (.I0(\reg_op1_reg_n_0_[31] ),
        .I1(\decoded_imm_reg_n_0_[31] ),
        .O(\reg_op1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_5 
       (.I0(\reg_op1_reg_n_0_[30] ),
        .I1(\decoded_imm_reg_n_0_[30] ),
        .O(\reg_op1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_6 
       (.I0(\reg_op1_reg_n_0_[29] ),
        .I1(\decoded_imm_reg_n_0_[29] ),
        .O(\reg_op1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_op1[31]_i_7 
       (.I0(\reg_op1_reg_n_0_[28] ),
        .I1(\decoded_imm_reg_n_0_[28] ),
        .O(\reg_op1[31]_i_7_n_0 ));
  FDRE \reg_op1_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[0]),
        .Q(\reg_op1_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[10]),
        .Q(\reg_op1_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[11]),
        .Q(\reg_op1_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[12]),
        .Q(\reg_op1_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[13]),
        .Q(\reg_op1_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[14]),
        .Q(\reg_op1_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[15]),
        .Q(\reg_op1_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[16]),
        .Q(\reg_op1_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[17]),
        .Q(\reg_op1_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[18]),
        .Q(\reg_op1_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[19]),
        .Q(\reg_op1_reg_n_0_[19] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[1]),
        .Q(\reg_op1_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[20]),
        .Q(\reg_op1_reg_n_0_[20] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[21]),
        .Q(\reg_op1_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[22]),
        .Q(\reg_op1_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[23]),
        .Q(\reg_op1_reg_n_0_[23] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_op1_reg[23]_i_3 
       (.CI(pcpi_mul_n_85),
        .CO({\reg_op1_reg[23]_i_3_n_0 ,\NLW_reg_op1_reg[23]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[23] ,\reg_op1_reg_n_0_[22] ,\reg_op1_reg_n_0_[21] ,\reg_op1_reg_n_0_[20] }),
        .O({\reg_op1_reg[23]_i_3_n_4 ,\reg_op1_reg[23]_i_3_n_5 ,\reg_op1_reg[23]_i_3_n_6 ,\reg_op1_reg[23]_i_3_n_7 }),
        .S({\reg_op1[23]_i_4_n_0 ,\reg_op1[23]_i_5_n_0 ,\reg_op1[23]_i_6_n_0 ,\reg_op1[23]_i_7_n_0 }));
  FDRE \reg_op1_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[24]),
        .Q(\reg_op1_reg_n_0_[24] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[25]),
        .Q(\reg_op1_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[26]),
        .Q(\reg_op1_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[27]),
        .Q(\reg_op1_reg_n_0_[27] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_op1_reg[27]_i_3 
       (.CI(\reg_op1_reg[23]_i_3_n_0 ),
        .CO({\reg_op1_reg[27]_i_3_n_0 ,\NLW_reg_op1_reg[27]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_op1_reg_n_0_[27] ,\reg_op1_reg_n_0_[26] ,\reg_op1_reg_n_0_[25] ,\reg_op1_reg_n_0_[24] }),
        .O({\reg_op1_reg[27]_i_3_n_4 ,\reg_op1_reg[27]_i_3_n_5 ,\reg_op1_reg[27]_i_3_n_6 ,\reg_op1_reg[27]_i_3_n_7 }),
        .S({\reg_op1[27]_i_4_n_0 ,\reg_op1[27]_i_5_n_0 ,\reg_op1[27]_i_6_n_0 ,\reg_op1[27]_i_7_n_0 }));
  FDRE \reg_op1_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[28]),
        .Q(\reg_op1_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[29]),
        .Q(\reg_op1_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[2]),
        .Q(\reg_op1_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[30]),
        .Q(\reg_op1_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[31]),
        .Q(\reg_op1_reg_n_0_[31] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_op1_reg[31]_i_3 
       (.CI(\reg_op1_reg[27]_i_3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\reg_op1_reg_n_0_[30] ,\reg_op1_reg_n_0_[29] ,\reg_op1_reg_n_0_[28] }),
        .O({\reg_op1_reg[31]_i_3_n_4 ,\reg_op1_reg[31]_i_3_n_5 ,\reg_op1_reg[31]_i_3_n_6 ,\reg_op1_reg[31]_i_3_n_7 }),
        .S({\reg_op1[31]_i_4_n_0 ,\reg_op1[31]_i_5_n_0 ,\reg_op1[31]_i_6_n_0 ,\reg_op1[31]_i_7_n_0 }));
  FDRE \reg_op1_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[3]),
        .Q(\reg_op1_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[4]),
        .Q(\reg_op1_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[5]),
        .Q(\reg_op1_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[6]),
        .Q(\reg_op1_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[7]),
        .Q(\reg_op1_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[8]),
        .Q(\reg_op1_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE \reg_op1_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_40),
        .D(reg_op1[9]),
        .Q(\reg_op1_reg_n_0_[9] ),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[17]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[17]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[17] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[18]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[18]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[18] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[19]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[19]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[19] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[20]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[20]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[20] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[21]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[21]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[21] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[22]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[22]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[22] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[23]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[23]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[23] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[24]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[24]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[24] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[25]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[25]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[25] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[26]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[26]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[26] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[27]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[27]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[27] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[28]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[28]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[28] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[29]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[29]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[29] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[30]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[30]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[30] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \reg_op2[31]_i_1 
       (.I0(pcpi_mul_n_78),
        .I1(pcpi_mul_n_79),
        .I2(reg_sh1[31]),
        .I3(pcpi_mul_n_1),
        .I4(\decoded_imm_reg_n_0_[31] ),
        .I5(pcpi_mul_n_6),
        .O(\reg_op2[31]_i_1_n_0 ));
  FDRE \reg_op2_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_77),
        .Q(\reg_op2_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_67),
        .Q(\reg_op2_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_66),
        .Q(\reg_op2_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_65),
        .Q(\reg_op2_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_64),
        .Q(\reg_op2_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_63),
        .Q(\reg_op2_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_62),
        .Q(\reg_op2_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_61),
        .Q(\reg_op2_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[17]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[18]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[19]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[19] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_76),
        .Q(\reg_op2_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[20]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[20] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[21]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[22]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[23]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[23] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[24]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[24] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[25]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[26]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[27]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[27] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[28]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[29]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_75),
        .Q(\reg_op2_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[30]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(\reg_op2[31]_i_1_n_0 ),
        .Q(\reg_op2_reg_n_0_[31] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_74),
        .Q(\reg_op2_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_73),
        .Q(\reg_op2_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_72),
        .Q(\reg_op2_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_71),
        .Q(\reg_op2_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_70),
        .Q(\reg_op2_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_69),
        .Q(\reg_op2_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE \reg_op2_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(pcpi_mul_n_4),
        .D(pcpi_mul_n_68),
        .Q(\reg_op2_reg_n_0_[9] ),
        .R(\<const0> ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[0]_i_4 
       (.I0(data2[0]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[0] ),
        .I3(instr_rdinstr),
        .I4(data4[0]),
        .O(\reg_out[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[10]_i_3 
       (.I0(mem_rdata_word[10]),
        .I1(latched_is_lu_reg_n_0),
        .I2(latched_is_lh_reg_n_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[10]_i_4 
       (.I0(\count_instr_reg_n_0_[10] ),
        .I1(instr_rdinstr),
        .I2(data4[10]),
        .I3(data2[10]),
        .I4(instr_rdcycleh),
        .O(\reg_out[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[11]_i_3 
       (.I0(mem_rdata_word[11]),
        .I1(latched_is_lu_reg_n_0),
        .I2(latched_is_lh_reg_n_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[11]_i_5 
       (.I0(\count_instr_reg_n_0_[11] ),
        .I1(instr_rdinstr),
        .I2(data4[11]),
        .I3(data2[11]),
        .I4(instr_rdcycleh),
        .O(\reg_out[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_10 
       (.I0(\reg_pc_reg_n_0_[9] ),
        .I1(\decoded_imm_reg_n_0_[9] ),
        .O(\reg_out[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[12]_i_3 
       (.I0(mem_rdata_word[12]),
        .I1(latched_is_lu_reg_n_0),
        .I2(latched_is_lh_reg_n_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[12]_i_5 
       (.I0(\count_instr_reg_n_0_[12] ),
        .I1(instr_rdinstr),
        .I2(data4[12]),
        .I3(data2[12]),
        .I4(instr_rdcycleh),
        .O(\reg_out[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_7 
       (.I0(\reg_pc_reg_n_0_[12] ),
        .I1(\decoded_imm_reg_n_0_[12] ),
        .O(\reg_out[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_8 
       (.I0(\reg_pc_reg_n_0_[11] ),
        .I1(\decoded_imm_reg_n_0_[11] ),
        .O(\reg_out[12]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[12]_i_9 
       (.I0(\reg_pc_reg_n_0_[10] ),
        .I1(\decoded_imm_reg_n_0_[10] ),
        .O(\reg_out[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[13]_i_3 
       (.I0(mem_rdata_word[13]),
        .I1(latched_is_lu_reg_n_0),
        .I2(latched_is_lh_reg_n_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[13]_i_5 
       (.I0(\count_instr_reg_n_0_[13] ),
        .I1(instr_rdinstr),
        .I2(data4[13]),
        .I3(data2[13]),
        .I4(instr_rdcycleh),
        .O(\reg_out[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[14]_i_3 
       (.I0(mem_rdata_word[14]),
        .I1(latched_is_lu_reg_n_0),
        .I2(latched_is_lh_reg_n_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[14]_i_4 
       (.I0(\count_instr_reg_n_0_[14] ),
        .I1(instr_rdinstr),
        .I2(data4[14]),
        .I3(data2[14]),
        .I4(instr_rdcycleh),
        .O(\reg_out[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[15]_i_3 
       (.I0(mem_rdata_word[15]),
        .I1(latched_is_lu_reg_n_0),
        .I2(latched_is_lh_reg_n_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[15]_i_4 
       (.I0(\count_instr_reg_n_0_[15] ),
        .I1(instr_rdinstr),
        .I2(data4[15]),
        .I3(data2[15]),
        .I4(instr_rdcycleh),
        .O(\reg_out[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_10 
       (.I0(\reg_pc_reg_n_0_[13] ),
        .I1(\decoded_imm_reg_n_0_[13] ),
        .O(\reg_out[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[16]_i_4 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[16]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[16]_i_6 
       (.I0(\count_instr_reg_n_0_[16] ),
        .I1(instr_rdinstr),
        .I2(data4[16]),
        .I3(data2[16]),
        .I4(instr_rdcycleh),
        .O(\reg_out[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_7 
       (.I0(\reg_pc_reg_n_0_[16] ),
        .I1(\decoded_imm_reg_n_0_[16] ),
        .O(\reg_out[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_8 
       (.I0(\reg_pc_reg_n_0_[15] ),
        .I1(\decoded_imm_reg_n_0_[15] ),
        .O(\reg_out[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[16]_i_9 
       (.I0(\reg_pc_reg_n_0_[14] ),
        .I1(\decoded_imm_reg_n_0_[14] ),
        .O(\reg_out[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[17]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[17]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[17]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[17]_i_5 
       (.I0(\count_instr_reg_n_0_[17] ),
        .I1(instr_rdinstr),
        .I2(data4[17]),
        .I3(data2[17]),
        .I4(instr_rdcycleh),
        .O(\reg_out[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[18]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[18]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[18]_i_4 
       (.I0(\count_instr_reg_n_0_[18] ),
        .I1(instr_rdinstr),
        .I2(data4[18]),
        .I3(data2[18]),
        .I4(instr_rdcycleh),
        .O(\reg_out[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[19]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[19]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[19]_i_4 
       (.I0(\count_instr_reg_n_0_[19] ),
        .I1(instr_rdinstr),
        .I2(data4[19]),
        .I3(data2[19]),
        .I4(instr_rdcycleh),
        .O(\reg_out[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[1]_i_4 
       (.I0(data2[1]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[1] ),
        .I3(instr_rdinstr),
        .I4(data4[1]),
        .O(\reg_out[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_10 
       (.I0(\reg_pc_reg_n_0_[17] ),
        .I1(\decoded_imm_reg_n_0_[17] ),
        .O(\reg_out[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[20]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[20]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[20]_i_6 
       (.I0(\count_instr_reg_n_0_[20] ),
        .I1(instr_rdinstr),
        .I2(data4[20]),
        .I3(data2[20]),
        .I4(instr_rdcycleh),
        .O(\reg_out[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_7 
       (.I0(\reg_pc_reg_n_0_[20] ),
        .I1(\decoded_imm_reg_n_0_[20] ),
        .O(\reg_out[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_8 
       (.I0(\reg_pc_reg_n_0_[19] ),
        .I1(\decoded_imm_reg_n_0_[19] ),
        .O(\reg_out[20]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[20]_i_9 
       (.I0(\reg_pc_reg_n_0_[18] ),
        .I1(\decoded_imm_reg_n_0_[18] ),
        .O(\reg_out[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[21]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[21]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[21]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[21]_i_5 
       (.I0(\count_instr_reg_n_0_[21] ),
        .I1(instr_rdinstr),
        .I2(data4[21]),
        .I3(data2[21]),
        .I4(instr_rdcycleh),
        .O(\reg_out[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[22]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[22]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[22]_i_4 
       (.I0(\count_instr_reg_n_0_[22] ),
        .I1(instr_rdinstr),
        .I2(data4[22]),
        .I3(data2[22]),
        .I4(instr_rdcycleh),
        .O(\reg_out[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[23]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[23]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[23]_i_5 
       (.I0(\count_instr_reg_n_0_[23] ),
        .I1(instr_rdinstr),
        .I2(data4[23]),
        .I3(data2[23]),
        .I4(instr_rdcycleh),
        .O(\reg_out[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_10 
       (.I0(\reg_pc_reg_n_0_[21] ),
        .I1(\decoded_imm_reg_n_0_[21] ),
        .O(\reg_out[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[24]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[24]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[24]_i_5 
       (.I0(\count_instr_reg_n_0_[24] ),
        .I1(instr_rdinstr),
        .I2(data4[24]),
        .I3(data2[24]),
        .I4(instr_rdcycleh),
        .O(\reg_out[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_7 
       (.I0(\reg_pc_reg_n_0_[24] ),
        .I1(\decoded_imm_reg_n_0_[24] ),
        .O(\reg_out[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_8 
       (.I0(\reg_pc_reg_n_0_[23] ),
        .I1(\decoded_imm_reg_n_0_[23] ),
        .O(\reg_out[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[24]_i_9 
       (.I0(\reg_pc_reg_n_0_[22] ),
        .I1(\decoded_imm_reg_n_0_[22] ),
        .O(\reg_out[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[25]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[25]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[25]_i_5 
       (.I0(\count_instr_reg_n_0_[25] ),
        .I1(instr_rdinstr),
        .I2(data4[25]),
        .I3(data2[25]),
        .I4(instr_rdcycleh),
        .O(\reg_out[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[26]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[26]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[26]_i_4 
       (.I0(\count_instr_reg_n_0_[26] ),
        .I1(instr_rdinstr),
        .I2(data4[26]),
        .I3(data2[26]),
        .I4(instr_rdcycleh),
        .O(\reg_out[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[27]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[27]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[27]_i_4 
       (.I0(\count_instr_reg_n_0_[27] ),
        .I1(instr_rdinstr),
        .I2(data4[27]),
        .I3(data2[27]),
        .I4(instr_rdcycleh),
        .O(\reg_out[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_10 
       (.I0(\reg_pc_reg_n_0_[25] ),
        .I1(\decoded_imm_reg_n_0_[25] ),
        .O(\reg_out[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[28]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[28]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[28]_i_5 
       (.I0(\count_instr_reg_n_0_[28] ),
        .I1(instr_rdinstr),
        .I2(data4[28]),
        .I3(data2[28]),
        .I4(instr_rdcycleh),
        .O(\reg_out[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_7 
       (.I0(\reg_pc_reg_n_0_[28] ),
        .I1(\decoded_imm_reg_n_0_[28] ),
        .O(\reg_out[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_8 
       (.I0(\reg_pc_reg_n_0_[27] ),
        .I1(\decoded_imm_reg_n_0_[27] ),
        .O(\reg_out[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[28]_i_9 
       (.I0(\reg_pc_reg_n_0_[26] ),
        .I1(\decoded_imm_reg_n_0_[26] ),
        .O(\reg_out[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[29]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[29]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[29]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[29]_i_5 
       (.I0(\count_instr_reg_n_0_[29] ),
        .I1(instr_rdinstr),
        .I2(data4[29]),
        .I3(data2[29]),
        .I4(instr_rdcycleh),
        .O(\reg_out[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[2]_i_3 
       (.I0(data2[2]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[2] ),
        .I3(instr_rdinstr),
        .I4(data4[2]),
        .O(\reg_out[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[30]_i_3 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[30]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[30]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[30]_i_5 
       (.I0(\count_instr_reg_n_0_[30] ),
        .I1(instr_rdinstr),
        .I2(data4[30]),
        .I3(data2[30]),
        .I4(instr_rdcycleh),
        .O(\reg_out[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \reg_out[31]_i_4 
       (.I0(mem_rdata_word[7]),
        .I1(latched_is_lh_reg_n_0),
        .I2(mem_rdata_word[15]),
        .I3(latched_is_lu_reg_n_0),
        .I4(mem_rdata_word[31]),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \reg_out[31]_i_6 
       (.I0(\count_instr_reg_n_0_[31] ),
        .I1(instr_rdinstr),
        .I2(data4[31]),
        .I3(data2[31]),
        .I4(instr_rdcycleh),
        .O(\reg_out[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_7 
       (.I0(\decoded_imm_reg_n_0_[31] ),
        .I1(\reg_pc_reg_n_0_[31] ),
        .O(\reg_out[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_8 
       (.I0(\reg_pc_reg_n_0_[30] ),
        .I1(\decoded_imm_reg_n_0_[30] ),
        .O(\reg_out[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_9 
       (.I0(\reg_pc_reg_n_0_[29] ),
        .I1(\decoded_imm_reg_n_0_[29] ),
        .O(\reg_out[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[3]_i_4 
       (.I0(data2[3]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[3] ),
        .I3(instr_rdinstr),
        .I4(data4[3]),
        .O(\reg_out[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[4]_i_5 
       (.I0(data2[4]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[4] ),
        .I3(instr_rdinstr),
        .I4(data4[4]),
        .O(\reg_out[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_6 
       (.I0(\reg_pc_reg_n_0_[4] ),
        .I1(\decoded_imm_reg_n_0_[4] ),
        .O(\reg_out[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_7 
       (.I0(\reg_pc_reg_n_0_[3] ),
        .I1(\decoded_imm_reg_n_0_[3] ),
        .O(\reg_out[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_8 
       (.I0(\reg_pc_reg_n_0_[2] ),
        .I1(\decoded_imm_reg_n_0_[2] ),
        .O(\reg_out[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[4]_i_9 
       (.I0(\reg_pc_reg_n_0_[1] ),
        .I1(\decoded_imm_reg_n_0_[1] ),
        .O(\reg_out[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[5]_i_4 
       (.I0(data2[5]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[5] ),
        .I3(instr_rdinstr),
        .I4(data4[5]),
        .O(\reg_out[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[6]_i_4 
       (.I0(data2[6]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[6] ),
        .I3(instr_rdinstr),
        .I4(data4[6]),
        .O(\reg_out[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \reg_out[7]_i_3 
       (.I0(data2[7]),
        .I1(instr_rdcycleh),
        .I2(\count_instr_reg_n_0_[7] ),
        .I3(instr_rdinstr),
        .I4(data4[7]),
        .O(\reg_out[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_10 
       (.I0(\reg_pc_reg_n_0_[5] ),
        .I1(\decoded_imm_reg_n_0_[5] ),
        .O(\reg_out[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[8]_i_4 
       (.I0(mem_rdata_word[8]),
        .I1(latched_is_lu_reg_n_0),
        .I2(latched_is_lh_reg_n_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[8]_i_5 
       (.I0(\count_instr_reg_n_0_[8] ),
        .I1(instr_rdinstr),
        .I2(data4[8]),
        .I3(data2[8]),
        .I4(instr_rdcycleh),
        .O(\reg_out[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_7 
       (.I0(\reg_pc_reg_n_0_[8] ),
        .I1(\decoded_imm_reg_n_0_[8] ),
        .O(\reg_out[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_8 
       (.I0(\reg_pc_reg_n_0_[7] ),
        .I1(\decoded_imm_reg_n_0_[7] ),
        .O(\reg_out[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[8]_i_9 
       (.I0(\reg_pc_reg_n_0_[6] ),
        .I1(\decoded_imm_reg_n_0_[6] ),
        .O(\reg_out[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hABA80000)) 
    \reg_out[9]_i_3 
       (.I0(mem_rdata_word[9]),
        .I1(latched_is_lu_reg_n_0),
        .I2(latched_is_lh_reg_n_0),
        .I3(mem_rdata_word[7]),
        .I4(\cpu_state_reg_n_0_[0] ),
        .O(\reg_out[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \reg_out[9]_i_4 
       (.I0(\count_instr_reg_n_0_[9] ),
        .I1(instr_rdinstr),
        .I2(data4[9]),
        .I3(data2[9]),
        .I4(instr_rdcycleh),
        .O(\reg_out[9]_i_4_n_0 ));
  FDRE \reg_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[0]),
        .Q(\reg_out_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[10]),
        .Q(\reg_out_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[11]),
        .Q(\reg_out_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[12]),
        .Q(\reg_out_reg_n_0_[12] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[12]_i_4 
       (.CI(\reg_out_reg[8]_i_3_n_0 ),
        .CO({\reg_out_reg[12]_i_4_n_0 ,\NLW_reg_out_reg[12]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[12] ,\reg_pc_reg_n_0_[11] ,\reg_pc_reg_n_0_[10] ,\reg_pc_reg_n_0_[9] }),
        .O({\reg_out_reg[12]_i_4_n_4 ,\reg_out_reg[12]_i_4_n_5 ,\reg_out_reg[12]_i_4_n_6 ,\reg_out_reg[12]_i_4_n_7 }),
        .S({\reg_out[12]_i_7_n_0 ,\reg_out[12]_i_8_n_0 ,\reg_out[12]_i_9_n_0 ,\reg_out[12]_i_10_n_0 }));
  FDRE \reg_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[13]),
        .Q(\reg_out_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[14]),
        .Q(\reg_out_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[15]),
        .Q(\reg_out_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[16]),
        .Q(\reg_out_reg_n_0_[16] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[16]_i_3 
       (.CI(\reg_out_reg[12]_i_4_n_0 ),
        .CO({\reg_out_reg[16]_i_3_n_0 ,\NLW_reg_out_reg[16]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[16] ,\reg_pc_reg_n_0_[15] ,\reg_pc_reg_n_0_[14] ,\reg_pc_reg_n_0_[13] }),
        .O({\reg_out_reg[16]_i_3_n_4 ,\reg_out_reg[16]_i_3_n_5 ,\reg_out_reg[16]_i_3_n_6 ,\reg_out_reg[16]_i_3_n_7 }),
        .S({\reg_out[16]_i_7_n_0 ,\reg_out[16]_i_8_n_0 ,\reg_out[16]_i_9_n_0 ,\reg_out[16]_i_10_n_0 }));
  FDRE \reg_out_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[17]),
        .Q(\reg_out_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[18]),
        .Q(\reg_out_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[19]),
        .Q(\reg_out_reg_n_0_[19] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[1]),
        .Q(\reg_out_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[20]),
        .Q(\reg_out_reg_n_0_[20] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[20]_i_4 
       (.CI(\reg_out_reg[16]_i_3_n_0 ),
        .CO({\reg_out_reg[20]_i_4_n_0 ,\NLW_reg_out_reg[20]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[20] ,\reg_pc_reg_n_0_[19] ,\reg_pc_reg_n_0_[18] ,\reg_pc_reg_n_0_[17] }),
        .O({\reg_out_reg[20]_i_4_n_4 ,\reg_out_reg[20]_i_4_n_5 ,\reg_out_reg[20]_i_4_n_6 ,\reg_out_reg[20]_i_4_n_7 }),
        .S({\reg_out[20]_i_7_n_0 ,\reg_out[20]_i_8_n_0 ,\reg_out[20]_i_9_n_0 ,\reg_out[20]_i_10_n_0 }));
  FDRE \reg_out_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[21]),
        .Q(\reg_out_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[22]),
        .Q(\reg_out_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[23]),
        .Q(\reg_out_reg_n_0_[23] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[24]),
        .Q(\reg_out_reg_n_0_[24] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[24]_i_4 
       (.CI(\reg_out_reg[20]_i_4_n_0 ),
        .CO({\reg_out_reg[24]_i_4_n_0 ,\NLW_reg_out_reg[24]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[24] ,\reg_pc_reg_n_0_[23] ,\reg_pc_reg_n_0_[22] ,\reg_pc_reg_n_0_[21] }),
        .O({\reg_out_reg[24]_i_4_n_4 ,\reg_out_reg[24]_i_4_n_5 ,\reg_out_reg[24]_i_4_n_6 ,\reg_out_reg[24]_i_4_n_7 }),
        .S({\reg_out[24]_i_7_n_0 ,\reg_out[24]_i_8_n_0 ,\reg_out[24]_i_9_n_0 ,\reg_out[24]_i_10_n_0 }));
  FDRE \reg_out_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[25]),
        .Q(\reg_out_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[26]),
        .Q(\reg_out_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[27]),
        .Q(\reg_out_reg_n_0_[27] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[28]),
        .Q(\reg_out_reg_n_0_[28] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[28]_i_4 
       (.CI(\reg_out_reg[24]_i_4_n_0 ),
        .CO({\reg_out_reg[28]_i_4_n_0 ,\NLW_reg_out_reg[28]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[28] ,\reg_pc_reg_n_0_[27] ,\reg_pc_reg_n_0_[26] ,\reg_pc_reg_n_0_[25] }),
        .O({\reg_out_reg[28]_i_4_n_4 ,\reg_out_reg[28]_i_4_n_5 ,\reg_out_reg[28]_i_4_n_6 ,\reg_out_reg[28]_i_4_n_7 }),
        .S({\reg_out[28]_i_7_n_0 ,\reg_out[28]_i_8_n_0 ,\reg_out[28]_i_9_n_0 ,\reg_out[28]_i_10_n_0 }));
  FDRE \reg_out_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[29]),
        .Q(\reg_out_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[2]),
        .Q(\reg_out_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[30]),
        .Q(\reg_out_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[31]),
        .Q(\reg_out_reg_n_0_[31] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[31]_i_3 
       (.CI(\reg_out_reg[28]_i_4_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\reg_pc_reg_n_0_[30] ,\reg_pc_reg_n_0_[29] }),
        .O({\reg_out_reg[31]_i_3_n_5 ,\reg_out_reg[31]_i_3_n_6 ,\reg_out_reg[31]_i_3_n_7 }),
        .S({\<const0> ,\reg_out[31]_i_7_n_0 ,\reg_out[31]_i_8_n_0 ,\reg_out[31]_i_9_n_0 }));
  FDRE \reg_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[3]),
        .Q(\reg_out_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[4]),
        .Q(\reg_out_reg_n_0_[4] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[4]_i_3 
       (.CI(\<const0> ),
        .CO({\reg_out_reg[4]_i_3_n_0 ,\NLW_reg_out_reg[4]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[4] ,\reg_pc_reg_n_0_[3] ,\reg_pc_reg_n_0_[2] ,\reg_pc_reg_n_0_[1] }),
        .O({\reg_out_reg[4]_i_3_n_4 ,\reg_out_reg[4]_i_3_n_5 ,\reg_out_reg[4]_i_3_n_6 ,\NLW_reg_out_reg[4]_i_3_O_UNCONNECTED [0]}),
        .S({\reg_out[4]_i_6_n_0 ,\reg_out[4]_i_7_n_0 ,\reg_out[4]_i_8_n_0 ,\reg_out[4]_i_9_n_0 }));
  FDRE \reg_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[5]),
        .Q(\reg_out_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[6]),
        .Q(\reg_out_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[7]),
        .Q(\reg_out_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE \reg_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[8]),
        .Q(\reg_out_reg_n_0_[8] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[8]_i_3 
       (.CI(\reg_out_reg[4]_i_3_n_0 ),
        .CO({\reg_out_reg[8]_i_3_n_0 ,\NLW_reg_out_reg[8]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\reg_pc_reg_n_0_[8] ,\reg_pc_reg_n_0_[7] ,\reg_pc_reg_n_0_[6] ,\reg_pc_reg_n_0_[5] }),
        .O({\reg_out_reg[8]_i_3_n_4 ,\reg_out_reg[8]_i_3_n_5 ,\reg_out_reg[8]_i_3_n_6 ,\reg_out_reg[8]_i_3_n_7 }),
        .S({\reg_out[8]_i_7_n_0 ,\reg_out[8]_i_8_n_0 ,\reg_out[8]_i_9_n_0 ,\reg_out[8]_i_10_n_0 }));
  FDRE \reg_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(reg_out[9]),
        .Q(\reg_out_reg_n_0_[9] ),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[10]_i_1 
       (.I0(reg_next_pc_reg[10]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[10]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[10] ),
        .O(current_pc[10]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[11]_i_1 
       (.I0(reg_next_pc_reg[11]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[11]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[11] ),
        .O(current_pc[11]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[12]_i_1 
       (.I0(reg_next_pc_reg[12]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[12]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[12] ),
        .O(current_pc[12]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[13]_i_1 
       (.I0(reg_next_pc_reg[13]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[13]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[13] ),
        .O(current_pc[13]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[14]_i_1 
       (.I0(reg_next_pc_reg[14]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[14]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[14] ),
        .O(current_pc[14]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[15]_i_1 
       (.I0(reg_next_pc_reg[15]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[15]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[15] ),
        .O(current_pc[15]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[16]_i_1 
       (.I0(reg_next_pc_reg[16]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[16]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[16] ),
        .O(current_pc[16]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[17]_i_1 
       (.I0(reg_next_pc_reg[17]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[17]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[17] ),
        .O(current_pc[17]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[18]_i_1 
       (.I0(reg_next_pc_reg[18]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[18]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[18] ),
        .O(current_pc[18]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[19]_i_1 
       (.I0(reg_next_pc_reg[19]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[19]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[19] ),
        .O(current_pc[19]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[1]_i_1 
       (.I0(reg_next_pc_reg[1]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[1]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[1] ),
        .O(current_pc[1]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[20]_i_1 
       (.I0(reg_next_pc_reg[20]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[20]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[20] ),
        .O(current_pc[20]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[21]_i_1 
       (.I0(reg_next_pc_reg[21]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[21]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[21] ),
        .O(current_pc[21]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[22]_i_1 
       (.I0(reg_next_pc_reg[22]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[22]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[22] ),
        .O(current_pc[22]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[23]_i_1 
       (.I0(reg_next_pc_reg[23]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[23]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[23] ),
        .O(current_pc[23]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[24]_i_1 
       (.I0(reg_next_pc_reg[24]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[24]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[24] ),
        .O(current_pc[24]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[25]_i_1 
       (.I0(reg_next_pc_reg[25]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[25]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[25] ),
        .O(current_pc[25]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[26]_i_1 
       (.I0(reg_next_pc_reg[26]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[26]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[26] ),
        .O(current_pc[26]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[27]_i_1 
       (.I0(reg_next_pc_reg[27]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[27]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[27] ),
        .O(current_pc[27]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[28]_i_1 
       (.I0(reg_next_pc_reg[28]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[28]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[28] ),
        .O(current_pc[28]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[29]_i_1 
       (.I0(reg_next_pc_reg[29]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[29]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[29] ),
        .O(current_pc[29]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[2]_i_1 
       (.I0(reg_next_pc_reg[2]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[2]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[2] ),
        .O(current_pc[2]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[30]_i_1 
       (.I0(reg_next_pc_reg[30]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[30]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[30] ),
        .O(current_pc[30]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \reg_pc[31]_i_1 
       (.I0(\cpu_state_reg[5]_0 ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\cpu_state_reg_n_0_[1] ),
        .I3(\cpu_state_reg_n_0_[6] ),
        .I4(\cpu_state_reg_n_0_[0] ),
        .I5(\cpu_state_reg_n_0_[7] ),
        .O(reg_pc));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[31]_i_2 
       (.I0(reg_next_pc_reg[31]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[31]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[31] ),
        .O(current_pc[31]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[3]_i_1 
       (.I0(reg_next_pc_reg[3]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[3]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[3] ),
        .O(current_pc[3]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[4]_i_1 
       (.I0(reg_next_pc_reg[4]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[4]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[4] ),
        .O(current_pc[4]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[5]_i_1 
       (.I0(reg_next_pc_reg[5]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[5]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[5] ),
        .O(current_pc[5]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[6]_i_1 
       (.I0(reg_next_pc_reg[6]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[6]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[6] ),
        .O(current_pc[6]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[7]_i_1 
       (.I0(reg_next_pc_reg[7]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[7]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[7] ),
        .O(current_pc[7]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[8]_i_1 
       (.I0(reg_next_pc_reg[8]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[8]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[8] ),
        .O(current_pc[8]));
  LUT6 #(
    .INIT(64'hEA2AEAEAEA2A2A2A)) 
    \reg_pc[9]_i_1 
       (.I0(reg_next_pc_reg[9]),
        .I1(latched_store_reg_n_0),
        .I2(latched_branch_reg_n_0),
        .I3(alu_out_q[9]),
        .I4(latched_stalu_reg_n_0),
        .I5(\reg_out_reg_n_0_[9] ),
        .O(current_pc[9]));
  FDRE \reg_pc_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[10]),
        .Q(\reg_pc_reg_n_0_[10] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[11]),
        .Q(\reg_pc_reg_n_0_[11] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[12]),
        .Q(\reg_pc_reg_n_0_[12] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[13]),
        .Q(\reg_pc_reg_n_0_[13] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[14]),
        .Q(\reg_pc_reg_n_0_[14] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[15]),
        .Q(\reg_pc_reg_n_0_[15] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[16]),
        .Q(\reg_pc_reg_n_0_[16] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[17]),
        .Q(\reg_pc_reg_n_0_[17] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[18]),
        .Q(\reg_pc_reg_n_0_[18] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[19]),
        .Q(\reg_pc_reg_n_0_[19] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[1]),
        .Q(\reg_pc_reg_n_0_[1] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[20]),
        .Q(\reg_pc_reg_n_0_[20] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[21]),
        .Q(\reg_pc_reg_n_0_[21] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[22]),
        .Q(\reg_pc_reg_n_0_[22] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[23]),
        .Q(\reg_pc_reg_n_0_[23] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[24]),
        .Q(\reg_pc_reg_n_0_[24] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[25]),
        .Q(\reg_pc_reg_n_0_[25] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[26]),
        .Q(\reg_pc_reg_n_0_[26] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[27]),
        .Q(\reg_pc_reg_n_0_[27] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[28]),
        .Q(\reg_pc_reg_n_0_[28] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[29]),
        .Q(\reg_pc_reg_n_0_[29] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[2]),
        .Q(\reg_pc_reg_n_0_[2] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[30]),
        .Q(\reg_pc_reg_n_0_[30] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[31]),
        .Q(\reg_pc_reg_n_0_[31] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[3]),
        .Q(\reg_pc_reg_n_0_[3] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[4]),
        .Q(\reg_pc_reg_n_0_[4] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[5]),
        .Q(\reg_pc_reg_n_0_[5] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[6]),
        .Q(\reg_pc_reg_n_0_[6] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[7]),
        .Q(\reg_pc_reg_n_0_[7] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[8]),
        .Q(\reg_pc_reg_n_0_[8] ),
        .R(cpu_reset));
  FDRE \reg_pc_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(reg_pc),
        .D(current_pc[9]),
        .Q(\reg_pc_reg_n_0_[9] ),
        .R(cpu_reset));
  LUT5 #(
    .INIT(32'h00008000)) 
    rst_soft_i_1
       (.I0(slaves_req[10]),
        .I1(recv_buf_valid_reg_0),
        .I2(slaves_req[8]),
        .I3(slaves_req[0]),
        .I4(rst_soft_i_2_n_0),
        .O(rst_soft));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    rst_soft_i_2
       (.I0(\mem_addr_reg[31]_0 [2]),
        .I1(\mem_addr_reg[31]_0 [5]),
        .I2(\mem_addr_reg[31]_0 [4]),
        .I3(mem_instr_reg_rep_0),
        .I4(\mem_addr_reg[31]_0 [6]),
        .I5(\mem_addr_reg[31]_0 [0]),
        .O(rst_soft_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \s_sel_reg[0]_i_1 
       (.I0(\mem_addr_reg[31]_0 [6]),
        .I1(mem_instr_reg_rep_0),
        .O(cpu_d_req));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_sel_reg[0]_i_1__0 
       (.I0(mem_instr_reg_rep_0),
        .I1(\mem_addr_reg[31]_0 [6]),
        .O(mem_instr_reg_rep_1));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \send_bitcnt[0]_i_1 
       (.I0(\send_bitcnt_reg[3] [0]),
        .I1(\mem_addr_reg[4]_0 ),
        .I2(recv_buf_valid_reg_0),
        .I3(slaves_req[10]),
        .O(\send_bitcnt_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFF8080FF)) 
    \send_bitcnt[1]_i_1 
       (.I0(\mem_addr_reg[4]_0 ),
        .I1(recv_buf_valid_reg_0),
        .I2(slaves_req[10]),
        .I3(\send_bitcnt_reg[3] [0]),
        .I4(\send_bitcnt_reg[3] [1]),
        .O(\send_bitcnt_reg[2] [1]));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \send_bitcnt[3]_i_1 
       (.I0(\mem_addr_reg[4]_0 ),
        .I1(recv_buf_valid_reg_0),
        .I2(slaves_req[10]),
        .I3(\send_bitcnt_reg[0] ),
        .I4(CO),
        .O(\mem_addr_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hFFFF80FF8080FF80)) 
    \send_bitcnt[3]_i_2 
       (.I0(\mem_addr_reg[4]_0 ),
        .I1(recv_buf_valid_reg_0),
        .I2(slaves_req[10]),
        .I3(\send_bitcnt_reg[3]_0 ),
        .I4(\send_bitcnt_reg[3] [2]),
        .I5(\send_bitcnt_reg[3] [3]),
        .O(\send_bitcnt_reg[2] [2]));
  LUT5 #(
    .INIT(32'hFF80FFFF)) 
    \send_counter[0]_i_1 
       (.I0(slaves_req[10]),
        .I1(recv_buf_valid_reg_0),
        .I2(\mem_addr_reg[4]_0 ),
        .I3(CO),
        .I4(\send_counter_reg[0] ),
        .O(\send_counter_reg[15] [0]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[10]_i_1 
       (.I0(send_counter0[9]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [10]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[11]_i_1 
       (.I0(send_counter0[10]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [11]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[12]_i_1 
       (.I0(send_counter0[11]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [12]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[13]_i_1 
       (.I0(send_counter0[12]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [13]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[14]_i_1 
       (.I0(send_counter0[13]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [14]));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \send_counter[15]_i_1 
       (.I0(slaves_req[10]),
        .I1(recv_buf_valid_reg_0),
        .I2(\mem_addr_reg[4]_0 ),
        .I3(CO),
        .I4(\send_counter_reg[15]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[15]_i_2 
       (.I0(send_counter0[14]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [15]));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \send_counter[15]_i_3 
       (.I0(\mem_addr_reg[31]_0 [2]),
        .I1(\mem_addr_reg[31]_0 [1]),
        .I2(mem_instr_reg_rep_0),
        .I3(\mem_addr_reg[31]_0 [6]),
        .I4(recv_buf_valid_reg_1),
        .I5(\mem_addr_reg[31]_0 [0]),
        .O(\mem_addr_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[1]_i_1 
       (.I0(send_counter0[0]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [1]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[2]_i_1 
       (.I0(send_counter0[1]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [2]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[3]_i_1 
       (.I0(send_counter0[2]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [3]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[4]_i_1 
       (.I0(send_counter0[3]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [4]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[5]_i_1 
       (.I0(send_counter0[4]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [5]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[6]_i_1 
       (.I0(send_counter0[5]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [6]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[7]_i_1 
       (.I0(send_counter0[6]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [7]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[8]_i_1 
       (.I0(send_counter0[7]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [8]));
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \send_counter[9]_i_1 
       (.I0(send_counter0[8]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(CO),
        .O(\send_counter_reg[15] [9]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \send_pattern[0]_i_1 
       (.I0(\send_pattern_reg[7] [0]),
        .I1(\mem_addr_reg[4]_0 ),
        .I2(recv_buf_valid_reg_0),
        .I3(slaves_req[10]),
        .O(\mem_wdata_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \send_pattern[1]_i_1 
       (.I0(slaves_req[0]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(\send_pattern_reg[7] [1]),
        .O(\mem_wdata_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \send_pattern[2]_i_1 
       (.I0(slaves_req[1]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(\send_pattern_reg[7] [2]),
        .O(\mem_wdata_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \send_pattern[3]_i_1 
       (.I0(slaves_req[2]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(\send_pattern_reg[7] [3]),
        .O(\mem_wdata_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \send_pattern[4]_i_1 
       (.I0(slaves_req[3]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(\send_pattern_reg[7] [4]),
        .O(\mem_wdata_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \send_pattern[5]_i_1 
       (.I0(slaves_req[4]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(\send_pattern_reg[7] [5]),
        .O(\mem_wdata_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \send_pattern[6]_i_1 
       (.I0(slaves_req[5]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(\send_pattern_reg[7] [6]),
        .O(\mem_wdata_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \send_pattern[7]_i_1 
       (.I0(slaves_req[6]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(\mem_addr_reg[4]_0 ),
        .I4(\send_pattern_reg[7] [7]),
        .O(\mem_wdata_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \send_pattern[8]_i_1 
       (.I0(slaves_req[7]),
        .I1(\mem_addr_reg[4]_0 ),
        .I2(recv_buf_valid_reg_0),
        .I3(slaves_req[10]),
        .O(\mem_wdata_reg[7]_0 [8]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    trap_i_1
       (.I0(\cpu_state_reg_n_0_[6] ),
        .I1(\cpu_state_reg_n_0_[3] ),
        .I2(\cpu_state_reg[5]_0 ),
        .I3(\cpu_state_reg_n_0_[1] ),
        .I4(\cpu_state_reg_n_0_[7] ),
        .I5(\cpu_state_reg_n_0_[0] ),
        .O(trap_i_1_n_0));
  FDRE trap_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(trap_i_1_n_0),
        .Q(trap_reg_0),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    tx_en_i_1
       (.I0(slaves_req[0]),
        .I1(slaves_req[10]),
        .I2(recv_buf_valid_reg_0),
        .I3(slaves_req[9]),
        .I4(tx_en_i_2_n_0),
        .I5(tx_en),
        .O(tx_en_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    tx_en_i_2
       (.I0(\mem_addr_reg[31]_0 [0]),
        .I1(\mem_addr_reg[31]_0 [5]),
        .I2(\mem_addr_reg[31]_0 [4]),
        .I3(mem_instr_reg_rep_0),
        .I4(\mem_addr_reg[31]_0 [6]),
        .I5(\mem_addr_reg[31]_0 [1]),
        .O(tx_en_i_2_n_0));
endmodule

module picorv32_pcpi_div
   (pcpi_div_ready,
    mem_do_rinst_reg,
    D,
    SS,
    \cpu_state_reg[5] ,
    pcpi_timeout_reg,
    \pcpi_rd_reg[31]_0 ,
    cpu_reset,
    Q,
    \cpu_state_reg[6] ,
    pcpi_valid_reg,
    pcpi_ready,
    instr_remu_reg_0,
    mem_do_rinst_reg_0,
    mem_do_rinst_reg_1,
    mem_do_rinst_reg_2,
    mem_do_rinst_reg_3,
    \cpu_state_reg[6]_0 ,
    mem_do_rinst_reg_4,
    mem_do_rinst_reg_5,
    mem_do_rinst_reg_6,
    is_lui_auipc_jal,
    pcpi_valid_reg_0,
    latched_store_reg,
    latched_store_reg_0,
    latched_store_reg_1,
    latched_store_reg_2,
    pcpi_timeout,
    instr_ecall_ebreak,
    pcpi_valid_reg_1,
    \dividend_reg[31]_0 ,
    clk_IBUF_BUFG,
    \divisor_reg[62]_0 );
  output pcpi_div_ready;
  output mem_do_rinst_reg;
  output [1:0]D;
  output [0:0]SS;
  output \cpu_state_reg[5] ;
  output pcpi_timeout_reg;
  output [31:0]\pcpi_rd_reg[31]_0 ;
  input cpu_reset;
  input [2:0]Q;
  input \cpu_state_reg[6] ;
  input pcpi_valid_reg;
  input pcpi_ready;
  input [16:0]instr_remu_reg_0;
  input mem_do_rinst_reg_0;
  input mem_do_rinst_reg_1;
  input mem_do_rinst_reg_2;
  input mem_do_rinst_reg_3;
  input \cpu_state_reg[6]_0 ;
  input mem_do_rinst_reg_4;
  input mem_do_rinst_reg_5;
  input mem_do_rinst_reg_6;
  input is_lui_auipc_jal;
  input pcpi_valid_reg_0;
  input latched_store_reg;
  input latched_store_reg_0;
  input latched_store_reg_1;
  input latched_store_reg_2;
  input pcpi_timeout;
  input instr_ecall_ebreak;
  input pcpi_valid_reg_1;
  input [31:0]\dividend_reg[31]_0 ;
  input clk_IBUF_BUFG;
  input [31:0]\divisor_reg[62]_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire clk_IBUF_BUFG;
  wire cpu_reset;
  wire \cpu_state[6]_i_3_n_0 ;
  wire \cpu_state_reg[5] ;
  wire \cpu_state_reg[6] ;
  wire \cpu_state_reg[6]_0 ;
  wire dividend;
  wire [31:1]dividend1;
  wire dividend2;
  wire \dividend[11]_i_2_n_0 ;
  wire \dividend[11]_i_3_n_0 ;
  wire \dividend[11]_i_4_n_0 ;
  wire \dividend[11]_i_5_n_0 ;
  wire \dividend[11]_i_6_n_0 ;
  wire \dividend[11]_i_7_n_0 ;
  wire \dividend[11]_i_8_n_0 ;
  wire \dividend[11]_i_9_n_0 ;
  wire \dividend[15]_i_2_n_0 ;
  wire \dividend[15]_i_3_n_0 ;
  wire \dividend[15]_i_4_n_0 ;
  wire \dividend[15]_i_5_n_0 ;
  wire \dividend[15]_i_6_n_0 ;
  wire \dividend[15]_i_7_n_0 ;
  wire \dividend[15]_i_8_n_0 ;
  wire \dividend[15]_i_9_n_0 ;
  wire \dividend[19]_i_2_n_0 ;
  wire \dividend[19]_i_3_n_0 ;
  wire \dividend[19]_i_4_n_0 ;
  wire \dividend[19]_i_5_n_0 ;
  wire \dividend[19]_i_6_n_0 ;
  wire \dividend[19]_i_7_n_0 ;
  wire \dividend[19]_i_8_n_0 ;
  wire \dividend[19]_i_9_n_0 ;
  wire \dividend[23]_i_2_n_0 ;
  wire \dividend[23]_i_3_n_0 ;
  wire \dividend[23]_i_4_n_0 ;
  wire \dividend[23]_i_5_n_0 ;
  wire \dividend[23]_i_6_n_0 ;
  wire \dividend[23]_i_7_n_0 ;
  wire \dividend[23]_i_8_n_0 ;
  wire \dividend[23]_i_9_n_0 ;
  wire \dividend[27]_i_2_n_0 ;
  wire \dividend[27]_i_3_n_0 ;
  wire \dividend[27]_i_4_n_0 ;
  wire \dividend[27]_i_5_n_0 ;
  wire \dividend[27]_i_6_n_0 ;
  wire \dividend[27]_i_7_n_0 ;
  wire \dividend[27]_i_8_n_0 ;
  wire \dividend[27]_i_9_n_0 ;
  wire \dividend[31]_i_10_n_0 ;
  wire \dividend[31]_i_12_n_0 ;
  wire \dividend[31]_i_13_n_0 ;
  wire \dividend[31]_i_14_n_0 ;
  wire \dividend[31]_i_15_n_0 ;
  wire \dividend[31]_i_20_n_0 ;
  wire \dividend[31]_i_21_n_0 ;
  wire \dividend[31]_i_22_n_0 ;
  wire \dividend[31]_i_23_n_0 ;
  wire \dividend[31]_i_32_n_0 ;
  wire \dividend[31]_i_33_n_0 ;
  wire \dividend[31]_i_34_n_0 ;
  wire \dividend[31]_i_35_n_0 ;
  wire \dividend[31]_i_37_n_0 ;
  wire \dividend[31]_i_38_n_0 ;
  wire \dividend[31]_i_39_n_0 ;
  wire \dividend[31]_i_40_n_0 ;
  wire \dividend[31]_i_42_n_0 ;
  wire \dividend[31]_i_43_n_0 ;
  wire \dividend[31]_i_44_n_0 ;
  wire \dividend[31]_i_45_n_0 ;
  wire \dividend[31]_i_46_n_0 ;
  wire \dividend[31]_i_47_n_0 ;
  wire \dividend[31]_i_48_n_0 ;
  wire \dividend[31]_i_49_n_0 ;
  wire \dividend[31]_i_4_n_0 ;
  wire \dividend[31]_i_51_n_0 ;
  wire \dividend[31]_i_52_n_0 ;
  wire \dividend[31]_i_53_n_0 ;
  wire \dividend[31]_i_54_n_0 ;
  wire \dividend[31]_i_55_n_0 ;
  wire \dividend[31]_i_56_n_0 ;
  wire \dividend[31]_i_57_n_0 ;
  wire \dividend[31]_i_58_n_0 ;
  wire \dividend[31]_i_5_n_0 ;
  wire \dividend[31]_i_60_n_0 ;
  wire \dividend[31]_i_61_n_0 ;
  wire \dividend[31]_i_62_n_0 ;
  wire \dividend[31]_i_63_n_0 ;
  wire \dividend[31]_i_64_n_0 ;
  wire \dividend[31]_i_65_n_0 ;
  wire \dividend[31]_i_66_n_0 ;
  wire \dividend[31]_i_67_n_0 ;
  wire \dividend[31]_i_68_n_0 ;
  wire \dividend[31]_i_69_n_0 ;
  wire \dividend[31]_i_6_n_0 ;
  wire \dividend[31]_i_70_n_0 ;
  wire \dividend[31]_i_71_n_0 ;
  wire \dividend[31]_i_72_n_0 ;
  wire \dividend[31]_i_73_n_0 ;
  wire \dividend[31]_i_74_n_0 ;
  wire \dividend[31]_i_75_n_0 ;
  wire \dividend[31]_i_7_n_0 ;
  wire \dividend[31]_i_8_n_0 ;
  wire \dividend[31]_i_9_n_0 ;
  wire \dividend[3]_i_10_n_0 ;
  wire \dividend[3]_i_2_n_0 ;
  wire \dividend[3]_i_3_n_0 ;
  wire \dividend[3]_i_4_n_0 ;
  wire \dividend[3]_i_5_n_0 ;
  wire \dividend[3]_i_6_n_0 ;
  wire \dividend[3]_i_7_n_0 ;
  wire \dividend[3]_i_8_n_0 ;
  wire \dividend[3]_i_9_n_0 ;
  wire \dividend[7]_i_2_n_0 ;
  wire \dividend[7]_i_3_n_0 ;
  wire \dividend[7]_i_4_n_0 ;
  wire \dividend[7]_i_5_n_0 ;
  wire \dividend[7]_i_6_n_0 ;
  wire \dividend[7]_i_7_n_0 ;
  wire \dividend[7]_i_8_n_0 ;
  wire \dividend[7]_i_9_n_0 ;
  wire \dividend_reg[11]_i_10_n_0 ;
  wire \dividend_reg[11]_i_1_n_0 ;
  wire \dividend_reg[11]_i_1_n_4 ;
  wire \dividend_reg[11]_i_1_n_5 ;
  wire \dividend_reg[11]_i_1_n_6 ;
  wire \dividend_reg[11]_i_1_n_7 ;
  wire \dividend_reg[15]_i_10_n_0 ;
  wire \dividend_reg[15]_i_1_n_0 ;
  wire \dividend_reg[15]_i_1_n_4 ;
  wire \dividend_reg[15]_i_1_n_5 ;
  wire \dividend_reg[15]_i_1_n_6 ;
  wire \dividend_reg[15]_i_1_n_7 ;
  wire \dividend_reg[19]_i_10_n_0 ;
  wire \dividend_reg[19]_i_1_n_0 ;
  wire \dividend_reg[19]_i_1_n_4 ;
  wire \dividend_reg[19]_i_1_n_5 ;
  wire \dividend_reg[19]_i_1_n_6 ;
  wire \dividend_reg[19]_i_1_n_7 ;
  wire \dividend_reg[23]_i_10_n_0 ;
  wire \dividend_reg[23]_i_1_n_0 ;
  wire \dividend_reg[23]_i_1_n_4 ;
  wire \dividend_reg[23]_i_1_n_5 ;
  wire \dividend_reg[23]_i_1_n_6 ;
  wire \dividend_reg[23]_i_1_n_7 ;
  wire \dividend_reg[27]_i_10_n_0 ;
  wire \dividend_reg[27]_i_1_n_0 ;
  wire \dividend_reg[27]_i_1_n_4 ;
  wire \dividend_reg[27]_i_1_n_5 ;
  wire \dividend_reg[27]_i_1_n_6 ;
  wire \dividend_reg[27]_i_1_n_7 ;
  wire [31:0]\dividend_reg[31]_0 ;
  wire \dividend_reg[31]_i_11_n_0 ;
  wire \dividend_reg[31]_i_18_n_0 ;
  wire \dividend_reg[31]_i_19_n_0 ;
  wire \dividend_reg[31]_i_2_n_4 ;
  wire \dividend_reg[31]_i_2_n_5 ;
  wire \dividend_reg[31]_i_2_n_6 ;
  wire \dividend_reg[31]_i_2_n_7 ;
  wire \dividend_reg[31]_i_31_n_0 ;
  wire \dividend_reg[31]_i_36_n_0 ;
  wire \dividend_reg[31]_i_3_n_0 ;
  wire \dividend_reg[31]_i_41_n_0 ;
  wire \dividend_reg[31]_i_50_n_0 ;
  wire \dividend_reg[31]_i_59_n_0 ;
  wire \dividend_reg[3]_i_1_n_0 ;
  wire \dividend_reg[3]_i_1_n_4 ;
  wire \dividend_reg[3]_i_1_n_5 ;
  wire \dividend_reg[3]_i_1_n_6 ;
  wire \dividend_reg[3]_i_1_n_7 ;
  wire \dividend_reg[7]_i_10_n_0 ;
  wire \dividend_reg[7]_i_1_n_0 ;
  wire \dividend_reg[7]_i_1_n_4 ;
  wire \dividend_reg[7]_i_1_n_5 ;
  wire \dividend_reg[7]_i_1_n_6 ;
  wire \dividend_reg[7]_i_1_n_7 ;
  wire \dividend_reg_n_0_[0] ;
  wire \dividend_reg_n_0_[10] ;
  wire \dividend_reg_n_0_[11] ;
  wire \dividend_reg_n_0_[12] ;
  wire \dividend_reg_n_0_[13] ;
  wire \dividend_reg_n_0_[14] ;
  wire \dividend_reg_n_0_[15] ;
  wire \dividend_reg_n_0_[16] ;
  wire \dividend_reg_n_0_[17] ;
  wire \dividend_reg_n_0_[18] ;
  wire \dividend_reg_n_0_[19] ;
  wire \dividend_reg_n_0_[1] ;
  wire \dividend_reg_n_0_[20] ;
  wire \dividend_reg_n_0_[21] ;
  wire \dividend_reg_n_0_[22] ;
  wire \dividend_reg_n_0_[23] ;
  wire \dividend_reg_n_0_[24] ;
  wire \dividend_reg_n_0_[25] ;
  wire \dividend_reg_n_0_[26] ;
  wire \dividend_reg_n_0_[27] ;
  wire \dividend_reg_n_0_[28] ;
  wire \dividend_reg_n_0_[29] ;
  wire \dividend_reg_n_0_[2] ;
  wire \dividend_reg_n_0_[30] ;
  wire \dividend_reg_n_0_[31] ;
  wire \dividend_reg_n_0_[3] ;
  wire \dividend_reg_n_0_[4] ;
  wire \dividend_reg_n_0_[5] ;
  wire \dividend_reg_n_0_[6] ;
  wire \dividend_reg_n_0_[7] ;
  wire \dividend_reg_n_0_[8] ;
  wire \dividend_reg_n_0_[9] ;
  wire divisor;
  wire [31:1]divisor2;
  wire \divisor[30]_i_1_n_0 ;
  wire \divisor[31]_i_1_n_0 ;
  wire \divisor[32]_i_1_n_0 ;
  wire \divisor[33]_i_1_n_0 ;
  wire \divisor[34]_i_1_n_0 ;
  wire \divisor[35]_i_1_n_0 ;
  wire \divisor[36]_i_1_n_0 ;
  wire \divisor[37]_i_1_n_0 ;
  wire \divisor[38]_i_1_n_0 ;
  wire \divisor[39]_i_1_n_0 ;
  wire \divisor[40]_i_1_n_0 ;
  wire \divisor[41]_i_1_n_0 ;
  wire \divisor[42]_i_1_n_0 ;
  wire \divisor[43]_i_1_n_0 ;
  wire \divisor[44]_i_1_n_0 ;
  wire \divisor[45]_i_1_n_0 ;
  wire \divisor[46]_i_1_n_0 ;
  wire \divisor[47]_i_1_n_0 ;
  wire \divisor[48]_i_1_n_0 ;
  wire \divisor[49]_i_1_n_0 ;
  wire \divisor[50]_i_1_n_0 ;
  wire \divisor[51]_i_1_n_0 ;
  wire \divisor[52]_i_1_n_0 ;
  wire \divisor[53]_i_1_n_0 ;
  wire \divisor[54]_i_1_n_0 ;
  wire \divisor[55]_i_1_n_0 ;
  wire \divisor[56]_i_1_n_0 ;
  wire \divisor[57]_i_1_n_0 ;
  wire \divisor[58]_i_1_n_0 ;
  wire \divisor[59]_i_1_n_0 ;
  wire \divisor[60]_i_1_n_0 ;
  wire \divisor[61]_i_1_n_0 ;
  wire \divisor[61]_i_3_n_0 ;
  wire \divisor[61]_i_4_n_0 ;
  wire \divisor[62]_i_2_n_0 ;
  wire \divisor_reg[35]_i_2_n_0 ;
  wire \divisor_reg[39]_i_2_n_0 ;
  wire \divisor_reg[43]_i_2_n_0 ;
  wire \divisor_reg[47]_i_2_n_0 ;
  wire \divisor_reg[51]_i_2_n_0 ;
  wire \divisor_reg[55]_i_2_n_0 ;
  wire \divisor_reg[59]_i_2_n_0 ;
  wire [31:0]\divisor_reg[62]_0 ;
  wire \divisor_reg_n_0_[0] ;
  wire \divisor_reg_n_0_[10] ;
  wire \divisor_reg_n_0_[11] ;
  wire \divisor_reg_n_0_[12] ;
  wire \divisor_reg_n_0_[13] ;
  wire \divisor_reg_n_0_[14] ;
  wire \divisor_reg_n_0_[15] ;
  wire \divisor_reg_n_0_[16] ;
  wire \divisor_reg_n_0_[17] ;
  wire \divisor_reg_n_0_[18] ;
  wire \divisor_reg_n_0_[19] ;
  wire \divisor_reg_n_0_[1] ;
  wire \divisor_reg_n_0_[20] ;
  wire \divisor_reg_n_0_[21] ;
  wire \divisor_reg_n_0_[22] ;
  wire \divisor_reg_n_0_[23] ;
  wire \divisor_reg_n_0_[24] ;
  wire \divisor_reg_n_0_[25] ;
  wire \divisor_reg_n_0_[26] ;
  wire \divisor_reg_n_0_[27] ;
  wire \divisor_reg_n_0_[28] ;
  wire \divisor_reg_n_0_[29] ;
  wire \divisor_reg_n_0_[2] ;
  wire \divisor_reg_n_0_[30] ;
  wire \divisor_reg_n_0_[31] ;
  wire \divisor_reg_n_0_[32] ;
  wire \divisor_reg_n_0_[33] ;
  wire \divisor_reg_n_0_[34] ;
  wire \divisor_reg_n_0_[35] ;
  wire \divisor_reg_n_0_[36] ;
  wire \divisor_reg_n_0_[37] ;
  wire \divisor_reg_n_0_[38] ;
  wire \divisor_reg_n_0_[39] ;
  wire \divisor_reg_n_0_[3] ;
  wire \divisor_reg_n_0_[40] ;
  wire \divisor_reg_n_0_[41] ;
  wire \divisor_reg_n_0_[42] ;
  wire \divisor_reg_n_0_[43] ;
  wire \divisor_reg_n_0_[44] ;
  wire \divisor_reg_n_0_[45] ;
  wire \divisor_reg_n_0_[46] ;
  wire \divisor_reg_n_0_[47] ;
  wire \divisor_reg_n_0_[48] ;
  wire \divisor_reg_n_0_[49] ;
  wire \divisor_reg_n_0_[4] ;
  wire \divisor_reg_n_0_[50] ;
  wire \divisor_reg_n_0_[51] ;
  wire \divisor_reg_n_0_[52] ;
  wire \divisor_reg_n_0_[53] ;
  wire \divisor_reg_n_0_[54] ;
  wire \divisor_reg_n_0_[55] ;
  wire \divisor_reg_n_0_[56] ;
  wire \divisor_reg_n_0_[57] ;
  wire \divisor_reg_n_0_[58] ;
  wire \divisor_reg_n_0_[59] ;
  wire \divisor_reg_n_0_[5] ;
  wire \divisor_reg_n_0_[60] ;
  wire \divisor_reg_n_0_[61] ;
  wire \divisor_reg_n_0_[62] ;
  wire \divisor_reg_n_0_[6] ;
  wire \divisor_reg_n_0_[7] ;
  wire \divisor_reg_n_0_[8] ;
  wire \divisor_reg_n_0_[9] ;
  wire instr_div_i_1_n_0;
  wire instr_divu_i_1_n_0;
  wire instr_ecall_ebreak;
  wire instr_rem_i_1_n_0;
  wire instr_rem_i_2_n_0;
  wire instr_rem_i_3_n_0;
  wire instr_rem_i_4_n_0;
  wire instr_rem_i_5_n_0;
  wire instr_remu;
  wire instr_remu_i_1_n_0;
  wire [16:0]instr_remu_reg_0;
  wire is_lui_auipc_jal;
  wire latched_store_i_4_n_0;
  wire latched_store_reg;
  wire latched_store_reg_0;
  wire latched_store_reg_1;
  wire latched_store_reg_2;
  wire mem_do_rinst5_out;
  wire mem_do_rinst_i_4_n_0;
  wire mem_do_rinst_reg;
  wire mem_do_rinst_reg_0;
  wire mem_do_rinst_reg_1;
  wire mem_do_rinst_reg_2;
  wire mem_do_rinst_reg_3;
  wire mem_do_rinst_reg_4;
  wire mem_do_rinst_reg_5;
  wire mem_do_rinst_reg_6;
  wire outsign0;
  wire outsign2;
  wire outsign_i_10_n_0;
  wire outsign_i_1_n_0;
  wire outsign_i_4_n_0;
  wire outsign_i_5_n_0;
  wire outsign_i_6_n_0;
  wire outsign_i_7_n_0;
  wire outsign_i_8_n_0;
  wire outsign_i_9_n_0;
  wire outsign_reg_n_0;
  wire [3:1]p_0_in;
  wire [31:0]p_0_in__0;
  wire [31:0]p_0_out;
  wire pcpi_div_ready;
  wire pcpi_div_wait;
  wire pcpi_rd1;
  wire [31:1]pcpi_rd10_in;
  wire \pcpi_rd[0]_i_1_n_0 ;
  wire \pcpi_rd[10]_i_1_n_0 ;
  wire \pcpi_rd[11]_i_1_n_0 ;
  wire \pcpi_rd[12]_i_10_n_0 ;
  wire \pcpi_rd[12]_i_11_n_0 ;
  wire \pcpi_rd[12]_i_1_n_0 ;
  wire \pcpi_rd[12]_i_4_n_0 ;
  wire \pcpi_rd[12]_i_5_n_0 ;
  wire \pcpi_rd[12]_i_6_n_0 ;
  wire \pcpi_rd[12]_i_7_n_0 ;
  wire \pcpi_rd[12]_i_8_n_0 ;
  wire \pcpi_rd[12]_i_9_n_0 ;
  wire \pcpi_rd[13]_i_1_n_0 ;
  wire \pcpi_rd[14]_i_1_n_0 ;
  wire \pcpi_rd[15]_i_1_n_0 ;
  wire \pcpi_rd[16]_i_10_n_0 ;
  wire \pcpi_rd[16]_i_11_n_0 ;
  wire \pcpi_rd[16]_i_1_n_0 ;
  wire \pcpi_rd[16]_i_4_n_0 ;
  wire \pcpi_rd[16]_i_5_n_0 ;
  wire \pcpi_rd[16]_i_6_n_0 ;
  wire \pcpi_rd[16]_i_7_n_0 ;
  wire \pcpi_rd[16]_i_8_n_0 ;
  wire \pcpi_rd[16]_i_9_n_0 ;
  wire \pcpi_rd[17]_i_1_n_0 ;
  wire \pcpi_rd[18]_i_1_n_0 ;
  wire \pcpi_rd[19]_i_1_n_0 ;
  wire \pcpi_rd[1]_i_1_n_0 ;
  wire \pcpi_rd[20]_i_10_n_0 ;
  wire \pcpi_rd[20]_i_11_n_0 ;
  wire \pcpi_rd[20]_i_1_n_0 ;
  wire \pcpi_rd[20]_i_4_n_0 ;
  wire \pcpi_rd[20]_i_5_n_0 ;
  wire \pcpi_rd[20]_i_6_n_0 ;
  wire \pcpi_rd[20]_i_7_n_0 ;
  wire \pcpi_rd[20]_i_8_n_0 ;
  wire \pcpi_rd[20]_i_9_n_0 ;
  wire \pcpi_rd[21]_i_1_n_0 ;
  wire \pcpi_rd[22]_i_1_n_0 ;
  wire \pcpi_rd[23]_i_1_n_0 ;
  wire \pcpi_rd[24]_i_10_n_0 ;
  wire \pcpi_rd[24]_i_11_n_0 ;
  wire \pcpi_rd[24]_i_1_n_0 ;
  wire \pcpi_rd[24]_i_4_n_0 ;
  wire \pcpi_rd[24]_i_5_n_0 ;
  wire \pcpi_rd[24]_i_6_n_0 ;
  wire \pcpi_rd[24]_i_7_n_0 ;
  wire \pcpi_rd[24]_i_8_n_0 ;
  wire \pcpi_rd[24]_i_9_n_0 ;
  wire \pcpi_rd[25]_i_1_n_0 ;
  wire \pcpi_rd[26]_i_1_n_0 ;
  wire \pcpi_rd[27]_i_1_n_0 ;
  wire \pcpi_rd[28]_i_10_n_0 ;
  wire \pcpi_rd[28]_i_11_n_0 ;
  wire \pcpi_rd[28]_i_1_n_0 ;
  wire \pcpi_rd[28]_i_4_n_0 ;
  wire \pcpi_rd[28]_i_5_n_0 ;
  wire \pcpi_rd[28]_i_6_n_0 ;
  wire \pcpi_rd[28]_i_7_n_0 ;
  wire \pcpi_rd[28]_i_8_n_0 ;
  wire \pcpi_rd[28]_i_9_n_0 ;
  wire \pcpi_rd[29]_i_1_n_0 ;
  wire \pcpi_rd[2]_i_1_n_0 ;
  wire \pcpi_rd[30]_i_1_n_0 ;
  wire \pcpi_rd[31]_i_10_n_0 ;
  wire \pcpi_rd[31]_i_1_n_0 ;
  wire \pcpi_rd[31]_i_5_n_0 ;
  wire \pcpi_rd[31]_i_6_n_0 ;
  wire \pcpi_rd[31]_i_7_n_0 ;
  wire \pcpi_rd[31]_i_8_n_0 ;
  wire \pcpi_rd[31]_i_9_n_0 ;
  wire \pcpi_rd[3]_i_1_n_0 ;
  wire \pcpi_rd[4]_i_10_n_0 ;
  wire \pcpi_rd[4]_i_11_n_0 ;
  wire \pcpi_rd[4]_i_12_n_0 ;
  wire \pcpi_rd[4]_i_13_n_0 ;
  wire \pcpi_rd[4]_i_1_n_0 ;
  wire \pcpi_rd[4]_i_4_n_0 ;
  wire \pcpi_rd[4]_i_5_n_0 ;
  wire \pcpi_rd[4]_i_6_n_0 ;
  wire \pcpi_rd[4]_i_7_n_0 ;
  wire \pcpi_rd[4]_i_8_n_0 ;
  wire \pcpi_rd[4]_i_9_n_0 ;
  wire \pcpi_rd[5]_i_1_n_0 ;
  wire \pcpi_rd[6]_i_1_n_0 ;
  wire \pcpi_rd[7]_i_1_n_0 ;
  wire \pcpi_rd[8]_i_10_n_0 ;
  wire \pcpi_rd[8]_i_11_n_0 ;
  wire \pcpi_rd[8]_i_1_n_0 ;
  wire \pcpi_rd[8]_i_4_n_0 ;
  wire \pcpi_rd[8]_i_5_n_0 ;
  wire \pcpi_rd[8]_i_6_n_0 ;
  wire \pcpi_rd[8]_i_7_n_0 ;
  wire \pcpi_rd[8]_i_8_n_0 ;
  wire \pcpi_rd[8]_i_9_n_0 ;
  wire \pcpi_rd[9]_i_1_n_0 ;
  wire \pcpi_rd_reg[12]_i_2_n_0 ;
  wire \pcpi_rd_reg[12]_i_2_n_4 ;
  wire \pcpi_rd_reg[12]_i_2_n_5 ;
  wire \pcpi_rd_reg[12]_i_2_n_6 ;
  wire \pcpi_rd_reg[12]_i_2_n_7 ;
  wire \pcpi_rd_reg[12]_i_3_n_0 ;
  wire \pcpi_rd_reg[16]_i_2_n_0 ;
  wire \pcpi_rd_reg[16]_i_2_n_4 ;
  wire \pcpi_rd_reg[16]_i_2_n_5 ;
  wire \pcpi_rd_reg[16]_i_2_n_6 ;
  wire \pcpi_rd_reg[16]_i_2_n_7 ;
  wire \pcpi_rd_reg[16]_i_3_n_0 ;
  wire \pcpi_rd_reg[20]_i_2_n_0 ;
  wire \pcpi_rd_reg[20]_i_2_n_4 ;
  wire \pcpi_rd_reg[20]_i_2_n_5 ;
  wire \pcpi_rd_reg[20]_i_2_n_6 ;
  wire \pcpi_rd_reg[20]_i_2_n_7 ;
  wire \pcpi_rd_reg[20]_i_3_n_0 ;
  wire \pcpi_rd_reg[24]_i_2_n_0 ;
  wire \pcpi_rd_reg[24]_i_2_n_4 ;
  wire \pcpi_rd_reg[24]_i_2_n_5 ;
  wire \pcpi_rd_reg[24]_i_2_n_6 ;
  wire \pcpi_rd_reg[24]_i_2_n_7 ;
  wire \pcpi_rd_reg[24]_i_3_n_0 ;
  wire \pcpi_rd_reg[28]_i_2_n_0 ;
  wire \pcpi_rd_reg[28]_i_2_n_4 ;
  wire \pcpi_rd_reg[28]_i_2_n_5 ;
  wire \pcpi_rd_reg[28]_i_2_n_6 ;
  wire \pcpi_rd_reg[28]_i_2_n_7 ;
  wire \pcpi_rd_reg[28]_i_3_n_0 ;
  wire [31:0]\pcpi_rd_reg[31]_0 ;
  wire \pcpi_rd_reg[31]_i_2_n_5 ;
  wire \pcpi_rd_reg[31]_i_2_n_6 ;
  wire \pcpi_rd_reg[31]_i_2_n_7 ;
  wire \pcpi_rd_reg[4]_i_2_n_0 ;
  wire \pcpi_rd_reg[4]_i_2_n_4 ;
  wire \pcpi_rd_reg[4]_i_2_n_5 ;
  wire \pcpi_rd_reg[4]_i_2_n_6 ;
  wire \pcpi_rd_reg[4]_i_2_n_7 ;
  wire \pcpi_rd_reg[4]_i_3_n_0 ;
  wire \pcpi_rd_reg[8]_i_2_n_0 ;
  wire \pcpi_rd_reg[8]_i_2_n_4 ;
  wire \pcpi_rd_reg[8]_i_2_n_5 ;
  wire \pcpi_rd_reg[8]_i_2_n_6 ;
  wire \pcpi_rd_reg[8]_i_2_n_7 ;
  wire \pcpi_rd_reg[8]_i_3_n_0 ;
  wire pcpi_ready;
  wire pcpi_ready0;
  wire pcpi_ready_i_1_n_0;
  wire pcpi_timeout;
  wire pcpi_timeout_reg;
  wire pcpi_valid_reg;
  wire pcpi_valid_reg_0;
  wire pcpi_valid_reg_1;
  wire pcpi_wait0;
  wire pcpi_wait_q;
  wire pcpi_wait_q_i_1_n_0;
  wire quotient;
  wire \quotient[0]_i_1_n_0 ;
  wire \quotient[10]_i_1_n_0 ;
  wire \quotient[11]_i_1_n_0 ;
  wire \quotient[12]_i_1_n_0 ;
  wire \quotient[13]_i_1_n_0 ;
  wire \quotient[14]_i_1_n_0 ;
  wire \quotient[15]_i_1_n_0 ;
  wire \quotient[16]_i_1_n_0 ;
  wire \quotient[17]_i_1_n_0 ;
  wire \quotient[18]_i_1_n_0 ;
  wire \quotient[19]_i_1_n_0 ;
  wire \quotient[1]_i_1_n_0 ;
  wire \quotient[20]_i_1_n_0 ;
  wire \quotient[21]_i_1_n_0 ;
  wire \quotient[22]_i_1_n_0 ;
  wire \quotient[23]_i_1_n_0 ;
  wire \quotient[24]_i_1_n_0 ;
  wire \quotient[25]_i_1_n_0 ;
  wire \quotient[26]_i_1_n_0 ;
  wire \quotient[27]_i_1_n_0 ;
  wire \quotient[28]_i_1_n_0 ;
  wire \quotient[29]_i_1_n_0 ;
  wire \quotient[2]_i_1_n_0 ;
  wire \quotient[30]_i_1_n_0 ;
  wire \quotient[31]_i_2_n_0 ;
  wire \quotient[3]_i_1_n_0 ;
  wire \quotient[4]_i_1_n_0 ;
  wire \quotient[5]_i_1_n_0 ;
  wire \quotient[6]_i_1_n_0 ;
  wire \quotient[7]_i_1_n_0 ;
  wire \quotient[8]_i_1_n_0 ;
  wire \quotient[9]_i_1_n_0 ;
  wire \quotient_msk[31]_i_10_n_0 ;
  wire \quotient_msk[31]_i_1_n_0 ;
  wire \quotient_msk[31]_i_2_n_0 ;
  wire \quotient_msk[31]_i_4_n_0 ;
  wire \quotient_msk[31]_i_5_n_0 ;
  wire \quotient_msk[31]_i_6_n_0 ;
  wire \quotient_msk[31]_i_7_n_0 ;
  wire \quotient_msk[31]_i_8_n_0 ;
  wire \quotient_msk[31]_i_9_n_0 ;
  wire \quotient_msk_reg_n_0_[0] ;
  wire \quotient_msk_reg_n_0_[10] ;
  wire \quotient_msk_reg_n_0_[11] ;
  wire \quotient_msk_reg_n_0_[12] ;
  wire \quotient_msk_reg_n_0_[13] ;
  wire \quotient_msk_reg_n_0_[14] ;
  wire \quotient_msk_reg_n_0_[15] ;
  wire \quotient_msk_reg_n_0_[16] ;
  wire \quotient_msk_reg_n_0_[17] ;
  wire \quotient_msk_reg_n_0_[18] ;
  wire \quotient_msk_reg_n_0_[19] ;
  wire \quotient_msk_reg_n_0_[1] ;
  wire \quotient_msk_reg_n_0_[20] ;
  wire \quotient_msk_reg_n_0_[21] ;
  wire \quotient_msk_reg_n_0_[22] ;
  wire \quotient_msk_reg_n_0_[23] ;
  wire \quotient_msk_reg_n_0_[24] ;
  wire \quotient_msk_reg_n_0_[25] ;
  wire \quotient_msk_reg_n_0_[26] ;
  wire \quotient_msk_reg_n_0_[27] ;
  wire \quotient_msk_reg_n_0_[28] ;
  wire \quotient_msk_reg_n_0_[29] ;
  wire \quotient_msk_reg_n_0_[2] ;
  wire \quotient_msk_reg_n_0_[30] ;
  wire \quotient_msk_reg_n_0_[31] ;
  wire \quotient_msk_reg_n_0_[3] ;
  wire \quotient_msk_reg_n_0_[4] ;
  wire \quotient_msk_reg_n_0_[5] ;
  wire \quotient_msk_reg_n_0_[6] ;
  wire \quotient_msk_reg_n_0_[7] ;
  wire \quotient_msk_reg_n_0_[8] ;
  wire \quotient_msk_reg_n_0_[9] ;
  wire \quotient_reg_n_0_[0] ;
  wire \quotient_reg_n_0_[10] ;
  wire \quotient_reg_n_0_[11] ;
  wire \quotient_reg_n_0_[12] ;
  wire \quotient_reg_n_0_[13] ;
  wire \quotient_reg_n_0_[14] ;
  wire \quotient_reg_n_0_[15] ;
  wire \quotient_reg_n_0_[16] ;
  wire \quotient_reg_n_0_[17] ;
  wire \quotient_reg_n_0_[18] ;
  wire \quotient_reg_n_0_[19] ;
  wire \quotient_reg_n_0_[1] ;
  wire \quotient_reg_n_0_[20] ;
  wire \quotient_reg_n_0_[21] ;
  wire \quotient_reg_n_0_[22] ;
  wire \quotient_reg_n_0_[23] ;
  wire \quotient_reg_n_0_[24] ;
  wire \quotient_reg_n_0_[25] ;
  wire \quotient_reg_n_0_[26] ;
  wire \quotient_reg_n_0_[27] ;
  wire \quotient_reg_n_0_[28] ;
  wire \quotient_reg_n_0_[29] ;
  wire \quotient_reg_n_0_[2] ;
  wire \quotient_reg_n_0_[30] ;
  wire \quotient_reg_n_0_[31] ;
  wire \quotient_reg_n_0_[3] ;
  wire \quotient_reg_n_0_[4] ;
  wire \quotient_reg_n_0_[5] ;
  wire \quotient_reg_n_0_[6] ;
  wire \quotient_reg_n_0_[7] ;
  wire \quotient_reg_n_0_[8] ;
  wire \quotient_reg_n_0_[9] ;
  wire running;
  wire running_i_1_n_0;
  wire start;
  wire [3:0]\NLW_dividend_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[11]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[15]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[19]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[23]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[27]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_18_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_19_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_31_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_36_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_41_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_50_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[31]_i_59_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_dividend_reg[7]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[35]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[39]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[43]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[47]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[51]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[55]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_divisor_reg[59]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[16]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[20]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[24]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[28]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pcpi_rd_reg[8]_i_3_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF010D)) 
    \cpu_state[6]_i_1 
       (.I0(\cpu_state_reg[6] ),
        .I1(pcpi_valid_reg),
        .I2(Q[2]),
        .I3(\cpu_state[6]_i_3_n_0 ),
        .I4(\cpu_state_reg[6]_0 ),
        .I5(cpu_reset),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \cpu_state[6]_i_3 
       (.I0(pcpi_div_ready),
        .I1(pcpi_ready),
        .O(\cpu_state[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \cpu_state[7]_i_3 
       (.I0(pcpi_div_ready),
        .I1(pcpi_ready),
        .I2(pcpi_valid_reg),
        .I3(Q[1]),
        .I4(cpu_reset),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_11 
       (.I0(\dividend_reg[31]_0 [8]),
        .O(p_0_in__0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_12 
       (.I0(\dividend_reg[31]_0 [7]),
        .O(p_0_in__0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_13 
       (.I0(\dividend_reg[31]_0 [6]),
        .O(p_0_in__0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[11]_i_14 
       (.I0(\dividend_reg[31]_0 [5]),
        .O(p_0_in__0[5]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_2 
       (.I0(\divisor_reg_n_0_[11] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_3 
       (.I0(\divisor_reg_n_0_[10] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_4 
       (.I0(\divisor_reg_n_0_[9] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[11]_i_5 
       (.I0(\divisor_reg_n_0_[8] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_6 
       (.I0(\divisor_reg_n_0_[11] ),
        .I1(\dividend_reg_n_0_[11] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [11]),
        .I4(dividend2),
        .I5(dividend1[11]),
        .O(\dividend[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_7 
       (.I0(\divisor_reg_n_0_[10] ),
        .I1(\dividend_reg_n_0_[10] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [10]),
        .I4(dividend2),
        .I5(dividend1[10]),
        .O(\dividend[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_8 
       (.I0(\divisor_reg_n_0_[9] ),
        .I1(\dividend_reg_n_0_[9] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [9]),
        .I4(dividend2),
        .I5(dividend1[9]),
        .O(\dividend[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[11]_i_9 
       (.I0(\divisor_reg_n_0_[8] ),
        .I1(\dividend_reg_n_0_[8] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [8]),
        .I4(dividend2),
        .I5(dividend1[8]),
        .O(\dividend[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_11 
       (.I0(\dividend_reg[31]_0 [12]),
        .O(p_0_in__0[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_12 
       (.I0(\dividend_reg[31]_0 [11]),
        .O(p_0_in__0[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_13 
       (.I0(\dividend_reg[31]_0 [10]),
        .O(p_0_in__0[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[15]_i_14 
       (.I0(\dividend_reg[31]_0 [9]),
        .O(p_0_in__0[9]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_2 
       (.I0(\divisor_reg_n_0_[15] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_3 
       (.I0(\divisor_reg_n_0_[14] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_4 
       (.I0(\divisor_reg_n_0_[13] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[15]_i_5 
       (.I0(\divisor_reg_n_0_[12] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_6 
       (.I0(\divisor_reg_n_0_[15] ),
        .I1(\dividend_reg_n_0_[15] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [15]),
        .I4(dividend2),
        .I5(dividend1[15]),
        .O(\dividend[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_7 
       (.I0(\divisor_reg_n_0_[14] ),
        .I1(\dividend_reg_n_0_[14] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [14]),
        .I4(dividend2),
        .I5(dividend1[14]),
        .O(\dividend[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_8 
       (.I0(\divisor_reg_n_0_[13] ),
        .I1(\dividend_reg_n_0_[13] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [13]),
        .I4(dividend2),
        .I5(dividend1[13]),
        .O(\dividend[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[15]_i_9 
       (.I0(\divisor_reg_n_0_[12] ),
        .I1(\dividend_reg_n_0_[12] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [12]),
        .I4(dividend2),
        .I5(dividend1[12]),
        .O(\dividend[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_11 
       (.I0(\dividend_reg[31]_0 [16]),
        .O(p_0_in__0[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_12 
       (.I0(\dividend_reg[31]_0 [15]),
        .O(p_0_in__0[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_13 
       (.I0(\dividend_reg[31]_0 [14]),
        .O(p_0_in__0[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[19]_i_14 
       (.I0(\dividend_reg[31]_0 [13]),
        .O(p_0_in__0[13]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_2 
       (.I0(\divisor_reg_n_0_[19] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_3 
       (.I0(\divisor_reg_n_0_[18] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_4 
       (.I0(\divisor_reg_n_0_[17] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[19]_i_5 
       (.I0(\divisor_reg_n_0_[16] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_6 
       (.I0(\divisor_reg_n_0_[19] ),
        .I1(\dividend_reg_n_0_[19] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [19]),
        .I4(dividend2),
        .I5(dividend1[19]),
        .O(\dividend[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_7 
       (.I0(\divisor_reg_n_0_[18] ),
        .I1(\dividend_reg_n_0_[18] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [18]),
        .I4(dividend2),
        .I5(dividend1[18]),
        .O(\dividend[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_8 
       (.I0(\divisor_reg_n_0_[17] ),
        .I1(\dividend_reg_n_0_[17] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [17]),
        .I4(dividend2),
        .I5(dividend1[17]),
        .O(\dividend[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[19]_i_9 
       (.I0(\divisor_reg_n_0_[16] ),
        .I1(\dividend_reg_n_0_[16] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [16]),
        .I4(dividend2),
        .I5(dividend1[16]),
        .O(\dividend[19]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_11 
       (.I0(\dividend_reg[31]_0 [20]),
        .O(p_0_in__0[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_12 
       (.I0(\dividend_reg[31]_0 [19]),
        .O(p_0_in__0[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_13 
       (.I0(\dividend_reg[31]_0 [18]),
        .O(p_0_in__0[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[23]_i_14 
       (.I0(\dividend_reg[31]_0 [17]),
        .O(p_0_in__0[17]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_2 
       (.I0(\divisor_reg_n_0_[23] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_3 
       (.I0(\divisor_reg_n_0_[22] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_4 
       (.I0(\divisor_reg_n_0_[21] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[23]_i_5 
       (.I0(\divisor_reg_n_0_[20] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_6 
       (.I0(\divisor_reg_n_0_[23] ),
        .I1(\dividend_reg_n_0_[23] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [23]),
        .I4(dividend2),
        .I5(dividend1[23]),
        .O(\dividend[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_7 
       (.I0(\divisor_reg_n_0_[22] ),
        .I1(\dividend_reg_n_0_[22] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [22]),
        .I4(dividend2),
        .I5(dividend1[22]),
        .O(\dividend[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_8 
       (.I0(\divisor_reg_n_0_[21] ),
        .I1(\dividend_reg_n_0_[21] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [21]),
        .I4(dividend2),
        .I5(dividend1[21]),
        .O(\dividend[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[23]_i_9 
       (.I0(\divisor_reg_n_0_[20] ),
        .I1(\dividend_reg_n_0_[20] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [20]),
        .I4(dividend2),
        .I5(dividend1[20]),
        .O(\dividend[23]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_11 
       (.I0(\dividend_reg[31]_0 [24]),
        .O(p_0_in__0[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_12 
       (.I0(\dividend_reg[31]_0 [23]),
        .O(p_0_in__0[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_13 
       (.I0(\dividend_reg[31]_0 [22]),
        .O(p_0_in__0[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[27]_i_14 
       (.I0(\dividend_reg[31]_0 [21]),
        .O(p_0_in__0[21]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_2 
       (.I0(\divisor_reg_n_0_[27] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_3 
       (.I0(\divisor_reg_n_0_[26] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_4 
       (.I0(\divisor_reg_n_0_[25] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[27]_i_5 
       (.I0(\divisor_reg_n_0_[24] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_6 
       (.I0(\divisor_reg_n_0_[27] ),
        .I1(\dividend_reg_n_0_[27] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [27]),
        .I4(dividend2),
        .I5(dividend1[27]),
        .O(\dividend[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_7 
       (.I0(\divisor_reg_n_0_[26] ),
        .I1(\dividend_reg_n_0_[26] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [26]),
        .I4(dividend2),
        .I5(dividend1[26]),
        .O(\dividend[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_8 
       (.I0(\divisor_reg_n_0_[25] ),
        .I1(\dividend_reg_n_0_[25] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [25]),
        .I4(dividend2),
        .I5(dividend1[25]),
        .O(\dividend[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[27]_i_9 
       (.I0(\divisor_reg_n_0_[24] ),
        .I1(\dividend_reg_n_0_[24] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [24]),
        .I4(dividend2),
        .I5(dividend1[24]),
        .O(\dividend[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h10103310)) 
    \dividend[31]_i_1 
       (.I0(pcpi_ready0),
        .I1(cpu_reset),
        .I2(\dividend_reg[31]_i_3_n_0 ),
        .I3(pcpi_div_wait),
        .I4(pcpi_wait_q),
        .O(dividend));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_10 
       (.I0(\divisor_reg_n_0_[28] ),
        .I1(\dividend_reg_n_0_[28] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [28]),
        .I4(dividend2),
        .I5(dividend1[28]),
        .O(\dividend[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_12 
       (.I0(\divisor_reg_n_0_[62] ),
        .O(\dividend[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_13 
       (.I0(\divisor_reg_n_0_[61] ),
        .I1(\divisor_reg_n_0_[60] ),
        .O(\dividend[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_14 
       (.I0(\divisor_reg_n_0_[59] ),
        .I1(\divisor_reg_n_0_[58] ),
        .O(\dividend[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_15 
       (.I0(\divisor_reg_n_0_[57] ),
        .I1(\divisor_reg_n_0_[56] ),
        .O(\dividend[31]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \dividend[31]_i_16 
       (.I0(p_0_in[1]),
        .I1(p_0_in[3]),
        .I2(\dividend_reg[31]_0 [31]),
        .O(dividend2));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_20 
       (.I0(\divisor_reg_n_0_[55] ),
        .I1(\divisor_reg_n_0_[54] ),
        .O(\dividend[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_21 
       (.I0(\divisor_reg_n_0_[53] ),
        .I1(\divisor_reg_n_0_[52] ),
        .O(\dividend[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_22 
       (.I0(\divisor_reg_n_0_[51] ),
        .I1(\divisor_reg_n_0_[50] ),
        .O(\dividend[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_23 
       (.I0(\divisor_reg_n_0_[49] ),
        .I1(\divisor_reg_n_0_[48] ),
        .O(\dividend[31]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_24 
       (.I0(\dividend_reg[31]_0 [31]),
        .O(p_0_in__0[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_25 
       (.I0(\dividend_reg[31]_0 [30]),
        .O(p_0_in__0[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_26 
       (.I0(\dividend_reg[31]_0 [29]),
        .O(p_0_in__0[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_27 
       (.I0(\dividend_reg[31]_0 [28]),
        .O(p_0_in__0[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_28 
       (.I0(\dividend_reg[31]_0 [27]),
        .O(p_0_in__0[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_29 
       (.I0(\dividend_reg[31]_0 [26]),
        .O(p_0_in__0[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[31]_i_30 
       (.I0(\dividend_reg[31]_0 [25]),
        .O(p_0_in__0[25]));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_32 
       (.I0(\divisor_reg_n_0_[47] ),
        .I1(\divisor_reg_n_0_[46] ),
        .O(\dividend[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_33 
       (.I0(\divisor_reg_n_0_[45] ),
        .I1(\divisor_reg_n_0_[44] ),
        .O(\dividend[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_34 
       (.I0(\divisor_reg_n_0_[43] ),
        .I1(\divisor_reg_n_0_[42] ),
        .O(\dividend[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_35 
       (.I0(\divisor_reg_n_0_[41] ),
        .I1(\divisor_reg_n_0_[40] ),
        .O(\dividend[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_37 
       (.I0(\divisor_reg_n_0_[39] ),
        .I1(\divisor_reg_n_0_[38] ),
        .O(\dividend[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_38 
       (.I0(\divisor_reg_n_0_[37] ),
        .I1(\divisor_reg_n_0_[36] ),
        .O(\dividend[31]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_39 
       (.I0(\divisor_reg_n_0_[35] ),
        .I1(\divisor_reg_n_0_[34] ),
        .O(\dividend[31]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_4 
       (.I0(\divisor_reg_n_0_[30] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \dividend[31]_i_40 
       (.I0(\divisor_reg_n_0_[33] ),
        .I1(\divisor_reg_n_0_[32] ),
        .O(\dividend[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_42 
       (.I0(\dividend_reg_n_0_[30] ),
        .I1(\divisor_reg_n_0_[30] ),
        .I2(\divisor_reg_n_0_[31] ),
        .I3(\dividend_reg_n_0_[31] ),
        .O(\dividend[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_43 
       (.I0(\dividend_reg_n_0_[28] ),
        .I1(\divisor_reg_n_0_[28] ),
        .I2(\divisor_reg_n_0_[29] ),
        .I3(\dividend_reg_n_0_[29] ),
        .O(\dividend[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_44 
       (.I0(\dividend_reg_n_0_[26] ),
        .I1(\divisor_reg_n_0_[26] ),
        .I2(\divisor_reg_n_0_[27] ),
        .I3(\dividend_reg_n_0_[27] ),
        .O(\dividend[31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_45 
       (.I0(\dividend_reg_n_0_[24] ),
        .I1(\divisor_reg_n_0_[24] ),
        .I2(\divisor_reg_n_0_[25] ),
        .I3(\dividend_reg_n_0_[25] ),
        .O(\dividend[31]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_46 
       (.I0(\divisor_reg_n_0_[31] ),
        .I1(\dividend_reg_n_0_[31] ),
        .I2(\divisor_reg_n_0_[30] ),
        .I3(\dividend_reg_n_0_[30] ),
        .O(\dividend[31]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_47 
       (.I0(\divisor_reg_n_0_[29] ),
        .I1(\dividend_reg_n_0_[29] ),
        .I2(\divisor_reg_n_0_[28] ),
        .I3(\dividend_reg_n_0_[28] ),
        .O(\dividend[31]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_48 
       (.I0(\divisor_reg_n_0_[27] ),
        .I1(\dividend_reg_n_0_[27] ),
        .I2(\divisor_reg_n_0_[26] ),
        .I3(\dividend_reg_n_0_[26] ),
        .O(\dividend[31]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_49 
       (.I0(\divisor_reg_n_0_[25] ),
        .I1(\dividend_reg_n_0_[25] ),
        .I2(\divisor_reg_n_0_[24] ),
        .I3(\dividend_reg_n_0_[24] ),
        .O(\dividend[31]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_5 
       (.I0(\divisor_reg_n_0_[29] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_51 
       (.I0(\dividend_reg_n_0_[22] ),
        .I1(\divisor_reg_n_0_[22] ),
        .I2(\divisor_reg_n_0_[23] ),
        .I3(\dividend_reg_n_0_[23] ),
        .O(\dividend[31]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_52 
       (.I0(\dividend_reg_n_0_[20] ),
        .I1(\divisor_reg_n_0_[20] ),
        .I2(\divisor_reg_n_0_[21] ),
        .I3(\dividend_reg_n_0_[21] ),
        .O(\dividend[31]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_53 
       (.I0(\dividend_reg_n_0_[18] ),
        .I1(\divisor_reg_n_0_[18] ),
        .I2(\divisor_reg_n_0_[19] ),
        .I3(\dividend_reg_n_0_[19] ),
        .O(\dividend[31]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_54 
       (.I0(\dividend_reg_n_0_[16] ),
        .I1(\divisor_reg_n_0_[16] ),
        .I2(\divisor_reg_n_0_[17] ),
        .I3(\dividend_reg_n_0_[17] ),
        .O(\dividend[31]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_55 
       (.I0(\divisor_reg_n_0_[23] ),
        .I1(\dividend_reg_n_0_[23] ),
        .I2(\divisor_reg_n_0_[22] ),
        .I3(\dividend_reg_n_0_[22] ),
        .O(\dividend[31]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_56 
       (.I0(\divisor_reg_n_0_[21] ),
        .I1(\dividend_reg_n_0_[21] ),
        .I2(\divisor_reg_n_0_[20] ),
        .I3(\dividend_reg_n_0_[20] ),
        .O(\dividend[31]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_57 
       (.I0(\divisor_reg_n_0_[19] ),
        .I1(\dividend_reg_n_0_[19] ),
        .I2(\divisor_reg_n_0_[18] ),
        .I3(\dividend_reg_n_0_[18] ),
        .O(\dividend[31]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_58 
       (.I0(\divisor_reg_n_0_[17] ),
        .I1(\dividend_reg_n_0_[17] ),
        .I2(\divisor_reg_n_0_[16] ),
        .I3(\dividend_reg_n_0_[16] ),
        .O(\dividend[31]_i_58_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[31]_i_6 
       (.I0(\divisor_reg_n_0_[28] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_60 
       (.I0(\dividend_reg_n_0_[14] ),
        .I1(\divisor_reg_n_0_[14] ),
        .I2(\divisor_reg_n_0_[15] ),
        .I3(\dividend_reg_n_0_[15] ),
        .O(\dividend[31]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_61 
       (.I0(\dividend_reg_n_0_[12] ),
        .I1(\divisor_reg_n_0_[12] ),
        .I2(\divisor_reg_n_0_[13] ),
        .I3(\dividend_reg_n_0_[13] ),
        .O(\dividend[31]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_62 
       (.I0(\dividend_reg_n_0_[10] ),
        .I1(\divisor_reg_n_0_[10] ),
        .I2(\divisor_reg_n_0_[11] ),
        .I3(\dividend_reg_n_0_[11] ),
        .O(\dividend[31]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_63 
       (.I0(\dividend_reg_n_0_[8] ),
        .I1(\divisor_reg_n_0_[8] ),
        .I2(\divisor_reg_n_0_[9] ),
        .I3(\dividend_reg_n_0_[9] ),
        .O(\dividend[31]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_64 
       (.I0(\divisor_reg_n_0_[15] ),
        .I1(\dividend_reg_n_0_[15] ),
        .I2(\divisor_reg_n_0_[14] ),
        .I3(\dividend_reg_n_0_[14] ),
        .O(\dividend[31]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_65 
       (.I0(\divisor_reg_n_0_[13] ),
        .I1(\dividend_reg_n_0_[13] ),
        .I2(\divisor_reg_n_0_[12] ),
        .I3(\dividend_reg_n_0_[12] ),
        .O(\dividend[31]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_66 
       (.I0(\divisor_reg_n_0_[11] ),
        .I1(\dividend_reg_n_0_[11] ),
        .I2(\divisor_reg_n_0_[10] ),
        .I3(\dividend_reg_n_0_[10] ),
        .O(\dividend[31]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_67 
       (.I0(\divisor_reg_n_0_[9] ),
        .I1(\dividend_reg_n_0_[9] ),
        .I2(\divisor_reg_n_0_[8] ),
        .I3(\dividend_reg_n_0_[8] ),
        .O(\dividend[31]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_68 
       (.I0(\dividend_reg_n_0_[6] ),
        .I1(\divisor_reg_n_0_[6] ),
        .I2(\divisor_reg_n_0_[7] ),
        .I3(\dividend_reg_n_0_[7] ),
        .O(\dividend[31]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_69 
       (.I0(\dividend_reg_n_0_[4] ),
        .I1(\divisor_reg_n_0_[4] ),
        .I2(\divisor_reg_n_0_[5] ),
        .I3(\dividend_reg_n_0_[5] ),
        .O(\dividend[31]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_7 
       (.I0(\divisor_reg_n_0_[31] ),
        .I1(\dividend_reg_n_0_[31] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [31]),
        .I4(dividend2),
        .I5(dividend1[31]),
        .O(\dividend[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_70 
       (.I0(\dividend_reg_n_0_[2] ),
        .I1(\divisor_reg_n_0_[2] ),
        .I2(\divisor_reg_n_0_[3] ),
        .I3(\dividend_reg_n_0_[3] ),
        .O(\dividend[31]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \dividend[31]_i_71 
       (.I0(\dividend_reg_n_0_[0] ),
        .I1(\divisor_reg_n_0_[0] ),
        .I2(\divisor_reg_n_0_[1] ),
        .I3(\dividend_reg_n_0_[1] ),
        .O(\dividend[31]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_72 
       (.I0(\divisor_reg_n_0_[7] ),
        .I1(\dividend_reg_n_0_[7] ),
        .I2(\divisor_reg_n_0_[6] ),
        .I3(\dividend_reg_n_0_[6] ),
        .O(\dividend[31]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_73 
       (.I0(\divisor_reg_n_0_[5] ),
        .I1(\dividend_reg_n_0_[5] ),
        .I2(\divisor_reg_n_0_[4] ),
        .I3(\dividend_reg_n_0_[4] ),
        .O(\dividend[31]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_74 
       (.I0(\divisor_reg_n_0_[3] ),
        .I1(\dividend_reg_n_0_[3] ),
        .I2(\divisor_reg_n_0_[2] ),
        .I3(\dividend_reg_n_0_[2] ),
        .O(\dividend[31]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \dividend[31]_i_75 
       (.I0(\divisor_reg_n_0_[1] ),
        .I1(\dividend_reg_n_0_[1] ),
        .I2(\divisor_reg_n_0_[0] ),
        .I3(\dividend_reg_n_0_[0] ),
        .O(\dividend[31]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_8 
       (.I0(\divisor_reg_n_0_[30] ),
        .I1(\dividend_reg_n_0_[30] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [30]),
        .I4(dividend2),
        .I5(dividend1[30]),
        .O(\dividend[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[31]_i_9 
       (.I0(\divisor_reg_n_0_[29] ),
        .I1(\dividend_reg_n_0_[29] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [29]),
        .I4(dividend2),
        .I5(dividend1[29]),
        .O(\dividend[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h9F999099)) 
    \dividend[3]_i_10 
       (.I0(\divisor_reg_n_0_[0] ),
        .I1(\dividend_reg_n_0_[0] ),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .I4(\dividend_reg[31]_0 [0]),
        .O(\dividend[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \dividend[3]_i_2 
       (.I0(pcpi_wait_q),
        .I1(pcpi_div_wait),
        .O(\dividend[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_3 
       (.I0(\divisor_reg_n_0_[3] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_4 
       (.I0(\divisor_reg_n_0_[2] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_5 
       (.I0(\divisor_reg_n_0_[1] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[3]_i_6 
       (.I0(\divisor_reg_n_0_[0] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[3]_i_7 
       (.I0(\divisor_reg_n_0_[3] ),
        .I1(\dividend_reg_n_0_[3] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [3]),
        .I4(dividend2),
        .I5(dividend1[3]),
        .O(\dividend[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[3]_i_8 
       (.I0(\divisor_reg_n_0_[2] ),
        .I1(\dividend_reg_n_0_[2] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [2]),
        .I4(dividend2),
        .I5(dividend1[2]),
        .O(\dividend[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[3]_i_9 
       (.I0(\divisor_reg_n_0_[1] ),
        .I1(\dividend_reg_n_0_[1] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [1]),
        .I4(dividend2),
        .I5(dividend1[1]),
        .O(\dividend[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_11 
       (.I0(\dividend_reg[31]_0 [0]),
        .O(p_0_in__0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_12 
       (.I0(\dividend_reg[31]_0 [4]),
        .O(p_0_in__0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_13 
       (.I0(\dividend_reg[31]_0 [3]),
        .O(p_0_in__0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_14 
       (.I0(\dividend_reg[31]_0 [2]),
        .O(p_0_in__0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend[7]_i_15 
       (.I0(\dividend_reg[31]_0 [1]),
        .O(p_0_in__0[1]));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_2 
       (.I0(\divisor_reg_n_0_[7] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_3 
       (.I0(\divisor_reg_n_0_[6] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_4 
       (.I0(\divisor_reg_n_0_[5] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \dividend[7]_i_5 
       (.I0(\divisor_reg_n_0_[4] ),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\dividend[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_6 
       (.I0(\divisor_reg_n_0_[7] ),
        .I1(\dividend_reg_n_0_[7] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [7]),
        .I4(dividend2),
        .I5(dividend1[7]),
        .O(\dividend[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_7 
       (.I0(\divisor_reg_n_0_[6] ),
        .I1(\dividend_reg_n_0_[6] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [6]),
        .I4(dividend2),
        .I5(dividend1[6]),
        .O(\dividend[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_8 
       (.I0(\divisor_reg_n_0_[5] ),
        .I1(\dividend_reg_n_0_[5] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [5]),
        .I4(dividend2),
        .I5(dividend1[5]),
        .O(\dividend[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF9F9F9090909F909)) 
    \dividend[7]_i_9 
       (.I0(\divisor_reg_n_0_[4] ),
        .I1(\dividend_reg_n_0_[4] ),
        .I2(start),
        .I3(\dividend_reg[31]_0 [4]),
        .I4(dividend2),
        .I5(dividend1[4]),
        .O(\dividend[7]_i_9_n_0 ));
  FDRE \dividend_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \dividend_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE \dividend_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[11] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[11]_i_1 
       (.CI(\dividend_reg[7]_i_1_n_0 ),
        .CO({\dividend_reg[11]_i_1_n_0 ,\NLW_dividend_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[11]_i_2_n_0 ,\dividend[11]_i_3_n_0 ,\dividend[11]_i_4_n_0 ,\dividend[11]_i_5_n_0 }),
        .O({\dividend_reg[11]_i_1_n_4 ,\dividend_reg[11]_i_1_n_5 ,\dividend_reg[11]_i_1_n_6 ,\dividend_reg[11]_i_1_n_7 }),
        .S({\dividend[11]_i_6_n_0 ,\dividend[11]_i_7_n_0 ,\dividend[11]_i_8_n_0 ,\dividend[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[11]_i_10 
       (.CI(\dividend_reg[7]_i_10_n_0 ),
        .CO({\dividend_reg[11]_i_10_n_0 ,\NLW_dividend_reg[11]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[8:5]),
        .S(p_0_in__0[8:5]));
  FDRE \dividend_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE \dividend_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \dividend_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \dividend_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[15]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[15] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[15]_i_1 
       (.CI(\dividend_reg[11]_i_1_n_0 ),
        .CO({\dividend_reg[15]_i_1_n_0 ,\NLW_dividend_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[15]_i_2_n_0 ,\dividend[15]_i_3_n_0 ,\dividend[15]_i_4_n_0 ,\dividend[15]_i_5_n_0 }),
        .O({\dividend_reg[15]_i_1_n_4 ,\dividend_reg[15]_i_1_n_5 ,\dividend_reg[15]_i_1_n_6 ,\dividend_reg[15]_i_1_n_7 }),
        .S({\dividend[15]_i_6_n_0 ,\dividend[15]_i_7_n_0 ,\dividend[15]_i_8_n_0 ,\dividend[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[15]_i_10 
       (.CI(\dividend_reg[11]_i_10_n_0 ),
        .CO({\dividend_reg[15]_i_10_n_0 ,\NLW_dividend_reg[15]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[12:9]),
        .S(p_0_in__0[12:9]));
  FDRE \dividend_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE \dividend_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[17] ),
        .R(\<const0> ));
  FDRE \dividend_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[18] ),
        .R(\<const0> ));
  FDRE \dividend_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[19]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[19] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[19]_i_1 
       (.CI(\dividend_reg[15]_i_1_n_0 ),
        .CO({\dividend_reg[19]_i_1_n_0 ,\NLW_dividend_reg[19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[19]_i_2_n_0 ,\dividend[19]_i_3_n_0 ,\dividend[19]_i_4_n_0 ,\dividend[19]_i_5_n_0 }),
        .O({\dividend_reg[19]_i_1_n_4 ,\dividend_reg[19]_i_1_n_5 ,\dividend_reg[19]_i_1_n_6 ,\dividend_reg[19]_i_1_n_7 }),
        .S({\dividend[19]_i_6_n_0 ,\dividend[19]_i_7_n_0 ,\dividend[19]_i_8_n_0 ,\dividend[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[19]_i_10 
       (.CI(\dividend_reg[15]_i_10_n_0 ),
        .CO({\dividend_reg[19]_i_10_n_0 ,\NLW_dividend_reg[19]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[16:13]),
        .S(p_0_in__0[16:13]));
  FDRE \dividend_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE \dividend_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[20] ),
        .R(\<const0> ));
  FDRE \dividend_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[21] ),
        .R(\<const0> ));
  FDRE \dividend_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[22] ),
        .R(\<const0> ));
  FDRE \dividend_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[23]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[23] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[23]_i_1 
       (.CI(\dividend_reg[19]_i_1_n_0 ),
        .CO({\dividend_reg[23]_i_1_n_0 ,\NLW_dividend_reg[23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[23]_i_2_n_0 ,\dividend[23]_i_3_n_0 ,\dividend[23]_i_4_n_0 ,\dividend[23]_i_5_n_0 }),
        .O({\dividend_reg[23]_i_1_n_4 ,\dividend_reg[23]_i_1_n_5 ,\dividend_reg[23]_i_1_n_6 ,\dividend_reg[23]_i_1_n_7 }),
        .S({\dividend[23]_i_6_n_0 ,\dividend[23]_i_7_n_0 ,\dividend[23]_i_8_n_0 ,\dividend[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[23]_i_10 
       (.CI(\dividend_reg[19]_i_10_n_0 ),
        .CO({\dividend_reg[23]_i_10_n_0 ,\NLW_dividend_reg[23]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[20:17]),
        .S(p_0_in__0[20:17]));
  FDRE \dividend_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[24] ),
        .R(\<const0> ));
  FDRE \dividend_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[25] ),
        .R(\<const0> ));
  FDRE \dividend_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[26] ),
        .R(\<const0> ));
  FDRE \dividend_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[27]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[27] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[27]_i_1 
       (.CI(\dividend_reg[23]_i_1_n_0 ),
        .CO({\dividend_reg[27]_i_1_n_0 ,\NLW_dividend_reg[27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[27]_i_2_n_0 ,\dividend[27]_i_3_n_0 ,\dividend[27]_i_4_n_0 ,\dividend[27]_i_5_n_0 }),
        .O({\dividend_reg[27]_i_1_n_4 ,\dividend_reg[27]_i_1_n_5 ,\dividend_reg[27]_i_1_n_6 ,\dividend_reg[27]_i_1_n_7 }),
        .S({\dividend[27]_i_6_n_0 ,\dividend[27]_i_7_n_0 ,\dividend[27]_i_8_n_0 ,\dividend[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[27]_i_10 
       (.CI(\dividend_reg[23]_i_10_n_0 ),
        .CO({\dividend_reg[27]_i_10_n_0 ,\NLW_dividend_reg[27]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[24:21]),
        .S(p_0_in__0[24:21]));
  FDRE \dividend_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_7 ),
        .Q(\dividend_reg_n_0_[28] ),
        .R(\<const0> ));
  FDRE \dividend_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_6 ),
        .Q(\dividend_reg_n_0_[29] ),
        .R(\<const0> ));
  FDRE \dividend_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \dividend_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_5 ),
        .Q(\dividend_reg_n_0_[30] ),
        .R(\<const0> ));
  FDRE \dividend_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[31]_i_2_n_4 ),
        .Q(\dividend_reg_n_0_[31] ),
        .R(\<const0> ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_11 
       (.CI(\dividend_reg[31]_i_19_n_0 ),
        .CO({\dividend_reg[31]_i_11_n_0 ,\NLW_dividend_reg[31]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_20_n_0 ,\dividend[31]_i_21_n_0 ,\dividend[31]_i_22_n_0 ,\dividend[31]_i_23_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_17 
       (.CI(\dividend_reg[31]_i_18_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[31:29]),
        .S({\<const0> ,p_0_in__0[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_18 
       (.CI(\dividend_reg[27]_i_10_n_0 ),
        .CO({\dividend_reg[31]_i_18_n_0 ,\NLW_dividend_reg[31]_i_18_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[28:25]),
        .S(p_0_in__0[28:25]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_19 
       (.CI(\dividend_reg[31]_i_31_n_0 ),
        .CO({\dividend_reg[31]_i_19_n_0 ,\NLW_dividend_reg[31]_i_19_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_32_n_0 ,\dividend[31]_i_33_n_0 ,\dividend[31]_i_34_n_0 ,\dividend[31]_i_35_n_0 }));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_2 
       (.CI(\dividend_reg[27]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\dividend[31]_i_4_n_0 ,\dividend[31]_i_5_n_0 ,\dividend[31]_i_6_n_0 }),
        .O({\dividend_reg[31]_i_2_n_4 ,\dividend_reg[31]_i_2_n_5 ,\dividend_reg[31]_i_2_n_6 ,\dividend_reg[31]_i_2_n_7 }),
        .S({\dividend[31]_i_7_n_0 ,\dividend[31]_i_8_n_0 ,\dividend[31]_i_9_n_0 ,\dividend[31]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_3 
       (.CI(\dividend_reg[31]_i_11_n_0 ),
        .CO({\dividend_reg[31]_i_3_n_0 ,\NLW_dividend_reg[31]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_12_n_0 ,\dividend[31]_i_13_n_0 ,\dividend[31]_i_14_n_0 ,\dividend[31]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_31 
       (.CI(\dividend_reg[31]_i_36_n_0 ),
        .CO({\dividend_reg[31]_i_31_n_0 ,\NLW_dividend_reg[31]_i_31_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\dividend[31]_i_37_n_0 ,\dividend[31]_i_38_n_0 ,\dividend[31]_i_39_n_0 ,\dividend[31]_i_40_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_36 
       (.CI(\dividend_reg[31]_i_41_n_0 ),
        .CO({\dividend_reg[31]_i_36_n_0 ,\NLW_dividend_reg[31]_i_36_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[31]_i_42_n_0 ,\dividend[31]_i_43_n_0 ,\dividend[31]_i_44_n_0 ,\dividend[31]_i_45_n_0 }),
        .S({\dividend[31]_i_46_n_0 ,\dividend[31]_i_47_n_0 ,\dividend[31]_i_48_n_0 ,\dividend[31]_i_49_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_41 
       (.CI(\dividend_reg[31]_i_50_n_0 ),
        .CO({\dividend_reg[31]_i_41_n_0 ,\NLW_dividend_reg[31]_i_41_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[31]_i_51_n_0 ,\dividend[31]_i_52_n_0 ,\dividend[31]_i_53_n_0 ,\dividend[31]_i_54_n_0 }),
        .S({\dividend[31]_i_55_n_0 ,\dividend[31]_i_56_n_0 ,\dividend[31]_i_57_n_0 ,\dividend[31]_i_58_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_50 
       (.CI(\dividend_reg[31]_i_59_n_0 ),
        .CO({\dividend_reg[31]_i_50_n_0 ,\NLW_dividend_reg[31]_i_50_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[31]_i_60_n_0 ,\dividend[31]_i_61_n_0 ,\dividend[31]_i_62_n_0 ,\dividend[31]_i_63_n_0 }),
        .S({\dividend[31]_i_64_n_0 ,\dividend[31]_i_65_n_0 ,\dividend[31]_i_66_n_0 ,\dividend[31]_i_67_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[31]_i_59 
       (.CI(\<const0> ),
        .CO({\dividend_reg[31]_i_59_n_0 ,\NLW_dividend_reg[31]_i_59_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI({\dividend[31]_i_68_n_0 ,\dividend[31]_i_69_n_0 ,\dividend[31]_i_70_n_0 ,\dividend[31]_i_71_n_0 }),
        .S({\dividend[31]_i_72_n_0 ,\dividend[31]_i_73_n_0 ,\dividend[31]_i_74_n_0 ,\dividend[31]_i_75_n_0 }));
  FDRE \dividend_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[3]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[3] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[3]_i_1 
       (.CI(\<const0> ),
        .CO({\dividend_reg[3]_i_1_n_0 ,\NLW_dividend_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\dividend[3]_i_2_n_0 ),
        .DI({\dividend[3]_i_3_n_0 ,\dividend[3]_i_4_n_0 ,\dividend[3]_i_5_n_0 ,\dividend[3]_i_6_n_0 }),
        .O({\dividend_reg[3]_i_1_n_4 ,\dividend_reg[3]_i_1_n_5 ,\dividend_reg[3]_i_1_n_6 ,\dividend_reg[3]_i_1_n_7 }),
        .S({\dividend[3]_i_7_n_0 ,\dividend[3]_i_8_n_0 ,\dividend[3]_i_9_n_0 ,\dividend[3]_i_10_n_0 }));
  FDRE \dividend_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE \dividend_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \dividend_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_5 ),
        .Q(\dividend_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE \dividend_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[7]_i_1_n_4 ),
        .Q(\dividend_reg_n_0_[7] ),
        .R(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[7]_i_1 
       (.CI(\dividend_reg[3]_i_1_n_0 ),
        .CO({\dividend_reg[7]_i_1_n_0 ,\NLW_dividend_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\dividend[7]_i_2_n_0 ,\dividend[7]_i_3_n_0 ,\dividend[7]_i_4_n_0 ,\dividend[7]_i_5_n_0 }),
        .O({\dividend_reg[7]_i_1_n_4 ,\dividend_reg[7]_i_1_n_5 ,\dividend_reg[7]_i_1_n_6 ,\dividend_reg[7]_i_1_n_7 }),
        .S({\dividend[7]_i_6_n_0 ,\dividend[7]_i_7_n_0 ,\dividend[7]_i_8_n_0 ,\dividend[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \dividend_reg[7]_i_10 
       (.CI(\<const0> ),
        .CO({\dividend_reg[7]_i_10_n_0 ,\NLW_dividend_reg[7]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_in__0[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(dividend1[4:1]),
        .S(p_0_in__0[4:1]));
  FDRE \dividend_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_7 ),
        .Q(\dividend_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE \dividend_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(dividend),
        .D(\dividend_reg[11]_i_1_n_6 ),
        .Q(\dividend_reg_n_0_[9] ),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'h10)) 
    \divisor[30]_i_1 
       (.I0(cpu_reset),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .O(\divisor[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \divisor[31]_i_1 
       (.I0(\divisor_reg[62]_0 [0]),
        .I1(pcpi_div_wait),
        .I2(pcpi_wait_q),
        .I3(\divisor_reg_n_0_[32] ),
        .O(\divisor[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[32]_i_1 
       (.I0(\divisor_reg_n_0_[33] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [1]),
        .I4(divisor2[1]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[33]_i_1 
       (.I0(\divisor_reg_n_0_[34] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [2]),
        .I4(divisor2[2]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[34]_i_1 
       (.I0(\divisor_reg_n_0_[35] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [3]),
        .I4(divisor2[3]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[35]_i_1 
       (.I0(\divisor_reg_n_0_[36] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [4]),
        .I4(divisor2[4]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[35]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_3 
       (.I0(\divisor_reg[62]_0 [0]),
        .O(p_0_out[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_4 
       (.I0(\divisor_reg[62]_0 [4]),
        .O(p_0_out[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_5 
       (.I0(\divisor_reg[62]_0 [3]),
        .O(p_0_out[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_6 
       (.I0(\divisor_reg[62]_0 [2]),
        .O(p_0_out[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[35]_i_7 
       (.I0(\divisor_reg[62]_0 [1]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[36]_i_1 
       (.I0(\divisor_reg_n_0_[37] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [5]),
        .I4(divisor2[5]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[37]_i_1 
       (.I0(\divisor_reg_n_0_[38] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [6]),
        .I4(divisor2[6]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[38]_i_1 
       (.I0(\divisor_reg_n_0_[39] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [7]),
        .I4(divisor2[7]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[39]_i_1 
       (.I0(\divisor_reg_n_0_[40] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [8]),
        .I4(divisor2[8]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[39]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_3 
       (.I0(\divisor_reg[62]_0 [8]),
        .O(p_0_out[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_4 
       (.I0(\divisor_reg[62]_0 [7]),
        .O(p_0_out[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_5 
       (.I0(\divisor_reg[62]_0 [6]),
        .O(p_0_out[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[39]_i_6 
       (.I0(\divisor_reg[62]_0 [5]),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[40]_i_1 
       (.I0(\divisor_reg_n_0_[41] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [9]),
        .I4(divisor2[9]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[41]_i_1 
       (.I0(\divisor_reg_n_0_[42] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [10]),
        .I4(divisor2[10]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[42]_i_1 
       (.I0(\divisor_reg_n_0_[43] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [11]),
        .I4(divisor2[11]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[42]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[43]_i_1 
       (.I0(\divisor_reg_n_0_[44] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [12]),
        .I4(divisor2[12]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[43]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_3 
       (.I0(\divisor_reg[62]_0 [12]),
        .O(p_0_out[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_4 
       (.I0(\divisor_reg[62]_0 [11]),
        .O(p_0_out[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_5 
       (.I0(\divisor_reg[62]_0 [10]),
        .O(p_0_out[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[43]_i_6 
       (.I0(\divisor_reg[62]_0 [9]),
        .O(p_0_out[9]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[44]_i_1 
       (.I0(\divisor_reg_n_0_[45] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [13]),
        .I4(divisor2[13]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[45]_i_1 
       (.I0(\divisor_reg_n_0_[46] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [14]),
        .I4(divisor2[14]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[46]_i_1 
       (.I0(\divisor_reg_n_0_[47] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [15]),
        .I4(divisor2[15]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[47]_i_1 
       (.I0(\divisor_reg_n_0_[48] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [16]),
        .I4(divisor2[16]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[47]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_3 
       (.I0(\divisor_reg[62]_0 [16]),
        .O(p_0_out[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_4 
       (.I0(\divisor_reg[62]_0 [15]),
        .O(p_0_out[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_5 
       (.I0(\divisor_reg[62]_0 [14]),
        .O(p_0_out[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[47]_i_6 
       (.I0(\divisor_reg[62]_0 [13]),
        .O(p_0_out[13]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[48]_i_1 
       (.I0(\divisor_reg_n_0_[49] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [17]),
        .I4(divisor2[17]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[49]_i_1 
       (.I0(\divisor_reg_n_0_[50] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [18]),
        .I4(divisor2[18]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[50]_i_1 
       (.I0(\divisor_reg_n_0_[51] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [19]),
        .I4(divisor2[19]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[51]_i_1 
       (.I0(\divisor_reg_n_0_[52] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [20]),
        .I4(divisor2[20]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[51]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_3 
       (.I0(\divisor_reg[62]_0 [20]),
        .O(p_0_out[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_4 
       (.I0(\divisor_reg[62]_0 [19]),
        .O(p_0_out[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_5 
       (.I0(\divisor_reg[62]_0 [18]),
        .O(p_0_out[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[51]_i_6 
       (.I0(\divisor_reg[62]_0 [17]),
        .O(p_0_out[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[52]_i_1 
       (.I0(\divisor_reg_n_0_[53] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [21]),
        .I4(divisor2[21]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[52]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[53]_i_1 
       (.I0(\divisor_reg_n_0_[54] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [22]),
        .I4(divisor2[22]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[53]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[54]_i_1 
       (.I0(\divisor_reg_n_0_[55] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [23]),
        .I4(divisor2[23]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[54]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[55]_i_1 
       (.I0(\divisor_reg_n_0_[56] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [24]),
        .I4(divisor2[24]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[55]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_3 
       (.I0(\divisor_reg[62]_0 [24]),
        .O(p_0_out[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_4 
       (.I0(\divisor_reg[62]_0 [23]),
        .O(p_0_out[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_5 
       (.I0(\divisor_reg[62]_0 [22]),
        .O(p_0_out[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[55]_i_6 
       (.I0(\divisor_reg[62]_0 [21]),
        .O(p_0_out[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[56]_i_1 
       (.I0(\divisor_reg_n_0_[57] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [25]),
        .I4(divisor2[25]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[56]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[57]_i_1 
       (.I0(\divisor_reg_n_0_[58] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [26]),
        .I4(divisor2[26]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[57]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[58]_i_1 
       (.I0(\divisor_reg_n_0_[59] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [27]),
        .I4(divisor2[27]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[58]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[59]_i_1 
       (.I0(\divisor_reg_n_0_[60] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [28]),
        .I4(divisor2[28]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[59]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_3 
       (.I0(\divisor_reg[62]_0 [28]),
        .O(p_0_out[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_4 
       (.I0(\divisor_reg[62]_0 [27]),
        .O(p_0_out[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_5 
       (.I0(\divisor_reg[62]_0 [26]),
        .O(p_0_out[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[59]_i_6 
       (.I0(\divisor_reg[62]_0 [25]),
        .O(p_0_out[25]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[60]_i_1 
       (.I0(\divisor_reg_n_0_[61] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [29]),
        .I4(divisor2[29]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[60]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \divisor[61]_i_1 
       (.I0(\divisor_reg_n_0_[62] ),
        .I1(start),
        .I2(\divisor[61]_i_3_n_0 ),
        .I3(\divisor_reg[62]_0 [30]),
        .I4(divisor2[30]),
        .I5(\divisor[61]_i_4_n_0 ),
        .O(\divisor[61]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \divisor[61]_i_2 
       (.I0(pcpi_div_wait),
        .I1(pcpi_wait_q),
        .O(start));
  LUT5 #(
    .INIT(32'h04040444)) 
    \divisor[61]_i_3 
       (.I0(pcpi_wait_q),
        .I1(pcpi_div_wait),
        .I2(\divisor_reg[62]_0 [31]),
        .I3(p_0_in[3]),
        .I4(p_0_in[1]),
        .O(\divisor[61]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00A80000)) 
    \divisor[61]_i_4 
       (.I0(\divisor_reg[62]_0 [31]),
        .I1(p_0_in[3]),
        .I2(p_0_in[1]),
        .I3(pcpi_wait_q),
        .I4(pcpi_div_wait),
        .O(\divisor[61]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1131)) 
    \divisor[62]_i_1 
       (.I0(pcpi_ready0),
        .I1(cpu_reset),
        .I2(pcpi_div_wait),
        .I3(pcpi_wait_q),
        .O(divisor));
  LUT6 #(
    .INIT(64'h0800080008000C00)) 
    \divisor[62]_i_2 
       (.I0(divisor2[31]),
        .I1(\divisor_reg[62]_0 [31]),
        .I2(pcpi_wait_q),
        .I3(pcpi_div_wait),
        .I4(p_0_in[3]),
        .I5(p_0_in[1]),
        .O(\divisor[62]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_4 
       (.I0(\divisor_reg[62]_0 [31]),
        .O(p_0_out[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_5 
       (.I0(\divisor_reg[62]_0 [30]),
        .O(p_0_out[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor[62]_i_6 
       (.I0(\divisor_reg[62]_0 [29]),
        .O(p_0_out[29]));
  FDRE \divisor_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[1] ),
        .Q(\divisor_reg_n_0_[0] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[11] ),
        .Q(\divisor_reg_n_0_[10] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[12] ),
        .Q(\divisor_reg_n_0_[11] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[13] ),
        .Q(\divisor_reg_n_0_[12] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[14] ),
        .Q(\divisor_reg_n_0_[13] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[15] ),
        .Q(\divisor_reg_n_0_[14] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[16] ),
        .Q(\divisor_reg_n_0_[15] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[17] ),
        .Q(\divisor_reg_n_0_[16] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[18] ),
        .Q(\divisor_reg_n_0_[17] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[19] ),
        .Q(\divisor_reg_n_0_[18] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[20] ),
        .Q(\divisor_reg_n_0_[19] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[2] ),
        .Q(\divisor_reg_n_0_[1] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[21] ),
        .Q(\divisor_reg_n_0_[20] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[22] ),
        .Q(\divisor_reg_n_0_[21] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[23] ),
        .Q(\divisor_reg_n_0_[22] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[24] ),
        .Q(\divisor_reg_n_0_[23] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[25] ),
        .Q(\divisor_reg_n_0_[24] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[26] ),
        .Q(\divisor_reg_n_0_[25] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[27] ),
        .Q(\divisor_reg_n_0_[26] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[28] ),
        .Q(\divisor_reg_n_0_[27] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[29] ),
        .Q(\divisor_reg_n_0_[28] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[30] ),
        .Q(\divisor_reg_n_0_[29] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[3] ),
        .Q(\divisor_reg_n_0_[2] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[31] ),
        .Q(\divisor_reg_n_0_[30] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[31]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[31] ),
        .R(\<const0> ));
  FDRE \divisor_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[32]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[32] ),
        .R(\<const0> ));
  FDRE \divisor_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[33]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[33] ),
        .R(\<const0> ));
  FDRE \divisor_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[34]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[34] ),
        .R(\<const0> ));
  FDRE \divisor_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[35]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[35] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[35]_i_2 
       (.CI(\<const0> ),
        .CO({\divisor_reg[35]_i_2_n_0 ,\NLW_divisor_reg[35]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_out[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[4:1]),
        .S(p_0_out[4:1]));
  FDRE \divisor_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[36]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[36] ),
        .R(\<const0> ));
  FDRE \divisor_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[37]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[37] ),
        .R(\<const0> ));
  FDRE \divisor_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[38]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[38] ),
        .R(\<const0> ));
  FDRE \divisor_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[39]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[39] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[39]_i_2 
       (.CI(\divisor_reg[35]_i_2_n_0 ),
        .CO({\divisor_reg[39]_i_2_n_0 ,\NLW_divisor_reg[39]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[8:5]),
        .S(p_0_out[8:5]));
  FDRE \divisor_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[4] ),
        .Q(\divisor_reg_n_0_[3] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[40]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[40] ),
        .R(\<const0> ));
  FDRE \divisor_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[41]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[41] ),
        .R(\<const0> ));
  FDRE \divisor_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[42]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[42] ),
        .R(\<const0> ));
  FDRE \divisor_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[43]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[43] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[43]_i_2 
       (.CI(\divisor_reg[39]_i_2_n_0 ),
        .CO({\divisor_reg[43]_i_2_n_0 ,\NLW_divisor_reg[43]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[12:9]),
        .S(p_0_out[12:9]));
  FDRE \divisor_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[44]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[44] ),
        .R(\<const0> ));
  FDRE \divisor_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[45]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[45] ),
        .R(\<const0> ));
  FDRE \divisor_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[46]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[46] ),
        .R(\<const0> ));
  FDRE \divisor_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[47]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[47] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[47]_i_2 
       (.CI(\divisor_reg[43]_i_2_n_0 ),
        .CO({\divisor_reg[47]_i_2_n_0 ,\NLW_divisor_reg[47]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[16:13]),
        .S(p_0_out[16:13]));
  FDRE \divisor_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[48]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[48] ),
        .R(\<const0> ));
  FDRE \divisor_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[49]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[49] ),
        .R(\<const0> ));
  FDRE \divisor_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[5] ),
        .Q(\divisor_reg_n_0_[4] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[50]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[50] ),
        .R(\<const0> ));
  FDRE \divisor_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[51]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[51] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[51]_i_2 
       (.CI(\divisor_reg[47]_i_2_n_0 ),
        .CO({\divisor_reg[51]_i_2_n_0 ,\NLW_divisor_reg[51]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[20:17]),
        .S(p_0_out[20:17]));
  FDRE \divisor_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[52]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[52] ),
        .R(\<const0> ));
  FDRE \divisor_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[53]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[53] ),
        .R(\<const0> ));
  FDRE \divisor_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[54]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[54] ),
        .R(\<const0> ));
  FDRE \divisor_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[55]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[55] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[55]_i_2 
       (.CI(\divisor_reg[51]_i_2_n_0 ),
        .CO({\divisor_reg[55]_i_2_n_0 ,\NLW_divisor_reg[55]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[24:21]),
        .S(p_0_out[24:21]));
  FDRE \divisor_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[56]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[56] ),
        .R(\<const0> ));
  FDRE \divisor_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[57]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[57] ),
        .R(\<const0> ));
  FDRE \divisor_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[58]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[58] ),
        .R(\<const0> ));
  FDRE \divisor_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[59]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[59] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[59]_i_2 
       (.CI(\divisor_reg[55]_i_2_n_0 ),
        .CO({\divisor_reg[59]_i_2_n_0 ,\NLW_divisor_reg[59]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[28:25]),
        .S(p_0_out[28:25]));
  FDRE \divisor_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[6] ),
        .Q(\divisor_reg_n_0_[5] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[60]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[60] ),
        .R(\<const0> ));
  FDRE \divisor_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[61]_i_1_n_0 ),
        .Q(\divisor_reg_n_0_[61] ),
        .R(\<const0> ));
  FDRE \divisor_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor[62]_i_2_n_0 ),
        .Q(\divisor_reg_n_0_[62] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \divisor_reg[62]_i_3 
       (.CI(\divisor_reg[59]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(divisor2[31:29]),
        .S({\<const0> ,p_0_out[31:29]}));
  FDRE \divisor_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[7] ),
        .Q(\divisor_reg_n_0_[6] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[8] ),
        .Q(\divisor_reg_n_0_[7] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[9] ),
        .Q(\divisor_reg_n_0_[8] ),
        .R(\divisor[30]_i_1_n_0 ));
  FDRE \divisor_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(divisor),
        .D(\divisor_reg_n_0_[10] ),
        .Q(\divisor_reg_n_0_[9] ),
        .R(\divisor[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h02)) 
    instr_div_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_div_i_1_n_0));
  FDRE instr_div_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_div_i_1_n_0),
        .Q(p_0_in[3]),
        .R(instr_rem_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h20)) 
    instr_divu_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_divu_i_1_n_0));
  FDRE instr_divu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_divu_i_1_n_0),
        .Q(p_0_in[2]),
        .R(instr_rem_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    instr_rem_i_1
       (.I0(instr_remu_reg_0[0]),
        .I1(instr_remu_reg_0[1]),
        .I2(instr_remu_reg_0[4]),
        .I3(instr_remu_reg_0[5]),
        .I4(instr_rem_i_3_n_0),
        .I5(instr_rem_i_4_n_0),
        .O(instr_rem_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h20)) 
    instr_rem_i_2
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[7]),
        .I2(instr_remu_reg_0[8]),
        .O(instr_rem_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    instr_rem_i_3
       (.I0(cpu_reset),
        .I1(instr_remu_reg_0[16]),
        .I2(instr_remu_reg_0[15]),
        .I3(pcpi_valid_reg_0),
        .I4(pcpi_div_ready),
        .O(instr_rem_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    instr_rem_i_4
       (.I0(instr_remu_reg_0[2]),
        .I1(instr_remu_reg_0[12]),
        .I2(instr_remu_reg_0[3]),
        .I3(instr_remu_reg_0[6]),
        .I4(instr_rem_i_5_n_0),
        .O(instr_rem_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    instr_rem_i_5
       (.I0(instr_remu_reg_0[14]),
        .I1(instr_remu_reg_0[11]),
        .I2(instr_remu_reg_0[10]),
        .I3(instr_remu_reg_0[13]),
        .O(instr_rem_i_5_n_0));
  FDRE instr_rem_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_rem_i_2_n_0),
        .Q(p_0_in[1]),
        .R(instr_rem_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    instr_remu_i_1
       (.I0(instr_remu_reg_0[9]),
        .I1(instr_remu_reg_0[8]),
        .I2(instr_remu_reg_0[7]),
        .O(instr_remu_i_1_n_0));
  FDRE instr_remu_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_remu_i_1_n_0),
        .Q(instr_remu),
        .R(instr_rem_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFB0000F8C8)) 
    latched_store_i_1
       (.I0(latched_store_reg),
        .I1(latched_store_reg_0),
        .I2(latched_store_i_4_n_0),
        .I3(Q[1]),
        .I4(latched_store_reg_1),
        .I5(latched_store_reg_2),
        .O(\cpu_state_reg[5] ));
  LUT6 #(
    .INIT(64'h0051005100510001)) 
    latched_store_i_4
       (.I0(Q[0]),
        .I1(\cpu_state_reg[6] ),
        .I2(pcpi_valid_reg),
        .I3(Q[2]),
        .I4(pcpi_div_ready),
        .I5(pcpi_ready),
        .O(latched_store_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF32323202)) 
    mem_do_rinst_i_1
       (.I0(mem_do_rinst_reg_0),
        .I1(mem_do_rinst_reg_1),
        .I2(mem_do_rinst5_out),
        .I3(mem_do_rinst_reg_2),
        .I4(mem_do_rinst_i_4_n_0),
        .I5(mem_do_rinst_reg_3),
        .O(mem_do_rinst_reg));
  LUT6 #(
    .INIT(64'h0000000055555DDD)) 
    mem_do_rinst_i_2
       (.I0(Q[1]),
        .I1(\cpu_state_reg[6] ),
        .I2(pcpi_valid_reg),
        .I3(\cpu_state[6]_i_3_n_0 ),
        .I4(Q[2]),
        .I5(mem_do_rinst_reg_4),
        .O(mem_do_rinst5_out));
  LUT6 #(
    .INIT(64'h00A000A8AAA0AAA8)) 
    mem_do_rinst_i_4
       (.I0(Q[1]),
        .I1(mem_do_rinst_reg_5),
        .I2(mem_do_rinst_reg_6),
        .I3(pcpi_valid_reg),
        .I4(is_lui_auipc_jal),
        .I5(\cpu_state[6]_i_3_n_0 ),
        .O(mem_do_rinst_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    outsign_i_1
       (.I0(outsign0),
        .I1(pcpi_wait_q),
        .I2(pcpi_div_wait),
        .I3(cpu_reset),
        .I4(outsign_reg_n_0),
        .O(outsign_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_10
       (.I0(\divisor_reg[62]_0 [11]),
        .I1(\divisor_reg[62]_0 [10]),
        .I2(\divisor_reg[62]_0 [9]),
        .I3(\divisor_reg[62]_0 [8]),
        .O(outsign_i_10_n_0));
  LUT5 #(
    .INIT(32'hAEC0AA00)) 
    outsign_i_2
       (.I0(p_0_in[1]),
        .I1(outsign2),
        .I2(\divisor_reg[62]_0 [31]),
        .I3(\dividend_reg[31]_0 [31]),
        .I4(p_0_in[3]),
        .O(outsign0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_3
       (.I0(outsign_i_4_n_0),
        .I1(outsign_i_5_n_0),
        .I2(\divisor_reg[62]_0 [25]),
        .I3(\divisor_reg[62]_0 [24]),
        .I4(\divisor_reg[62]_0 [23]),
        .I5(\divisor_reg[62]_0 [22]),
        .O(outsign2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    outsign_i_4
       (.I0(outsign_i_6_n_0),
        .I1(\divisor_reg[62]_0 [26]),
        .I2(\divisor_reg[62]_0 [27]),
        .I3(\divisor_reg[62]_0 [28]),
        .I4(\divisor_reg[62]_0 [29]),
        .O(outsign_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_5
       (.I0(\divisor_reg[62]_0 [17]),
        .I1(\divisor_reg[62]_0 [16]),
        .I2(outsign_i_7_n_0),
        .I3(outsign_i_8_n_0),
        .I4(outsign_i_9_n_0),
        .I5(outsign_i_10_n_0),
        .O(outsign_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    outsign_i_6
       (.I0(\divisor_reg[62]_0 [18]),
        .I1(\divisor_reg[62]_0 [19]),
        .I2(\divisor_reg[62]_0 [20]),
        .I3(\divisor_reg[62]_0 [21]),
        .I4(\divisor_reg[62]_0 [31]),
        .I5(\divisor_reg[62]_0 [30]),
        .O(outsign_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_7
       (.I0(\divisor_reg[62]_0 [7]),
        .I1(\divisor_reg[62]_0 [6]),
        .I2(\divisor_reg[62]_0 [5]),
        .I3(\divisor_reg[62]_0 [4]),
        .O(outsign_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_8
       (.I0(\divisor_reg[62]_0 [3]),
        .I1(\divisor_reg[62]_0 [2]),
        .I2(\divisor_reg[62]_0 [1]),
        .I3(\divisor_reg[62]_0 [0]),
        .O(outsign_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    outsign_i_9
       (.I0(\divisor_reg[62]_0 [15]),
        .I1(\divisor_reg[62]_0 [14]),
        .I2(\divisor_reg[62]_0 [13]),
        .I3(\divisor_reg[62]_0 [12]),
        .O(outsign_i_9_n_0));
  FDRE outsign_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(outsign_i_1_n_0),
        .Q(outsign_reg_n_0),
        .R(\<const0> ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \pcpi_rd[0]_i_1 
       (.I0(\quotient_reg_n_0_[0] ),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(\dividend_reg_n_0_[0] ),
        .O(\pcpi_rd[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[10]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_6 ),
        .I1(pcpi_rd10_in[10]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[10] ),
        .I5(\quotient_reg_n_0_[10] ),
        .O(\pcpi_rd[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[11]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_5 ),
        .I1(pcpi_rd10_in[11]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[11] ),
        .I5(\quotient_reg_n_0_[11] ),
        .O(\pcpi_rd[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[12]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_4 ),
        .I1(pcpi_rd10_in[12]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[12] ),
        .I5(\quotient_reg_n_0_[12] ),
        .O(\pcpi_rd[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_10 
       (.I0(\quotient_reg_n_0_[10] ),
        .O(\pcpi_rd[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_11 
       (.I0(\quotient_reg_n_0_[9] ),
        .O(\pcpi_rd[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_4 
       (.I0(\dividend_reg_n_0_[12] ),
        .O(\pcpi_rd[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_5 
       (.I0(\dividend_reg_n_0_[11] ),
        .O(\pcpi_rd[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_6 
       (.I0(\dividend_reg_n_0_[10] ),
        .O(\pcpi_rd[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_7 
       (.I0(\dividend_reg_n_0_[9] ),
        .O(\pcpi_rd[12]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_8 
       (.I0(\quotient_reg_n_0_[12] ),
        .O(\pcpi_rd[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[12]_i_9 
       (.I0(\quotient_reg_n_0_[11] ),
        .O(\pcpi_rd[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[13]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_7 ),
        .I1(pcpi_rd10_in[13]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[13] ),
        .I5(\quotient_reg_n_0_[13] ),
        .O(\pcpi_rd[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[14]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_6 ),
        .I1(pcpi_rd10_in[14]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[14] ),
        .I5(\quotient_reg_n_0_[14] ),
        .O(\pcpi_rd[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[15]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_5 ),
        .I1(pcpi_rd10_in[15]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[15] ),
        .I5(\quotient_reg_n_0_[15] ),
        .O(\pcpi_rd[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[16]_i_1 
       (.I0(\pcpi_rd_reg[16]_i_2_n_4 ),
        .I1(pcpi_rd10_in[16]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[16] ),
        .I5(\quotient_reg_n_0_[16] ),
        .O(\pcpi_rd[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_10 
       (.I0(\quotient_reg_n_0_[14] ),
        .O(\pcpi_rd[16]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_11 
       (.I0(\quotient_reg_n_0_[13] ),
        .O(\pcpi_rd[16]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_4 
       (.I0(\dividend_reg_n_0_[16] ),
        .O(\pcpi_rd[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_5 
       (.I0(\dividend_reg_n_0_[15] ),
        .O(\pcpi_rd[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_6 
       (.I0(\dividend_reg_n_0_[14] ),
        .O(\pcpi_rd[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_7 
       (.I0(\dividend_reg_n_0_[13] ),
        .O(\pcpi_rd[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_8 
       (.I0(\quotient_reg_n_0_[16] ),
        .O(\pcpi_rd[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[16]_i_9 
       (.I0(\quotient_reg_n_0_[15] ),
        .O(\pcpi_rd[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[17]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_7 ),
        .I1(pcpi_rd10_in[17]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[17] ),
        .I5(\quotient_reg_n_0_[17] ),
        .O(\pcpi_rd[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[18]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_6 ),
        .I1(pcpi_rd10_in[18]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[18] ),
        .I5(\quotient_reg_n_0_[18] ),
        .O(\pcpi_rd[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[19]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_5 ),
        .I1(pcpi_rd10_in[19]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[19] ),
        .I5(\quotient_reg_n_0_[19] ),
        .O(\pcpi_rd[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[1]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_7 ),
        .I1(pcpi_rd10_in[1]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[1] ),
        .I5(\quotient_reg_n_0_[1] ),
        .O(\pcpi_rd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[20]_i_1 
       (.I0(\pcpi_rd_reg[20]_i_2_n_4 ),
        .I1(pcpi_rd10_in[20]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[20] ),
        .I5(\quotient_reg_n_0_[20] ),
        .O(\pcpi_rd[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_10 
       (.I0(\quotient_reg_n_0_[18] ),
        .O(\pcpi_rd[20]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_11 
       (.I0(\quotient_reg_n_0_[17] ),
        .O(\pcpi_rd[20]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_4 
       (.I0(\dividend_reg_n_0_[20] ),
        .O(\pcpi_rd[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_5 
       (.I0(\dividend_reg_n_0_[19] ),
        .O(\pcpi_rd[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_6 
       (.I0(\dividend_reg_n_0_[18] ),
        .O(\pcpi_rd[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_7 
       (.I0(\dividend_reg_n_0_[17] ),
        .O(\pcpi_rd[20]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_8 
       (.I0(\quotient_reg_n_0_[20] ),
        .O(\pcpi_rd[20]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[20]_i_9 
       (.I0(\quotient_reg_n_0_[19] ),
        .O(\pcpi_rd[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[21]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_7 ),
        .I1(pcpi_rd10_in[21]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[21] ),
        .I5(\quotient_reg_n_0_[21] ),
        .O(\pcpi_rd[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[22]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_6 ),
        .I1(pcpi_rd10_in[22]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[22] ),
        .I5(\quotient_reg_n_0_[22] ),
        .O(\pcpi_rd[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[23]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_5 ),
        .I1(pcpi_rd10_in[23]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[23] ),
        .I5(\quotient_reg_n_0_[23] ),
        .O(\pcpi_rd[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[24]_i_1 
       (.I0(\pcpi_rd_reg[24]_i_2_n_4 ),
        .I1(pcpi_rd10_in[24]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[24] ),
        .I5(\quotient_reg_n_0_[24] ),
        .O(\pcpi_rd[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_10 
       (.I0(\quotient_reg_n_0_[22] ),
        .O(\pcpi_rd[24]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_11 
       (.I0(\quotient_reg_n_0_[21] ),
        .O(\pcpi_rd[24]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_4 
       (.I0(\dividend_reg_n_0_[24] ),
        .O(\pcpi_rd[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_5 
       (.I0(\dividend_reg_n_0_[23] ),
        .O(\pcpi_rd[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_6 
       (.I0(\dividend_reg_n_0_[22] ),
        .O(\pcpi_rd[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_7 
       (.I0(\dividend_reg_n_0_[21] ),
        .O(\pcpi_rd[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_8 
       (.I0(\quotient_reg_n_0_[24] ),
        .O(\pcpi_rd[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[24]_i_9 
       (.I0(\quotient_reg_n_0_[23] ),
        .O(\pcpi_rd[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[25]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_7 ),
        .I1(pcpi_rd10_in[25]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[25] ),
        .I5(\quotient_reg_n_0_[25] ),
        .O(\pcpi_rd[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[26]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_6 ),
        .I1(pcpi_rd10_in[26]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[26] ),
        .I5(\quotient_reg_n_0_[26] ),
        .O(\pcpi_rd[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[27]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_5 ),
        .I1(pcpi_rd10_in[27]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[27] ),
        .I5(\quotient_reg_n_0_[27] ),
        .O(\pcpi_rd[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[28]_i_1 
       (.I0(\pcpi_rd_reg[28]_i_2_n_4 ),
        .I1(pcpi_rd10_in[28]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[28] ),
        .I5(\quotient_reg_n_0_[28] ),
        .O(\pcpi_rd[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_10 
       (.I0(\quotient_reg_n_0_[26] ),
        .O(\pcpi_rd[28]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_11 
       (.I0(\quotient_reg_n_0_[25] ),
        .O(\pcpi_rd[28]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_4 
       (.I0(\dividend_reg_n_0_[28] ),
        .O(\pcpi_rd[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_5 
       (.I0(\dividend_reg_n_0_[27] ),
        .O(\pcpi_rd[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_6 
       (.I0(\dividend_reg_n_0_[26] ),
        .O(\pcpi_rd[28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_7 
       (.I0(\dividend_reg_n_0_[25] ),
        .O(\pcpi_rd[28]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_8 
       (.I0(\quotient_reg_n_0_[28] ),
        .O(\pcpi_rd[28]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[28]_i_9 
       (.I0(\quotient_reg_n_0_[27] ),
        .O(\pcpi_rd[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[29]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_7 ),
        .I1(pcpi_rd10_in[29]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[29] ),
        .I5(\quotient_reg_n_0_[29] ),
        .O(\pcpi_rd[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[2]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_6 ),
        .I1(pcpi_rd10_in[2]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[2] ),
        .I5(\quotient_reg_n_0_[2] ),
        .O(\pcpi_rd[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[30]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_6 ),
        .I1(pcpi_rd10_in[30]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[30] ),
        .I5(\quotient_reg_n_0_[30] ),
        .O(\pcpi_rd[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[31]_i_1 
       (.I0(\pcpi_rd_reg[31]_i_2_n_5 ),
        .I1(pcpi_rd10_in[31]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[31] ),
        .I5(\quotient_reg_n_0_[31] ),
        .O(\pcpi_rd[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_10 
       (.I0(\quotient_reg_n_0_[29] ),
        .O(\pcpi_rd[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pcpi_rd[31]_i_4 
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .O(pcpi_rd1));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_5 
       (.I0(\dividend_reg_n_0_[31] ),
        .O(\pcpi_rd[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_6 
       (.I0(\dividend_reg_n_0_[30] ),
        .O(\pcpi_rd[31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_7 
       (.I0(\dividend_reg_n_0_[29] ),
        .O(\pcpi_rd[31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_8 
       (.I0(\quotient_reg_n_0_[31] ),
        .O(\pcpi_rd[31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[31]_i_9 
       (.I0(\quotient_reg_n_0_[30] ),
        .O(\pcpi_rd[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[3]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_5 ),
        .I1(pcpi_rd10_in[3]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[3] ),
        .I5(\quotient_reg_n_0_[3] ),
        .O(\pcpi_rd[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[4]_i_1 
       (.I0(\pcpi_rd_reg[4]_i_2_n_4 ),
        .I1(pcpi_rd10_in[4]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[4] ),
        .I5(\quotient_reg_n_0_[4] ),
        .O(\pcpi_rd[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_10 
       (.I0(\quotient_reg_n_0_[4] ),
        .O(\pcpi_rd[4]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_11 
       (.I0(\quotient_reg_n_0_[3] ),
        .O(\pcpi_rd[4]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_12 
       (.I0(\quotient_reg_n_0_[2] ),
        .O(\pcpi_rd[4]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_13 
       (.I0(\quotient_reg_n_0_[1] ),
        .O(\pcpi_rd[4]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_4 
       (.I0(\dividend_reg_n_0_[0] ),
        .O(\pcpi_rd[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_5 
       (.I0(\dividend_reg_n_0_[4] ),
        .O(\pcpi_rd[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_6 
       (.I0(\dividend_reg_n_0_[3] ),
        .O(\pcpi_rd[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_7 
       (.I0(\dividend_reg_n_0_[2] ),
        .O(\pcpi_rd[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_8 
       (.I0(\dividend_reg_n_0_[1] ),
        .O(\pcpi_rd[4]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[4]_i_9 
       (.I0(\quotient_reg_n_0_[0] ),
        .O(\pcpi_rd[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[5]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_7 ),
        .I1(pcpi_rd10_in[5]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[5] ),
        .I5(\quotient_reg_n_0_[5] ),
        .O(\pcpi_rd[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[6]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_6 ),
        .I1(pcpi_rd10_in[6]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[6] ),
        .I5(\quotient_reg_n_0_[6] ),
        .O(\pcpi_rd[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[7]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_5 ),
        .I1(pcpi_rd10_in[7]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[7] ),
        .I5(\quotient_reg_n_0_[7] ),
        .O(\pcpi_rd[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[8]_i_1 
       (.I0(\pcpi_rd_reg[8]_i_2_n_4 ),
        .I1(pcpi_rd10_in[8]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[8] ),
        .I5(\quotient_reg_n_0_[8] ),
        .O(\pcpi_rd[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_10 
       (.I0(\quotient_reg_n_0_[6] ),
        .O(\pcpi_rd[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_11 
       (.I0(\quotient_reg_n_0_[5] ),
        .O(\pcpi_rd[8]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_4 
       (.I0(\dividend_reg_n_0_[8] ),
        .O(\pcpi_rd[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_5 
       (.I0(\dividend_reg_n_0_[7] ),
        .O(\pcpi_rd[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_6 
       (.I0(\dividend_reg_n_0_[6] ),
        .O(\pcpi_rd[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_7 
       (.I0(\dividend_reg_n_0_[5] ),
        .O(\pcpi_rd[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_8 
       (.I0(\quotient_reg_n_0_[8] ),
        .O(\pcpi_rd[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pcpi_rd[8]_i_9 
       (.I0(\quotient_reg_n_0_[7] ),
        .O(\pcpi_rd[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \pcpi_rd[9]_i_1 
       (.I0(\pcpi_rd_reg[12]_i_2_n_7 ),
        .I1(pcpi_rd10_in[9]),
        .I2(outsign_reg_n_0),
        .I3(pcpi_rd1),
        .I4(\dividend_reg_n_0_[9] ),
        .I5(\quotient_reg_n_0_[9] ),
        .O(\pcpi_rd[9]_i_1_n_0 ));
  FDRE \pcpi_rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[0]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [0]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[10]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [10]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[11]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [11]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[12]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [12]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[12]_i_2 
       (.CI(\pcpi_rd_reg[8]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[12]_i_2_n_0 ,\NLW_pcpi_rd_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[12]_i_2_n_4 ,\pcpi_rd_reg[12]_i_2_n_5 ,\pcpi_rd_reg[12]_i_2_n_6 ,\pcpi_rd_reg[12]_i_2_n_7 }),
        .S({\pcpi_rd[12]_i_4_n_0 ,\pcpi_rd[12]_i_5_n_0 ,\pcpi_rd[12]_i_6_n_0 ,\pcpi_rd[12]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[12]_i_3 
       (.CI(\pcpi_rd_reg[8]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[12]_i_3_n_0 ,\NLW_pcpi_rd_reg[12]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[12:9]),
        .S({\pcpi_rd[12]_i_8_n_0 ,\pcpi_rd[12]_i_9_n_0 ,\pcpi_rd[12]_i_10_n_0 ,\pcpi_rd[12]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[13]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [13]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[14]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [14]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[15]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [15]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[16]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [16]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[16]_i_2 
       (.CI(\pcpi_rd_reg[12]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[16]_i_2_n_0 ,\NLW_pcpi_rd_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[16]_i_2_n_4 ,\pcpi_rd_reg[16]_i_2_n_5 ,\pcpi_rd_reg[16]_i_2_n_6 ,\pcpi_rd_reg[16]_i_2_n_7 }),
        .S({\pcpi_rd[16]_i_4_n_0 ,\pcpi_rd[16]_i_5_n_0 ,\pcpi_rd[16]_i_6_n_0 ,\pcpi_rd[16]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[16]_i_3 
       (.CI(\pcpi_rd_reg[12]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[16]_i_3_n_0 ,\NLW_pcpi_rd_reg[16]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[16:13]),
        .S({\pcpi_rd[16]_i_8_n_0 ,\pcpi_rd[16]_i_9_n_0 ,\pcpi_rd[16]_i_10_n_0 ,\pcpi_rd[16]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[17]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [17]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[18]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [18]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[19]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [19]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[1]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [1]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[20]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [20]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[20]_i_2 
       (.CI(\pcpi_rd_reg[16]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[20]_i_2_n_0 ,\NLW_pcpi_rd_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[20]_i_2_n_4 ,\pcpi_rd_reg[20]_i_2_n_5 ,\pcpi_rd_reg[20]_i_2_n_6 ,\pcpi_rd_reg[20]_i_2_n_7 }),
        .S({\pcpi_rd[20]_i_4_n_0 ,\pcpi_rd[20]_i_5_n_0 ,\pcpi_rd[20]_i_6_n_0 ,\pcpi_rd[20]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[20]_i_3 
       (.CI(\pcpi_rd_reg[16]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[20]_i_3_n_0 ,\NLW_pcpi_rd_reg[20]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[20:17]),
        .S({\pcpi_rd[20]_i_8_n_0 ,\pcpi_rd[20]_i_9_n_0 ,\pcpi_rd[20]_i_10_n_0 ,\pcpi_rd[20]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[21]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [21]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[22]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [22]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[23]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [23]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[24]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [24]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[24]_i_2 
       (.CI(\pcpi_rd_reg[20]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[24]_i_2_n_0 ,\NLW_pcpi_rd_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[24]_i_2_n_4 ,\pcpi_rd_reg[24]_i_2_n_5 ,\pcpi_rd_reg[24]_i_2_n_6 ,\pcpi_rd_reg[24]_i_2_n_7 }),
        .S({\pcpi_rd[24]_i_4_n_0 ,\pcpi_rd[24]_i_5_n_0 ,\pcpi_rd[24]_i_6_n_0 ,\pcpi_rd[24]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[24]_i_3 
       (.CI(\pcpi_rd_reg[20]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[24]_i_3_n_0 ,\NLW_pcpi_rd_reg[24]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[24:21]),
        .S({\pcpi_rd[24]_i_8_n_0 ,\pcpi_rd[24]_i_9_n_0 ,\pcpi_rd[24]_i_10_n_0 ,\pcpi_rd[24]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[25]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [25]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[26]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [26]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[27]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [27]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[28]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [28]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[28]_i_2 
       (.CI(\pcpi_rd_reg[24]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[28]_i_2_n_0 ,\NLW_pcpi_rd_reg[28]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[28]_i_2_n_4 ,\pcpi_rd_reg[28]_i_2_n_5 ,\pcpi_rd_reg[28]_i_2_n_6 ,\pcpi_rd_reg[28]_i_2_n_7 }),
        .S({\pcpi_rd[28]_i_4_n_0 ,\pcpi_rd[28]_i_5_n_0 ,\pcpi_rd[28]_i_6_n_0 ,\pcpi_rd[28]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[28]_i_3 
       (.CI(\pcpi_rd_reg[24]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[28]_i_3_n_0 ,\NLW_pcpi_rd_reg[28]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[28:25]),
        .S({\pcpi_rd[28]_i_8_n_0 ,\pcpi_rd[28]_i_9_n_0 ,\pcpi_rd[28]_i_10_n_0 ,\pcpi_rd[28]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[29]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [29]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[2]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [2]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[30]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [30]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[31]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [31]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[31]_i_2 
       (.CI(\pcpi_rd_reg[28]_i_2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[31]_i_2_n_5 ,\pcpi_rd_reg[31]_i_2_n_6 ,\pcpi_rd_reg[31]_i_2_n_7 }),
        .S({\<const0> ,\pcpi_rd[31]_i_5_n_0 ,\pcpi_rd[31]_i_6_n_0 ,\pcpi_rd[31]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[31]_i_3 
       (.CI(\pcpi_rd_reg[28]_i_3_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[31:29]),
        .S({\<const0> ,\pcpi_rd[31]_i_8_n_0 ,\pcpi_rd[31]_i_9_n_0 ,\pcpi_rd[31]_i_10_n_0 }));
  FDRE \pcpi_rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[3]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [3]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[4]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [4]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[4]_i_2 
       (.CI(\<const0> ),
        .CO({\pcpi_rd_reg[4]_i_2_n_0 ,\NLW_pcpi_rd_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\pcpi_rd[4]_i_4_n_0 ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[4]_i_2_n_4 ,\pcpi_rd_reg[4]_i_2_n_5 ,\pcpi_rd_reg[4]_i_2_n_6 ,\pcpi_rd_reg[4]_i_2_n_7 }),
        .S({\pcpi_rd[4]_i_5_n_0 ,\pcpi_rd[4]_i_6_n_0 ,\pcpi_rd[4]_i_7_n_0 ,\pcpi_rd[4]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[4]_i_3 
       (.CI(\<const0> ),
        .CO({\pcpi_rd_reg[4]_i_3_n_0 ,\NLW_pcpi_rd_reg[4]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\pcpi_rd[4]_i_9_n_0 ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[4:1]),
        .S({\pcpi_rd[4]_i_10_n_0 ,\pcpi_rd[4]_i_11_n_0 ,\pcpi_rd[4]_i_12_n_0 ,\pcpi_rd[4]_i_13_n_0 }));
  FDRE \pcpi_rd_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[5]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [5]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[6]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [6]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[7]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [7]),
        .R(\<const0> ));
  FDRE \pcpi_rd_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[8]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [8]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[8]_i_2 
       (.CI(\pcpi_rd_reg[4]_i_2_n_0 ),
        .CO({\pcpi_rd_reg[8]_i_2_n_0 ,\NLW_pcpi_rd_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\pcpi_rd_reg[8]_i_2_n_4 ,\pcpi_rd_reg[8]_i_2_n_5 ,\pcpi_rd_reg[8]_i_2_n_6 ,\pcpi_rd_reg[8]_i_2_n_7 }),
        .S({\pcpi_rd[8]_i_4_n_0 ,\pcpi_rd[8]_i_5_n_0 ,\pcpi_rd[8]_i_6_n_0 ,\pcpi_rd[8]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pcpi_rd_reg[8]_i_3 
       (.CI(\pcpi_rd_reg[4]_i_3_n_0 ),
        .CO({\pcpi_rd_reg[8]_i_3_n_0 ,\NLW_pcpi_rd_reg[8]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(pcpi_rd10_in[8:5]),
        .S({\pcpi_rd[8]_i_8_n_0 ,\pcpi_rd[8]_i_9_n_0 ,\pcpi_rd[8]_i_10_n_0 ,\pcpi_rd[8]_i_11_n_0 }));
  FDRE \pcpi_rd_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(\pcpi_rd[9]_i_1_n_0 ),
        .Q(\pcpi_rd_reg[31]_0 [9]),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h5100)) 
    pcpi_ready_i_1
       (.I0(cpu_reset),
        .I1(pcpi_div_wait),
        .I2(pcpi_wait_q),
        .I3(pcpi_ready0),
        .O(pcpi_ready_i_1_n_0));
  FDRE pcpi_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_ready_i_1_n_0),
        .Q(pcpi_div_ready),
        .R(\<const0> ));
  LUT3 #(
    .INIT(8'hFB)) 
    \pcpi_timeout_counter[3]_i_1 
       (.I0(pcpi_div_wait),
        .I1(pcpi_valid_reg_0),
        .I2(cpu_reset),
        .O(SS));
  LUT6 #(
    .INIT(64'h02FFFFFF02000000)) 
    pcpi_valid_i_1
       (.I0(\cpu_state[6]_i_3_n_0 ),
        .I1(pcpi_timeout),
        .I2(instr_ecall_ebreak),
        .I3(pcpi_valid_reg_1),
        .I4(pcpi_valid_reg),
        .I5(pcpi_valid_reg_0),
        .O(pcpi_timeout_reg));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    pcpi_wait_i_1
       (.I0(p_0_in[1]),
        .I1(p_0_in[3]),
        .I2(instr_remu),
        .I3(cpu_reset),
        .I4(p_0_in[2]),
        .O(pcpi_wait0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pcpi_wait_q_i_1
       (.I0(pcpi_div_wait),
        .I1(cpu_reset),
        .O(pcpi_wait_q_i_1_n_0));
  FDRE pcpi_wait_q_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_wait_q_i_1_n_0),
        .Q(pcpi_wait_q),
        .R(\<const0> ));
  FDRE pcpi_wait_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(pcpi_wait0),
        .Q(pcpi_div_wait),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[0]_i_1 
       (.I0(\quotient_reg_n_0_[0] ),
        .I1(\quotient_msk_reg_n_0_[0] ),
        .O(\quotient[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[10]_i_1 
       (.I0(\quotient_reg_n_0_[10] ),
        .I1(\quotient_msk_reg_n_0_[10] ),
        .O(\quotient[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[11]_i_1 
       (.I0(\quotient_reg_n_0_[11] ),
        .I1(\quotient_msk_reg_n_0_[11] ),
        .O(\quotient[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[12]_i_1 
       (.I0(\quotient_reg_n_0_[12] ),
        .I1(\quotient_msk_reg_n_0_[12] ),
        .O(\quotient[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[13]_i_1 
       (.I0(\quotient_reg_n_0_[13] ),
        .I1(\quotient_msk_reg_n_0_[13] ),
        .O(\quotient[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[14]_i_1 
       (.I0(\quotient_reg_n_0_[14] ),
        .I1(\quotient_msk_reg_n_0_[14] ),
        .O(\quotient[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[15]_i_1 
       (.I0(\quotient_reg_n_0_[15] ),
        .I1(\quotient_msk_reg_n_0_[15] ),
        .O(\quotient[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[16]_i_1 
       (.I0(\quotient_reg_n_0_[16] ),
        .I1(\quotient_msk_reg_n_0_[16] ),
        .O(\quotient[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[17]_i_1 
       (.I0(\quotient_reg_n_0_[17] ),
        .I1(\quotient_msk_reg_n_0_[17] ),
        .O(\quotient[17]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[18]_i_1 
       (.I0(\quotient_reg_n_0_[18] ),
        .I1(\quotient_msk_reg_n_0_[18] ),
        .O(\quotient[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[19]_i_1 
       (.I0(\quotient_reg_n_0_[19] ),
        .I1(\quotient_msk_reg_n_0_[19] ),
        .O(\quotient[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[1]_i_1 
       (.I0(\quotient_reg_n_0_[1] ),
        .I1(\quotient_msk_reg_n_0_[1] ),
        .O(\quotient[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[20]_i_1 
       (.I0(\quotient_reg_n_0_[20] ),
        .I1(\quotient_msk_reg_n_0_[20] ),
        .O(\quotient[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[21]_i_1 
       (.I0(\quotient_reg_n_0_[21] ),
        .I1(\quotient_msk_reg_n_0_[21] ),
        .O(\quotient[21]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[22]_i_1 
       (.I0(\quotient_reg_n_0_[22] ),
        .I1(\quotient_msk_reg_n_0_[22] ),
        .O(\quotient[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[23]_i_1 
       (.I0(\quotient_reg_n_0_[23] ),
        .I1(\quotient_msk_reg_n_0_[23] ),
        .O(\quotient[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[24]_i_1 
       (.I0(\quotient_reg_n_0_[24] ),
        .I1(\quotient_msk_reg_n_0_[24] ),
        .O(\quotient[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[25]_i_1 
       (.I0(\quotient_reg_n_0_[25] ),
        .I1(\quotient_msk_reg_n_0_[25] ),
        .O(\quotient[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[26]_i_1 
       (.I0(\quotient_reg_n_0_[26] ),
        .I1(\quotient_msk_reg_n_0_[26] ),
        .O(\quotient[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[27]_i_1 
       (.I0(\quotient_reg_n_0_[27] ),
        .I1(\quotient_msk_reg_n_0_[27] ),
        .O(\quotient[27]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[28]_i_1 
       (.I0(\quotient_reg_n_0_[28] ),
        .I1(\quotient_msk_reg_n_0_[28] ),
        .O(\quotient[28]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[29]_i_1 
       (.I0(\quotient_reg_n_0_[29] ),
        .I1(\quotient_msk_reg_n_0_[29] ),
        .O(\quotient[29]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[2]_i_1 
       (.I0(\quotient_reg_n_0_[2] ),
        .I1(\quotient_msk_reg_n_0_[2] ),
        .O(\quotient[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[30]_i_1 
       (.I0(\quotient_reg_n_0_[30] ),
        .I1(\quotient_msk_reg_n_0_[30] ),
        .O(\quotient[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \quotient[31]_i_1 
       (.I0(pcpi_ready0),
        .I1(cpu_reset),
        .I2(\dividend_reg[31]_i_3_n_0 ),
        .O(quotient));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[31]_i_2 
       (.I0(\quotient_reg_n_0_[31] ),
        .I1(\quotient_msk_reg_n_0_[31] ),
        .O(\quotient[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[3]_i_1 
       (.I0(\quotient_reg_n_0_[3] ),
        .I1(\quotient_msk_reg_n_0_[3] ),
        .O(\quotient[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[4]_i_1 
       (.I0(\quotient_reg_n_0_[4] ),
        .I1(\quotient_msk_reg_n_0_[4] ),
        .O(\quotient[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[5]_i_1 
       (.I0(\quotient_reg_n_0_[5] ),
        .I1(\quotient_msk_reg_n_0_[5] ),
        .O(\quotient[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[6]_i_1 
       (.I0(\quotient_reg_n_0_[6] ),
        .I1(\quotient_msk_reg_n_0_[6] ),
        .O(\quotient[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[7]_i_1 
       (.I0(\quotient_reg_n_0_[7] ),
        .I1(\quotient_msk_reg_n_0_[7] ),
        .O(\quotient[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[8]_i_1 
       (.I0(\quotient_reg_n_0_[8] ),
        .I1(\quotient_msk_reg_n_0_[8] ),
        .O(\quotient[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \quotient[9]_i_1 
       (.I0(\quotient_reg_n_0_[9] ),
        .I1(\quotient_msk_reg_n_0_[9] ),
        .O(\quotient[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \quotient_msk[31]_i_1 
       (.I0(pcpi_wait_q),
        .I1(pcpi_div_wait),
        .I2(cpu_reset),
        .O(\quotient_msk[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \quotient_msk[31]_i_10 
       (.I0(\quotient_msk_reg_n_0_[3] ),
        .I1(\quotient_msk_reg_n_0_[2] ),
        .I2(\quotient_msk_reg_n_0_[1] ),
        .I3(\quotient_msk_reg_n_0_[0] ),
        .O(\quotient_msk[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \quotient_msk[31]_i_2 
       (.I0(pcpi_ready0),
        .I1(cpu_reset),
        .O(\quotient_msk[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \quotient_msk[31]_i_3 
       (.I0(\quotient_msk[31]_i_4_n_0 ),
        .I1(\quotient_msk[31]_i_5_n_0 ),
        .I2(\quotient_msk_reg_n_0_[16] ),
        .I3(\quotient_msk_reg_n_0_[17] ),
        .I4(\quotient_msk_reg_n_0_[18] ),
        .I5(\quotient_msk[31]_i_6_n_0 ),
        .O(pcpi_ready0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \quotient_msk[31]_i_4 
       (.I0(\quotient_msk_reg_n_0_[27] ),
        .I1(\quotient_msk_reg_n_0_[28] ),
        .I2(\quotient_msk_reg_n_0_[29] ),
        .I3(\quotient_msk_reg_n_0_[30] ),
        .I4(\quotient_msk_reg_n_0_[31] ),
        .I5(running),
        .O(\quotient_msk[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \quotient_msk[31]_i_5 
       (.I0(\quotient_msk_reg_n_0_[19] ),
        .I1(\quotient_msk_reg_n_0_[20] ),
        .I2(\quotient_msk_reg_n_0_[21] ),
        .I3(\quotient_msk_reg_n_0_[22] ),
        .I4(\quotient_msk[31]_i_7_n_0 ),
        .O(\quotient_msk[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \quotient_msk[31]_i_6 
       (.I0(\quotient_msk[31]_i_8_n_0 ),
        .I1(\quotient_msk_reg_n_0_[15] ),
        .I2(\quotient_msk_reg_n_0_[14] ),
        .I3(\quotient_msk_reg_n_0_[13] ),
        .I4(\quotient_msk_reg_n_0_[12] ),
        .I5(\quotient_msk[31]_i_9_n_0 ),
        .O(\quotient_msk[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \quotient_msk[31]_i_7 
       (.I0(\quotient_msk_reg_n_0_[26] ),
        .I1(\quotient_msk_reg_n_0_[25] ),
        .I2(\quotient_msk_reg_n_0_[24] ),
        .I3(\quotient_msk_reg_n_0_[23] ),
        .O(\quotient_msk[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \quotient_msk[31]_i_8 
       (.I0(\quotient_msk_reg_n_0_[11] ),
        .I1(\quotient_msk_reg_n_0_[10] ),
        .I2(\quotient_msk_reg_n_0_[9] ),
        .I3(\quotient_msk_reg_n_0_[8] ),
        .O(\quotient_msk[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \quotient_msk[31]_i_9 
       (.I0(\quotient_msk_reg_n_0_[4] ),
        .I1(\quotient_msk_reg_n_0_[5] ),
        .I2(\quotient_msk_reg_n_0_[6] ),
        .I3(\quotient_msk_reg_n_0_[7] ),
        .I4(\quotient_msk[31]_i_10_n_0 ),
        .O(\quotient_msk[31]_i_9_n_0 ));
  FDRE \quotient_msk_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[1] ),
        .Q(\quotient_msk_reg_n_0_[0] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[11] ),
        .Q(\quotient_msk_reg_n_0_[10] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[12] ),
        .Q(\quotient_msk_reg_n_0_[11] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[13] ),
        .Q(\quotient_msk_reg_n_0_[12] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[14] ),
        .Q(\quotient_msk_reg_n_0_[13] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[15] ),
        .Q(\quotient_msk_reg_n_0_[14] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[16] ),
        .Q(\quotient_msk_reg_n_0_[15] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[17] ),
        .Q(\quotient_msk_reg_n_0_[16] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[18] ),
        .Q(\quotient_msk_reg_n_0_[17] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[19] ),
        .Q(\quotient_msk_reg_n_0_[18] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[20] ),
        .Q(\quotient_msk_reg_n_0_[19] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[2] ),
        .Q(\quotient_msk_reg_n_0_[1] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[21] ),
        .Q(\quotient_msk_reg_n_0_[20] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[22] ),
        .Q(\quotient_msk_reg_n_0_[21] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[23] ),
        .Q(\quotient_msk_reg_n_0_[22] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[24] ),
        .Q(\quotient_msk_reg_n_0_[23] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[25] ),
        .Q(\quotient_msk_reg_n_0_[24] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[26] ),
        .Q(\quotient_msk_reg_n_0_[25] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[27] ),
        .Q(\quotient_msk_reg_n_0_[26] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[28] ),
        .Q(\quotient_msk_reg_n_0_[27] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[29] ),
        .Q(\quotient_msk_reg_n_0_[28] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[30] ),
        .Q(\quotient_msk_reg_n_0_[29] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[3] ),
        .Q(\quotient_msk_reg_n_0_[2] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[31] ),
        .Q(\quotient_msk_reg_n_0_[30] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDSE \quotient_msk_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\<const0> ),
        .Q(\quotient_msk_reg_n_0_[31] ),
        .S(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[4] ),
        .Q(\quotient_msk_reg_n_0_[3] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[5] ),
        .Q(\quotient_msk_reg_n_0_[4] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[6] ),
        .Q(\quotient_msk_reg_n_0_[5] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[7] ),
        .Q(\quotient_msk_reg_n_0_[6] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[8] ),
        .Q(\quotient_msk_reg_n_0_[7] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[9] ),
        .Q(\quotient_msk_reg_n_0_[8] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_msk_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\quotient_msk[31]_i_2_n_0 ),
        .D(\quotient_msk_reg_n_0_[10] ),
        .Q(\quotient_msk_reg_n_0_[9] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[0]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[0] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[10]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[10] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[11]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[11] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[12]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[12] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[13]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[13] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[14]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[14] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[15]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[15] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[16]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[16] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[17]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[17] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[18]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[18] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[19]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[19] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[1]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[1] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[20]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[20] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[21]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[21] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[22]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[22] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[23]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[23] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[24]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[24] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[25]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[25] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[26]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[26] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[27]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[27] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[28]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[28] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[29]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[29] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[2]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[2] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[30]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[30] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[31]_i_2_n_0 ),
        .Q(\quotient_reg_n_0_[31] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[3]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[3] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[4]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[4] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[5]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[5] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[6]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[6] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[7]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[7] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[8]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[8] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  FDRE \quotient_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(quotient),
        .D(\quotient[9]_i_1_n_0 ),
        .Q(\quotient_reg_n_0_[9] ),
        .R(\quotient_msk[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h000022F2)) 
    running_i_1
       (.I0(running),
        .I1(pcpi_ready0),
        .I2(pcpi_div_wait),
        .I3(pcpi_wait_q),
        .I4(cpu_reset),
        .O(running_i_1_n_0));
  FDRE running_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(running_i_1_n_0),
        .Q(running),
        .R(\<const0> ));
endmodule

module picorv32_pcpi_fast_mul
   (E,
    instr_jalr_reg,
    \mem_state_reg[1] ,
    mem_do_wdata_reg,
    \cpu_state_reg[7] ,
    \cpu_state_reg[0] ,
    is_lui_auipc_jal_reg,
    D,
    \active_reg[1]_0 ,
    \cpu_state_reg[0]_0 ,
    mem_do_prefetch_reg,
    mem_do_prefetch_reg_0,
    pcpi_rs1,
    \decoded_rs1_reg[3] ,
    pcpi_rs2,
    \decoded_imm_uj_reg[4] ,
    is_slli_srli_srai_reg,
    instr_sb_reg,
    instr_jal_reg,
    instr_sltu_reg,
    instr_bltu_reg,
    instr_and_reg,
    CO,
    \reg_op1_reg[19] ,
    Q,
    cpu_reset,
    \cpu_state_reg[0]_1 ,
    \cpu_state_reg[0]_2 ,
    \decoded_rs1_reg_rep[0] ,
    \decoded_rs1_reg_rep[0]_0 ,
    \decoded_rs1_reg_rep[0]_1 ,
    \decoded_rs1_reg_rep[0]_2 ,
    is_lui_auipc_jal,
    is_slli_srli_srai,
    is_jalr_addi_slti_sltiu_xori_ori_andi,
    rd_reg__0_0,
    rd_reg__0_1,
    rd0__0_i_23_0,
    \reg_out_reg[7] ,
    instr_rdcycle,
    \reg_out_reg[0] ,
    \reg_out_reg[0]_0 ,
    \reg_out[31]_i_2_0 ,
    rd0__0_0,
    S,
    \reg_out_reg[1] ,
    O,
    \reg_out_reg[2] ,
    \reg_out_reg[3] ,
    \reg_out_reg[7]_0 ,
    \reg_out_reg[4] ,
    \reg_out_reg[8] ,
    \reg_out_reg[5] ,
    \reg_out_reg[6] ,
    \reg_out_reg[7]_1 ,
    \reg_out_reg[8]_0 ,
    \reg_out_reg[8]_1 ,
    \reg_out_reg[11] ,
    \reg_out_reg[12] ,
    \reg_out_reg[9] ,
    \reg_out_reg[9]_0 ,
    \reg_out_reg[10] ,
    \reg_out_reg[10]_0 ,
    \reg_out_reg[11]_0 ,
    \reg_out_reg[11]_1 ,
    \reg_out_reg[12]_0 ,
    \reg_out_reg[12]_1 ,
    \reg_out_reg[15] ,
    \reg_out_reg[13] ,
    \reg_out_reg[16] ,
    \reg_out_reg[13]_0 ,
    \reg_out_reg[14] ,
    \reg_out_reg[14]_0 ,
    \reg_out_reg[15]_0 ,
    \reg_out_reg[15]_1 ,
    \reg_out_reg[16]_0 ,
    \reg_out_reg[19] ,
    \reg_out_reg[16]_1 ,
    \reg_out_reg[20] ,
    \reg_out_reg[17] ,
    \reg_out_reg[17]_0 ,
    \reg_out_reg[18] ,
    \reg_out_reg[18]_0 ,
    \reg_out_reg[19]_0 ,
    \reg_out_reg[19]_1 ,
    \reg_out_reg[20]_0 ,
    \reg_out_reg[23] ,
    \reg_out_reg[20]_1 ,
    \reg_out_reg[21] ,
    \reg_out_reg[24] ,
    \reg_out_reg[21]_0 ,
    \reg_out_reg[22] ,
    \reg_out_reg[22]_0 ,
    \reg_out_reg[23]_0 ,
    \reg_out_reg[23]_1 ,
    \reg_out_reg[24]_0 ,
    \reg_out_reg[24]_1 ,
    \reg_out_reg[27] ,
    \reg_out_reg[28] ,
    \reg_out_reg[25] ,
    \reg_out_reg[25]_0 ,
    \reg_out_reg[26] ,
    \reg_out_reg[26]_0 ,
    \reg_out_reg[27]_0 ,
    \reg_out_reg[27]_1 ,
    \reg_out_reg[28]_0 ,
    \reg_out_reg[28]_1 ,
    \reg_out_reg[31] ,
    \reg_out_reg[29] ,
    \reg_out_reg[31]_0 ,
    \reg_out_reg[29]_0 ,
    \reg_out_reg[30] ,
    \reg_out_reg[30]_0 ,
    \reg_out_reg[31]_1 ,
    \reg_out_reg[31]_2 ,
    rd0__0_1,
    mem_do_rdata,
    mem_do_wdata,
    pcpi_div_ready,
    pcpi_timeout,
    instr_ecall_ebreak,
    reg_op11,
    instr_lui,
    reg_sh1,
    decoded_imm_uj,
    instr_jalr,
    instr_sltu,
    instr_slt,
    instr_bge,
    instr_bne,
    instr_rdcycleh,
    instr_jal,
    instr_auipc,
    instr_bltu,
    instr_beq,
    instr_srli,
    instr_slti,
    instr_ori,
    instr_add,
    instr_rdinstrh,
    instr_addi,
    instr_bgeu,
    instr_xor,
    instr_blt,
    instr_or,
    instr_sw,
    instr_sh,
    instr_srl,
    instr_sub,
    instr_sb,
    instr_lb,
    instr_sra,
    instr_srai,
    instr_lhu,
    instr_lbu,
    instr_lw,
    instr_slli,
    instr_sll,
    instr_and,
    instr_andi,
    instr_sltiu,
    instr_rdinstr,
    instr_xori,
    instr_lh,
    decoded_rs1,
    rd_reg_0,
    clk_IBUF_BUFG,
    rd_reg__0_2);
  output [0:0]E;
  output instr_jalr_reg;
  output \mem_state_reg[1] ;
  output mem_do_wdata_reg;
  output [0:0]\cpu_state_reg[7] ;
  output \cpu_state_reg[0] ;
  output is_lui_auipc_jal_reg;
  output [31:0]D;
  output [0:0]\active_reg[1]_0 ;
  output [0:0]\cpu_state_reg[0]_0 ;
  output mem_do_prefetch_reg;
  output mem_do_prefetch_reg_0;
  output [16:0]pcpi_rs1;
  output \decoded_rs1_reg[3] ;
  output [16:0]pcpi_rs2;
  output \decoded_imm_uj_reg[4] ;
  output is_slli_srli_srai_reg;
  output instr_sb_reg;
  output instr_jal_reg;
  output instr_sltu_reg;
  output instr_bltu_reg;
  output instr_and_reg;
  output [0:0]CO;
  output [2:0]\reg_op1_reg[19] ;
  input [5:0]Q;
  input cpu_reset;
  input \cpu_state_reg[0]_1 ;
  input \cpu_state_reg[0]_2 ;
  input \decoded_rs1_reg_rep[0] ;
  input \decoded_rs1_reg_rep[0]_0 ;
  input \decoded_rs1_reg_rep[0]_1 ;
  input \decoded_rs1_reg_rep[0]_2 ;
  input is_lui_auipc_jal;
  input is_slli_srli_srai;
  input is_jalr_addi_slti_sltiu_xori_ori_andi;
  input [16:0]rd_reg__0_0;
  input [14:0]rd_reg__0_1;
  input [19:0]rd0__0_i_23_0;
  input [7:0]\reg_out_reg[7] ;
  input instr_rdcycle;
  input \reg_out_reg[0] ;
  input \reg_out_reg[0]_0 ;
  input [31:0]\reg_out[31]_i_2_0 ;
  input [15:0]rd0__0_0;
  input [2:0]S;
  input \reg_out_reg[1] ;
  input [2:0]O;
  input \reg_out_reg[2] ;
  input \reg_out_reg[3] ;
  input [3:0]\reg_out_reg[7]_0 ;
  input \reg_out_reg[4] ;
  input [3:0]\reg_out_reg[8] ;
  input \reg_out_reg[5] ;
  input \reg_out_reg[6] ;
  input \reg_out_reg[7]_1 ;
  input \reg_out_reg[8]_0 ;
  input \reg_out_reg[8]_1 ;
  input [3:0]\reg_out_reg[11] ;
  input [3:0]\reg_out_reg[12] ;
  input \reg_out_reg[9] ;
  input \reg_out_reg[9]_0 ;
  input \reg_out_reg[10] ;
  input \reg_out_reg[10]_0 ;
  input \reg_out_reg[11]_0 ;
  input \reg_out_reg[11]_1 ;
  input \reg_out_reg[12]_0 ;
  input \reg_out_reg[12]_1 ;
  input [3:0]\reg_out_reg[15] ;
  input \reg_out_reg[13] ;
  input [3:0]\reg_out_reg[16] ;
  input \reg_out_reg[13]_0 ;
  input \reg_out_reg[14] ;
  input \reg_out_reg[14]_0 ;
  input \reg_out_reg[15]_0 ;
  input \reg_out_reg[15]_1 ;
  input \reg_out_reg[16]_0 ;
  input [3:0]\reg_out_reg[19] ;
  input \reg_out_reg[16]_1 ;
  input [3:0]\reg_out_reg[20] ;
  input \reg_out_reg[17] ;
  input \reg_out_reg[17]_0 ;
  input \reg_out_reg[18] ;
  input \reg_out_reg[18]_0 ;
  input \reg_out_reg[19]_0 ;
  input \reg_out_reg[19]_1 ;
  input \reg_out_reg[20]_0 ;
  input [3:0]\reg_out_reg[23] ;
  input \reg_out_reg[20]_1 ;
  input \reg_out_reg[21] ;
  input [3:0]\reg_out_reg[24] ;
  input \reg_out_reg[21]_0 ;
  input \reg_out_reg[22] ;
  input \reg_out_reg[22]_0 ;
  input \reg_out_reg[23]_0 ;
  input \reg_out_reg[23]_1 ;
  input \reg_out_reg[24]_0 ;
  input \reg_out_reg[24]_1 ;
  input [3:0]\reg_out_reg[27] ;
  input [3:0]\reg_out_reg[28] ;
  input \reg_out_reg[25] ;
  input \reg_out_reg[25]_0 ;
  input \reg_out_reg[26] ;
  input \reg_out_reg[26]_0 ;
  input \reg_out_reg[27]_0 ;
  input \reg_out_reg[27]_1 ;
  input \reg_out_reg[28]_0 ;
  input \reg_out_reg[28]_1 ;
  input [3:0]\reg_out_reg[31] ;
  input \reg_out_reg[29] ;
  input [2:0]\reg_out_reg[31]_0 ;
  input \reg_out_reg[29]_0 ;
  input \reg_out_reg[30] ;
  input \reg_out_reg[30]_0 ;
  input \reg_out_reg[31]_1 ;
  input \reg_out_reg[31]_2 ;
  input rd0__0_1;
  input mem_do_rdata;
  input mem_do_wdata;
  input pcpi_div_ready;
  input pcpi_timeout;
  input instr_ecall_ebreak;
  input [16:0]reg_op11;
  input instr_lui;
  input [16:0]reg_sh1;
  input [4:0]decoded_imm_uj;
  input instr_jalr;
  input instr_sltu;
  input instr_slt;
  input instr_bge;
  input instr_bne;
  input instr_rdcycleh;
  input instr_jal;
  input instr_auipc;
  input instr_bltu;
  input instr_beq;
  input instr_srli;
  input instr_slti;
  input instr_ori;
  input instr_add;
  input instr_rdinstrh;
  input instr_addi;
  input instr_bgeu;
  input instr_xor;
  input instr_blt;
  input instr_or;
  input instr_sw;
  input instr_sh;
  input instr_srl;
  input instr_sub;
  input instr_sb;
  input instr_lb;
  input instr_sra;
  input instr_srai;
  input instr_lhu;
  input instr_lbu;
  input instr_lw;
  input instr_slli;
  input instr_sll;
  input instr_and;
  input instr_andi;
  input instr_sltiu;
  input instr_rdinstr;
  input instr_xori;
  input instr_lh;
  input [4:0]decoded_rs1;
  input [31:0]rd_reg_0;
  input clk_IBUF_BUFG;
  input rd_reg__0_2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire GND_2;
  wire [2:0]O;
  wire [5:0]Q;
  wire [2:0]S;
  wire VCC_2;
  wire [0:0]active;
  wire \active[0]_i_5_n_0 ;
  wire \active[0]_i_6_n_0 ;
  wire [0:0]\active_reg[1]_0 ;
  wire clk_IBUF_BUFG;
  wire cpu_reset;
  wire \cpu_state_reg[0] ;
  wire [0:0]\cpu_state_reg[0]_0 ;
  wire \cpu_state_reg[0]_1 ;
  wire \cpu_state_reg[0]_2 ;
  wire [0:0]\cpu_state_reg[7] ;
  wire [4:0]decoded_imm_uj;
  wire \decoded_imm_uj_reg[4] ;
  wire [4:0]decoded_rs1;
  wire \decoded_rs1_reg[3] ;
  wire \decoded_rs1_reg_rep[0] ;
  wire \decoded_rs1_reg_rep[0]_0 ;
  wire \decoded_rs1_reg_rep[0]_1 ;
  wire \decoded_rs1_reg_rep[0]_2 ;
  wire instr_add;
  wire instr_addi;
  wire instr_and;
  wire instr_and_reg;
  wire instr_andi;
  wire instr_any_mulh;
  wire instr_auipc;
  wire instr_beq;
  wire instr_bge;
  wire instr_bgeu;
  wire instr_blt;
  wire instr_bltu;
  wire instr_bltu_reg;
  wire instr_bne;
  wire instr_ecall_ebreak;
  wire instr_jal;
  wire instr_jal_reg;
  wire instr_jalr;
  wire instr_jalr_reg;
  wire instr_lb;
  wire instr_lbu;
  wire instr_lh;
  wire instr_lhu;
  wire instr_lui;
  wire instr_lw;
  wire instr_mulh1;
  wire instr_or;
  wire instr_ori;
  wire instr_rdcycle;
  wire instr_rdcycleh;
  wire instr_rdinstr;
  wire instr_rdinstrh;
  wire instr_sb;
  wire instr_sb_reg;
  wire instr_sh;
  wire instr_sll;
  wire instr_slli;
  wire instr_slt;
  wire instr_slti;
  wire instr_sltiu;
  wire instr_sltu;
  wire instr_sltu_reg;
  wire instr_sra;
  wire instr_srai;
  wire instr_srl;
  wire instr_srli;
  wire instr_sub;
  wire instr_sw;
  wire instr_xor;
  wire instr_xori;
  wire is_jalr_addi_slti_sltiu_xori_ori_andi;
  wire is_lui_auipc_jal;
  wire is_lui_auipc_jal_reg;
  wire is_slli_srli_srai;
  wire is_slli_srli_srai_reg;
  wire mem_do_prefetch_reg;
  wire mem_do_prefetch_reg_0;
  wire mem_do_rdata;
  wire mem_do_wdata;
  wire mem_do_wdata_reg;
  wire \mem_state_reg[1] ;
  wire pcpi_div_ready;
  wire pcpi_insn_valid1;
  wire [16:0]pcpi_rs1;
  wire [16:0]pcpi_rs2;
  wire pcpi_timeout;
  wire pcpi_valid13_out;
  wire [15:0]rd0__0_0;
  wire rd0__0_1;
  wire rd0__0_i_19_n_0;
  wire rd0__0_i_22_n_0;
  wire [19:0]rd0__0_i_23_0;
  wire rd0__0_i_23_n_7;
  wire rd0__0_i_24_n_0;
  wire rd0__0_i_25_n_0;
  wire rd0__0_i_25_n_4;
  wire rd0__0_i_25_n_5;
  wire rd0__0_i_25_n_6;
  wire rd0__0_i_25_n_7;
  wire rd0__0_i_26_n_0;
  wire rd0__0_i_27_n_0;
  wire rd0__0_i_28_n_0;
  wire rd0__0_i_29_n_0;
  wire rd0__0_i_30_n_0;
  wire rd0__0_i_30_n_4;
  wire rd0__0_i_30_n_5;
  wire rd0__0_i_30_n_6;
  wire rd0__0_i_30_n_7;
  wire rd0__0_i_31_n_0;
  wire rd0__0_i_32_n_0;
  wire rd0__0_i_33_n_0;
  wire rd0__0_i_34_n_0;
  wire rd0__0_i_35_n_0;
  wire rd0__0_i_35_n_4;
  wire rd0__0_i_35_n_5;
  wire rd0__0_i_35_n_6;
  wire rd0__0_i_35_n_7;
  wire rd0__0_i_36_n_0;
  wire rd0__0_i_37_n_0;
  wire rd0__0_i_38_n_0;
  wire rd0__0_i_39_n_0;
  wire rd0__0_i_40_n_0;
  wire rd0__0_i_40_n_4;
  wire rd0__0_i_40_n_5;
  wire rd0__0_i_40_n_6;
  wire rd0__0_i_40_n_7;
  wire rd0__0_i_41_n_0;
  wire rd0__0_i_42_n_0;
  wire rd0__0_i_44_n_0;
  wire rd0__0_i_45_n_0;
  wire rd0__0_i_46_n_0;
  wire rd0__0_i_47_n_0;
  wire rd0__0_i_48_n_0;
  wire rd0__0_i_49_n_0;
  wire rd0__0_i_50_n_0;
  wire rd0__0_i_51_n_0;
  wire rd0__0_i_52_n_0;
  wire rd0__0_i_53_n_0;
  wire rd0__0_i_54_n_0;
  wire rd0__0_i_55_n_0;
  wire rd0__0_i_56_n_0;
  wire rd0__0_i_57_n_0;
  wire rd0__0_i_58_n_0;
  wire rd0__0_i_59_n_0;
  wire rd0__0_i_60_n_0;
  wire rd0__0_i_61_n_0;
  wire rd0__0_i_62_n_0;
  wire rd0__0_i_63_n_0;
  wire rd0__0_n_100;
  wire rd0__0_n_101;
  wire rd0__0_n_102;
  wire rd0__0_n_103;
  wire rd0__0_n_104;
  wire rd0__0_n_105;
  wire rd0__0_n_106;
  wire rd0__0_n_107;
  wire rd0__0_n_108;
  wire rd0__0_n_109;
  wire rd0__0_n_110;
  wire rd0__0_n_111;
  wire rd0__0_n_112;
  wire rd0__0_n_113;
  wire rd0__0_n_114;
  wire rd0__0_n_115;
  wire rd0__0_n_116;
  wire rd0__0_n_117;
  wire rd0__0_n_118;
  wire rd0__0_n_119;
  wire rd0__0_n_120;
  wire rd0__0_n_121;
  wire rd0__0_n_122;
  wire rd0__0_n_123;
  wire rd0__0_n_124;
  wire rd0__0_n_125;
  wire rd0__0_n_126;
  wire rd0__0_n_127;
  wire rd0__0_n_128;
  wire rd0__0_n_129;
  wire rd0__0_n_130;
  wire rd0__0_n_131;
  wire rd0__0_n_132;
  wire rd0__0_n_133;
  wire rd0__0_n_134;
  wire rd0__0_n_135;
  wire rd0__0_n_136;
  wire rd0__0_n_137;
  wire rd0__0_n_138;
  wire rd0__0_n_139;
  wire rd0__0_n_140;
  wire rd0__0_n_141;
  wire rd0__0_n_142;
  wire rd0__0_n_143;
  wire rd0__0_n_144;
  wire rd0__0_n_145;
  wire rd0__0_n_146;
  wire rd0__0_n_147;
  wire rd0__0_n_148;
  wire rd0__0_n_149;
  wire rd0__0_n_150;
  wire rd0__0_n_151;
  wire rd0__0_n_152;
  wire rd0__0_n_153;
  wire rd0__0_n_89;
  wire rd0__0_n_90;
  wire rd0__0_n_91;
  wire rd0__0_n_92;
  wire rd0__0_n_93;
  wire rd0__0_n_94;
  wire rd0__0_n_95;
  wire rd0__0_n_96;
  wire rd0__0_n_97;
  wire rd0__0_n_98;
  wire rd0__0_n_99;
  wire rd0_i_25_n_0;
  wire rd0_i_26_n_0;
  wire rd0_i_27_n_0;
  wire rd0_i_28_n_0;
  wire rd0_i_29_n_0;
  wire rd0_i_2_n_0;
  wire rd0_i_33_n_0;
  wire rd0_i_34_n_0;
  wire rd0_i_35_n_0;
  wire rd0_i_36_n_0;
  wire rd0_i_37_n_0;
  wire rd0_n_100;
  wire rd0_n_101;
  wire rd0_n_102;
  wire rd0_n_103;
  wire rd0_n_104;
  wire rd0_n_105;
  wire rd0_n_106;
  wire rd0_n_107;
  wire rd0_n_108;
  wire rd0_n_109;
  wire rd0_n_110;
  wire rd0_n_111;
  wire rd0_n_112;
  wire rd0_n_113;
  wire rd0_n_114;
  wire rd0_n_115;
  wire rd0_n_116;
  wire rd0_n_117;
  wire rd0_n_118;
  wire rd0_n_119;
  wire rd0_n_120;
  wire rd0_n_121;
  wire rd0_n_122;
  wire rd0_n_123;
  wire rd0_n_124;
  wire rd0_n_125;
  wire rd0_n_126;
  wire rd0_n_127;
  wire rd0_n_128;
  wire rd0_n_129;
  wire rd0_n_130;
  wire rd0_n_131;
  wire rd0_n_132;
  wire rd0_n_133;
  wire rd0_n_134;
  wire rd0_n_135;
  wire rd0_n_136;
  wire rd0_n_137;
  wire rd0_n_138;
  wire rd0_n_139;
  wire rd0_n_140;
  wire rd0_n_141;
  wire rd0_n_142;
  wire rd0_n_143;
  wire rd0_n_144;
  wire rd0_n_145;
  wire rd0_n_146;
  wire rd0_n_147;
  wire rd0_n_148;
  wire rd0_n_149;
  wire rd0_n_150;
  wire rd0_n_151;
  wire rd0_n_152;
  wire rd0_n_153;
  wire rd0_n_89;
  wire rd0_n_90;
  wire rd0_n_91;
  wire rd0_n_92;
  wire rd0_n_93;
  wire rd0_n_94;
  wire rd0_n_95;
  wire rd0_n_96;
  wire rd0_n_97;
  wire rd0_n_98;
  wire rd0_n_99;
  wire \rd_reg[0]__0_n_0 ;
  wire \rd_reg[10]__0_n_0 ;
  wire \rd_reg[11]__0_n_0 ;
  wire \rd_reg[12]__0_n_0 ;
  wire \rd_reg[13]__0_n_0 ;
  wire \rd_reg[14]__0_n_0 ;
  wire \rd_reg[15]__0_n_0 ;
  wire \rd_reg[16]__0_n_0 ;
  wire \rd_reg[1]__0_n_0 ;
  wire \rd_reg[2]__0_n_0 ;
  wire \rd_reg[3]__0_n_0 ;
  wire \rd_reg[4]__0_n_0 ;
  wire \rd_reg[5]__0_n_0 ;
  wire \rd_reg[6]__0_n_0 ;
  wire \rd_reg[7]__0_n_0 ;
  wire \rd_reg[8]__0_n_0 ;
  wire \rd_reg[9]__0_n_0 ;
  wire [31:0]rd_reg_0;
  wire [16:0]rd_reg__0_0;
  wire [14:0]rd_reg__0_1;
  wire rd_reg__0_2;
  wire rd_reg__0_n_100;
  wire rd_reg__0_n_101;
  wire rd_reg__0_n_102;
  wire rd_reg__0_n_103;
  wire rd_reg__0_n_104;
  wire rd_reg__0_n_105;
  wire rd_reg__0_n_59;
  wire rd_reg__0_n_60;
  wire rd_reg__0_n_61;
  wire rd_reg__0_n_62;
  wire rd_reg__0_n_63;
  wire rd_reg__0_n_64;
  wire rd_reg__0_n_65;
  wire rd_reg__0_n_66;
  wire rd_reg__0_n_67;
  wire rd_reg__0_n_68;
  wire rd_reg__0_n_69;
  wire rd_reg__0_n_70;
  wire rd_reg__0_n_71;
  wire rd_reg__0_n_72;
  wire rd_reg__0_n_73;
  wire rd_reg__0_n_74;
  wire rd_reg__0_n_75;
  wire rd_reg__0_n_76;
  wire rd_reg__0_n_77;
  wire rd_reg__0_n_78;
  wire rd_reg__0_n_79;
  wire rd_reg__0_n_80;
  wire rd_reg__0_n_81;
  wire rd_reg__0_n_82;
  wire rd_reg__0_n_83;
  wire rd_reg__0_n_84;
  wire rd_reg__0_n_85;
  wire rd_reg__0_n_86;
  wire rd_reg__0_n_87;
  wire rd_reg__0_n_88;
  wire rd_reg__0_n_89;
  wire rd_reg__0_n_90;
  wire rd_reg__0_n_91;
  wire rd_reg__0_n_92;
  wire rd_reg__0_n_93;
  wire rd_reg__0_n_94;
  wire rd_reg__0_n_95;
  wire rd_reg__0_n_96;
  wire rd_reg__0_n_97;
  wire rd_reg__0_n_98;
  wire rd_reg__0_n_99;
  wire [63:16]rd_reg__1;
  wire rd_reg_i_1_n_0;
  wire \rd_reg_n_0_[0] ;
  wire \rd_reg_n_0_[10] ;
  wire \rd_reg_n_0_[11] ;
  wire \rd_reg_n_0_[12] ;
  wire \rd_reg_n_0_[13] ;
  wire \rd_reg_n_0_[14] ;
  wire \rd_reg_n_0_[15] ;
  wire \rd_reg_n_0_[16] ;
  wire \rd_reg_n_0_[1] ;
  wire \rd_reg_n_0_[2] ;
  wire \rd_reg_n_0_[3] ;
  wire \rd_reg_n_0_[4] ;
  wire \rd_reg_n_0_[5] ;
  wire \rd_reg_n_0_[6] ;
  wire \rd_reg_n_0_[7] ;
  wire \rd_reg_n_0_[8] ;
  wire \rd_reg_n_0_[9] ;
  wire rd_reg_n_100;
  wire rd_reg_n_101;
  wire rd_reg_n_102;
  wire rd_reg_n_103;
  wire rd_reg_n_104;
  wire rd_reg_n_105;
  wire rd_reg_n_76;
  wire rd_reg_n_77;
  wire rd_reg_n_78;
  wire rd_reg_n_79;
  wire rd_reg_n_80;
  wire rd_reg_n_81;
  wire rd_reg_n_82;
  wire rd_reg_n_83;
  wire rd_reg_n_84;
  wire rd_reg_n_85;
  wire rd_reg_n_86;
  wire rd_reg_n_87;
  wire rd_reg_n_88;
  wire rd_reg_n_89;
  wire rd_reg_n_90;
  wire rd_reg_n_91;
  wire rd_reg_n_92;
  wire rd_reg_n_93;
  wire rd_reg_n_94;
  wire rd_reg_n_95;
  wire rd_reg_n_96;
  wire rd_reg_n_97;
  wire rd_reg_n_98;
  wire rd_reg_n_99;
  wire [16:0]reg_op11;
  wire [2:0]\reg_op1_reg[19] ;
  wire \reg_out[0]_i_2_n_0 ;
  wire \reg_out[0]_i_3_n_0 ;
  wire \reg_out[10]_i_2_n_0 ;
  wire \reg_out[10]_i_5_n_0 ;
  wire \reg_out[11]_i_10_n_0 ;
  wire \reg_out[11]_i_2_n_0 ;
  wire \reg_out[11]_i_4_n_0 ;
  wire \reg_out[11]_i_7_n_0 ;
  wire \reg_out[11]_i_8_n_0 ;
  wire \reg_out[11]_i_9_n_0 ;
  wire \reg_out[12]_i_2_n_0 ;
  wire \reg_out[12]_i_6_n_0 ;
  wire \reg_out[13]_i_2_n_0 ;
  wire \reg_out[13]_i_4_n_0 ;
  wire \reg_out[14]_i_2_n_0 ;
  wire \reg_out[14]_i_5_n_0 ;
  wire \reg_out[15]_i_10_n_0 ;
  wire \reg_out[15]_i_2_n_0 ;
  wire \reg_out[15]_i_5_n_0 ;
  wire \reg_out[15]_i_7_n_0 ;
  wire \reg_out[15]_i_8_n_0 ;
  wire \reg_out[15]_i_9_n_0 ;
  wire \reg_out[16]_i_2_n_0 ;
  wire \reg_out[16]_i_5_n_0 ;
  wire \reg_out[17]_i_2_n_0 ;
  wire \reg_out[17]_i_4_n_0 ;
  wire \reg_out[18]_i_2_n_0 ;
  wire \reg_out[18]_i_5_n_0 ;
  wire \reg_out[19]_i_10_n_0 ;
  wire \reg_out[19]_i_11_n_0 ;
  wire \reg_out[19]_i_12_n_0 ;
  wire \reg_out[19]_i_13_n_0 ;
  wire \reg_out[19]_i_14_n_0 ;
  wire \reg_out[19]_i_2_n_0 ;
  wire \reg_out[19]_i_5_n_0 ;
  wire \reg_out[19]_i_8_n_0 ;
  wire \reg_out[19]_i_9_n_0 ;
  wire \reg_out[1]_i_2_n_0 ;
  wire \reg_out[1]_i_3_n_0 ;
  wire \reg_out[20]_i_2_n_0 ;
  wire \reg_out[20]_i_5_n_0 ;
  wire \reg_out[21]_i_2_n_0 ;
  wire \reg_out[21]_i_4_n_0 ;
  wire \reg_out[22]_i_2_n_0 ;
  wire \reg_out[22]_i_5_n_0 ;
  wire \reg_out[23]_i_10_n_0 ;
  wire \reg_out[23]_i_11_n_0 ;
  wire \reg_out[23]_i_12_n_0 ;
  wire \reg_out[23]_i_13_n_0 ;
  wire \reg_out[23]_i_14_n_0 ;
  wire \reg_out[23]_i_15_n_0 ;
  wire \reg_out[23]_i_2_n_0 ;
  wire \reg_out[23]_i_4_n_0 ;
  wire \reg_out[23]_i_8_n_0 ;
  wire \reg_out[23]_i_9_n_0 ;
  wire \reg_out[24]_i_2_n_0 ;
  wire \reg_out[24]_i_6_n_0 ;
  wire \reg_out[25]_i_2_n_0 ;
  wire \reg_out[25]_i_4_n_0 ;
  wire \reg_out[26]_i_2_n_0 ;
  wire \reg_out[26]_i_5_n_0 ;
  wire \reg_out[27]_i_10_n_0 ;
  wire \reg_out[27]_i_11_n_0 ;
  wire \reg_out[27]_i_12_n_0 ;
  wire \reg_out[27]_i_13_n_0 ;
  wire \reg_out[27]_i_14_n_0 ;
  wire \reg_out[27]_i_15_n_0 ;
  wire \reg_out[27]_i_2_n_0 ;
  wire \reg_out[27]_i_5_n_0 ;
  wire \reg_out[27]_i_8_n_0 ;
  wire \reg_out[27]_i_9_n_0 ;
  wire \reg_out[28]_i_2_n_0 ;
  wire \reg_out[28]_i_6_n_0 ;
  wire \reg_out[29]_i_2_n_0 ;
  wire \reg_out[29]_i_4_n_0 ;
  wire \reg_out[2]_i_2_n_0 ;
  wire \reg_out[2]_i_4_n_0 ;
  wire \reg_out[30]_i_2_n_0 ;
  wire \reg_out[30]_i_4_n_0 ;
  wire \reg_out[31]_i_12_n_0 ;
  wire \reg_out[31]_i_13_n_0 ;
  wire \reg_out[31]_i_14_n_0 ;
  wire \reg_out[31]_i_15_n_0 ;
  wire \reg_out[31]_i_16_n_0 ;
  wire \reg_out[31]_i_17_n_0 ;
  wire \reg_out[31]_i_18_n_0 ;
  wire \reg_out[31]_i_19_n_0 ;
  wire [31:0]\reg_out[31]_i_2_0 ;
  wire \reg_out[31]_i_2_n_0 ;
  wire \reg_out[31]_i_5_n_0 ;
  wire \reg_out[3]_i_2_n_0 ;
  wire \reg_out[3]_i_3_n_0 ;
  wire \reg_out[3]_i_6_n_0 ;
  wire \reg_out[3]_i_7_n_0 ;
  wire \reg_out[3]_i_8_n_0 ;
  wire \reg_out[3]_i_9_n_0 ;
  wire \reg_out[4]_i_2_n_0 ;
  wire \reg_out[4]_i_4_n_0 ;
  wire \reg_out[5]_i_2_n_0 ;
  wire \reg_out[5]_i_3_n_0 ;
  wire \reg_out[6]_i_2_n_0 ;
  wire \reg_out[6]_i_3_n_0 ;
  wire \reg_out[7]_i_2_n_0 ;
  wire \reg_out[7]_i_4_n_0 ;
  wire \reg_out[7]_i_6_n_0 ;
  wire \reg_out[7]_i_7_n_0 ;
  wire \reg_out[7]_i_8_n_0 ;
  wire \reg_out[7]_i_9_n_0 ;
  wire \reg_out[8]_i_2_n_0 ;
  wire \reg_out[8]_i_6_n_0 ;
  wire \reg_out[9]_i_2_n_0 ;
  wire \reg_out[9]_i_5_n_0 ;
  wire \reg_out_reg[0] ;
  wire \reg_out_reg[0]_0 ;
  wire \reg_out_reg[10] ;
  wire \reg_out_reg[10]_0 ;
  wire [3:0]\reg_out_reg[11] ;
  wire \reg_out_reg[11]_0 ;
  wire \reg_out_reg[11]_1 ;
  wire \reg_out_reg[11]_i_6_n_0 ;
  wire [3:0]\reg_out_reg[12] ;
  wire \reg_out_reg[12]_0 ;
  wire \reg_out_reg[12]_1 ;
  wire \reg_out_reg[13] ;
  wire \reg_out_reg[13]_0 ;
  wire \reg_out_reg[14] ;
  wire \reg_out_reg[14]_0 ;
  wire [3:0]\reg_out_reg[15] ;
  wire \reg_out_reg[15]_0 ;
  wire \reg_out_reg[15]_1 ;
  wire \reg_out_reg[15]_i_6_n_0 ;
  wire [3:0]\reg_out_reg[16] ;
  wire \reg_out_reg[16]_0 ;
  wire \reg_out_reg[16]_1 ;
  wire \reg_out_reg[17] ;
  wire \reg_out_reg[17]_0 ;
  wire \reg_out_reg[18] ;
  wire \reg_out_reg[18]_0 ;
  wire [3:0]\reg_out_reg[19] ;
  wire \reg_out_reg[19]_0 ;
  wire \reg_out_reg[19]_1 ;
  wire \reg_out_reg[19]_i_6_n_0 ;
  wire \reg_out_reg[19]_i_7_n_0 ;
  wire \reg_out_reg[1] ;
  wire [3:0]\reg_out_reg[20] ;
  wire \reg_out_reg[20]_0 ;
  wire \reg_out_reg[20]_1 ;
  wire \reg_out_reg[21] ;
  wire \reg_out_reg[21]_0 ;
  wire \reg_out_reg[22] ;
  wire \reg_out_reg[22]_0 ;
  wire [3:0]\reg_out_reg[23] ;
  wire \reg_out_reg[23]_0 ;
  wire \reg_out_reg[23]_1 ;
  wire \reg_out_reg[23]_i_6_n_0 ;
  wire \reg_out_reg[23]_i_7_n_0 ;
  wire [3:0]\reg_out_reg[24] ;
  wire \reg_out_reg[24]_0 ;
  wire \reg_out_reg[24]_1 ;
  wire \reg_out_reg[25] ;
  wire \reg_out_reg[25]_0 ;
  wire \reg_out_reg[26] ;
  wire \reg_out_reg[26]_0 ;
  wire [3:0]\reg_out_reg[27] ;
  wire \reg_out_reg[27]_0 ;
  wire \reg_out_reg[27]_1 ;
  wire \reg_out_reg[27]_i_6_n_0 ;
  wire \reg_out_reg[27]_i_7_n_0 ;
  wire [3:0]\reg_out_reg[28] ;
  wire \reg_out_reg[28]_0 ;
  wire \reg_out_reg[28]_1 ;
  wire \reg_out_reg[29] ;
  wire \reg_out_reg[29]_0 ;
  wire \reg_out_reg[2] ;
  wire \reg_out_reg[30] ;
  wire \reg_out_reg[30]_0 ;
  wire [3:0]\reg_out_reg[31] ;
  wire [2:0]\reg_out_reg[31]_0 ;
  wire \reg_out_reg[31]_1 ;
  wire \reg_out_reg[31]_2 ;
  wire \reg_out_reg[31]_i_11_n_0 ;
  wire \reg_out_reg[3] ;
  wire \reg_out_reg[3]_i_5_n_0 ;
  wire \reg_out_reg[4] ;
  wire \reg_out_reg[5] ;
  wire \reg_out_reg[6] ;
  wire [7:0]\reg_out_reg[7] ;
  wire [3:0]\reg_out_reg[7]_0 ;
  wire \reg_out_reg[7]_1 ;
  wire \reg_out_reg[7]_i_5_n_0 ;
  wire [3:0]\reg_out_reg[8] ;
  wire \reg_out_reg[8]_0 ;
  wire \reg_out_reg[8]_1 ;
  wire \reg_out_reg[9] ;
  wire \reg_out_reg[9]_0 ;
  wire [16:0]reg_sh1;
  wire rs10;
  wire shift_out;
  wire [3:0]NLW_rd0__0_i_23_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_25_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_30_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_35_CO_UNCONNECTED;
  wire [3:0]NLW_rd0__0_i_40_CO_UNCONNECTED;
  wire [3:0]\NLW_reg_out_reg[11]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[15]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[19]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[19]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[23]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[23]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[27]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[27]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[31]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[3]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_reg_out_reg[7]_i_5_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  LUT4 #(
    .INIT(16'h0004)) 
    \active[0]_i_1 
       (.I0(rd_reg__0_0[9]),
        .I1(instr_mulh1),
        .I2(\active_reg[1]_0 ),
        .I3(active),
        .O(rs10));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \active[0]_i_2 
       (.I0(rd_reg__0_2),
        .I1(pcpi_insn_valid1),
        .I2(rd_reg__0_0[15]),
        .I3(rd_reg__0_0[16]),
        .I4(rd_reg__0_0[10]),
        .I5(\active[0]_i_5_n_0 ),
        .O(instr_mulh1));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \active[0]_i_4 
       (.I0(rd_reg__0_0[6]),
        .I1(rd_reg__0_0[2]),
        .I2(rd_reg__0_0[3]),
        .I3(\active[0]_i_6_n_0 ),
        .I4(rd_reg__0_0[5]),
        .I5(rd_reg__0_0[4]),
        .O(pcpi_insn_valid1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \active[0]_i_5 
       (.I0(rd_reg__0_0[13]),
        .I1(rd_reg__0_0[14]),
        .I2(rd_reg__0_0[11]),
        .I3(rd_reg__0_0[12]),
        .O(\active[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \active[0]_i_6 
       (.I0(rd_reg__0_0[1]),
        .I1(rd_reg__0_0[0]),
        .O(\active[0]_i_6_n_0 ));
  FDRE \active_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rs10),
        .Q(active),
        .R(cpu_reset));
  FDRE \active_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(active),
        .Q(\active_reg[1]_0 ),
        .R(cpu_reset));
  LUT2 #(
    .INIT(4'hE)) 
    \alu_out_q[31]_i_13 
       (.I0(instr_and),
        .I1(instr_andi),
        .O(instr_and_reg));
  LUT6 #(
    .INIT(64'hFFFFAEEEAAAAAAAA)) 
    \cpu_state[7]_i_2 
       (.I0(cpu_reset),
        .I1(Q[3]),
        .I2(instr_jalr_reg),
        .I3(pcpi_valid13_out),
        .I4(\cpu_state_reg[0]_1 ),
        .I5(\cpu_state_reg[0]_2 ),
        .O(E));
  LUT4 #(
    .INIT(16'h0001)) 
    \cpu_state[7]_i_5 
       (.I0(\active_reg[1]_0 ),
        .I1(pcpi_div_ready),
        .I2(pcpi_timeout),
        .I3(instr_ecall_ebreak),
        .O(pcpi_valid13_out));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hAABFBFFFBFBFBFFF)) 
    instr_jal_i_3
       (.I0(cpu_reset),
        .I1(mem_do_wdata_reg),
        .I2(\decoded_rs1_reg_rep[0] ),
        .I3(\decoded_rs1_reg_rep[0]_0 ),
        .I4(\decoded_rs1_reg_rep[0]_1 ),
        .I5(\decoded_rs1_reg_rep[0]_2 ),
        .O(\mem_state_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    instr_jal_i_6
       (.I0(mem_do_wdata),
        .I1(mem_do_rdata),
        .I2(\decoded_rs1_reg_rep[0]_2 ),
        .O(mem_do_wdata_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    is_lui_auipc_jal_i_1
       (.I0(instr_jal),
        .I1(instr_auipc),
        .I2(instr_lui),
        .O(instr_jal_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,pcpi_rs2}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd_reg_0[31:17]}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\cpu_state_reg[7] ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd0_n_89,rd0_n_90,rd0_n_91,rd0_n_92,rd0_n_93,rd0_n_94,rd0_n_95,rd0_n_96,rd0_n_97,rd0_n_98,rd0_n_99,rd0_n_100,rd0_n_101,rd0_n_102,rd0_n_103,rd0_n_104,rd0_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCOUT({rd0_n_106,rd0_n_107,rd0_n_108,rd0_n_109,rd0_n_110,rd0_n_111,rd0_n_112,rd0_n_113,rd0_n_114,rd0_n_115,rd0_n_116,rd0_n_117,rd0_n_118,rd0_n_119,rd0_n_120,rd0_n_121,rd0_n_122,rd0_n_123,rd0_n_124,rd0_n_125,rd0_n_126,rd0_n_127,rd0_n_128,rd0_n_129,rd0_n_130,rd0_n_131,rd0_n_132,rd0_n_133,rd0_n_134,rd0_n_135,rd0_n_136,rd0_n_137,rd0_n_138,rd0_n_139,rd0_n_140,rd0_n_141,rd0_n_142,rd0_n_143,rd0_n_144,rd0_n_145,rd0_n_146,rd0_n_147,rd0_n_148,rd0_n_149,rd0_n_150,rd0_n_151,rd0_n_152,rd0_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd0__0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,pcpi_rs1}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\<const0> ,pcpi_rs2}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\cpu_state_reg[0]_0 ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\cpu_state_reg[7] ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd0__0_n_89,rd0__0_n_90,rd0__0_n_91,rd0__0_n_92,rd0__0_n_93,rd0__0_n_94,rd0__0_n_95,rd0__0_n_96,rd0__0_n_97,rd0__0_n_98,rd0__0_n_99,rd0__0_n_100,rd0__0_n_101,rd0__0_n_102,rd0__0_n_103,rd0__0_n_104,rd0__0_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCOUT({rd0__0_n_106,rd0__0_n_107,rd0__0_n_108,rd0__0_n_109,rd0__0_n_110,rd0__0_n_111,rd0__0_n_112,rd0__0_n_113,rd0__0_n_114,rd0__0_n_115,rd0__0_n_116,rd0__0_n_117,rd0__0_n_118,rd0__0_n_119,rd0__0_n_120,rd0__0_n_121,rd0__0_n_122,rd0__0_n_123,rd0__0_n_124,rd0__0_n_125,rd0__0_n_126,rd0__0_n_127,rd0__0_n_128,rd0__0_n_129,rd0__0_n_130,rd0__0_n_131,rd0__0_n_132,rd0__0_n_133,rd0__0_n_134,rd0__0_n_135,rd0__0_n_136,rd0__0_n_137,rd0__0_n_138,rd0__0_n_139,rd0__0_n_140,rd0__0_n_141,rd0__0_n_142,rd0__0_n_143,rd0__0_n_144,rd0__0_n_145,rd0__0_n_146,rd0__0_n_147,rd0__0_n_148,rd0__0_n_149,rd0__0_n_150,rd0__0_n_151,rd0__0_n_152,rd0__0_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT6 #(
    .INIT(64'hAAAAAAAA02AA0200)) 
    rd0__0_i_1
       (.I0(rd0__0_i_19_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(mem_do_prefetch_reg),
        .I5(mem_do_prefetch_reg_0),
        .O(\cpu_state_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_10
       (.I0(rd0__0_i_33_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_30_n_7),
        .O(pcpi_rs1[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_11
       (.I0(rd0__0_i_34_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_35_n_4),
        .O(pcpi_rs1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_12
       (.I0(rd0__0_i_36_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_35_n_5),
        .O(pcpi_rs1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_13
       (.I0(rd0__0_i_37_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_35_n_6),
        .O(pcpi_rs1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_14
       (.I0(rd0__0_i_38_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_35_n_7),
        .O(pcpi_rs1[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_15
       (.I0(rd0__0_i_39_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_40_n_4),
        .O(pcpi_rs1[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_16
       (.I0(rd0__0_i_41_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_40_n_5),
        .O(pcpi_rs1[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_17
       (.I0(rd0__0_i_42_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_40_n_6),
        .O(pcpi_rs1[1]));
  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    rd0__0_i_18
       (.I0(\decoded_rs1_reg[3] ),
        .I1(reg_op11[0]),
        .I2(instr_jalr_reg),
        .I3(is_lui_auipc_jal),
        .I4(Q[3]),
        .I5(rd0__0_i_40_n_7),
        .O(pcpi_rs1[0]));
  LUT4 #(
    .INIT(16'h0001)) 
    rd0__0_i_19
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(cpu_reset),
        .I3(Q[2]),
        .O(rd0__0_i_19_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_2
       (.I0(rd0__0_i_22_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_23_n_7),
        .O(pcpi_rs1[16]));
  LUT5 #(
    .INIT(32'h00000700)) 
    rd0__0_i_20
       (.I0(\mem_state_reg[1] ),
        .I1(rd0__0_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(mem_do_wdata),
        .O(mem_do_prefetch_reg));
  LUT6 #(
    .INIT(64'h0000000000000700)) 
    rd0__0_i_21
       (.I0(rd0__0_1),
        .I1(\mem_state_reg[1] ),
        .I2(mem_do_rdata),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(mem_do_prefetch_reg_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_22
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[15]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[16]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_22_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_23
       (.CI(rd0__0_i_25_n_0),
        .CO({CO,NLW_rd0__0_i_23_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(rd_reg_0[19:16]),
        .O({\reg_op1_reg[19] ,rd0__0_i_23_n_7}),
        .S({rd0__0_i_44_n_0,rd0__0_i_45_n_0,rd0__0_i_46_n_0,rd0__0_i_47_n_0}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_24
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[14]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[15]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_24_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_25
       (.CI(rd0__0_i_30_n_0),
        .CO({rd0__0_i_25_n_0,NLW_rd0__0_i_25_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(rd_reg_0[15:12]),
        .O({rd0__0_i_25_n_4,rd0__0_i_25_n_5,rd0__0_i_25_n_6,rd0__0_i_25_n_7}),
        .S({rd0__0_i_48_n_0,rd0__0_i_49_n_0,rd0__0_i_50_n_0,rd0__0_i_51_n_0}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_26
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[13]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[14]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_26_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_27
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[12]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[13]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_27_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_28
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[11]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[12]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_28_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_29
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[10]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[11]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_29_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_3
       (.I0(rd0__0_i_24_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_25_n_4),
        .O(pcpi_rs1[15]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_30
       (.CI(rd0__0_i_35_n_0),
        .CO({rd0__0_i_30_n_0,NLW_rd0__0_i_30_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(rd_reg_0[11:8]),
        .O({rd0__0_i_30_n_4,rd0__0_i_30_n_5,rd0__0_i_30_n_6,rd0__0_i_30_n_7}),
        .S({rd0__0_i_52_n_0,rd0__0_i_53_n_0,rd0__0_i_54_n_0,rd0__0_i_55_n_0}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_31
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[9]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[10]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_31_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_32
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[8]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[9]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_32_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_33
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[7]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[8]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_33_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_34
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[6]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[7]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_34_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_35
       (.CI(rd0__0_i_40_n_0),
        .CO({rd0__0_i_35_n_0,NLW_rd0__0_i_35_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(rd_reg_0[7:4]),
        .O({rd0__0_i_35_n_4,rd0__0_i_35_n_5,rd0__0_i_35_n_6,rd0__0_i_35_n_7}),
        .S({rd0__0_i_56_n_0,rd0__0_i_57_n_0,rd0__0_i_58_n_0,rd0__0_i_59_n_0}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_36
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[5]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[6]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_36_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_37
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[4]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[5]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_37_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_38
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[3]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[4]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_38_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_39
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[2]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[3]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_39_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_4
       (.I0(rd0__0_i_26_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_25_n_5),
        .O(pcpi_rs1[14]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 rd0__0_i_40
       (.CI(\<const0> ),
        .CO({rd0__0_i_40_n_0,NLW_rd0__0_i_40_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(rd_reg_0[3:0]),
        .O({rd0__0_i_40_n_4,rd0__0_i_40_n_5,rd0__0_i_40_n_6,rd0__0_i_40_n_7}),
        .S({rd0__0_i_60_n_0,rd0__0_i_61_n_0,rd0__0_i_62_n_0,rd0__0_i_63_n_0}));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_41
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[1]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[2]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_41_n_0));
  LUT6 #(
    .INIT(64'h04000400AEFF0400)) 
    rd0__0_i_42
       (.I0(instr_jalr_reg),
        .I1(rd0__0_0[0]),
        .I2(instr_lui),
        .I3(is_lui_auipc_jal),
        .I4(reg_op11[1]),
        .I5(\decoded_rs1_reg[3] ),
        .O(rd0__0_i_42_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0__0_i_43
       (.I0(decoded_rs1[3]),
        .I1(decoded_rs1[4]),
        .I2(decoded_rs1[1]),
        .I3(decoded_rs1[0]),
        .I4(decoded_rs1[2]),
        .O(\decoded_rs1_reg[3] ));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_44
       (.I0(rd_reg_0[19]),
        .I1(rd0__0_i_23_0[19]),
        .O(rd0__0_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_45
       (.I0(rd_reg_0[18]),
        .I1(rd0__0_i_23_0[18]),
        .O(rd0__0_i_45_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_46
       (.I0(rd_reg_0[17]),
        .I1(rd0__0_i_23_0[17]),
        .O(rd0__0_i_46_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_47
       (.I0(rd_reg_0[16]),
        .I1(rd0__0_i_23_0[16]),
        .O(rd0__0_i_47_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_48
       (.I0(rd_reg_0[15]),
        .I1(rd0__0_i_23_0[15]),
        .O(rd0__0_i_48_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_49
       (.I0(rd_reg_0[14]),
        .I1(rd0__0_i_23_0[14]),
        .O(rd0__0_i_49_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_5
       (.I0(rd0__0_i_27_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_25_n_6),
        .O(pcpi_rs1[13]));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_50
       (.I0(rd_reg_0[13]),
        .I1(rd0__0_i_23_0[13]),
        .O(rd0__0_i_50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_51
       (.I0(rd_reg_0[12]),
        .I1(rd0__0_i_23_0[12]),
        .O(rd0__0_i_51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_52
       (.I0(rd_reg_0[11]),
        .I1(rd0__0_i_23_0[11]),
        .O(rd0__0_i_52_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_53
       (.I0(rd_reg_0[10]),
        .I1(rd0__0_i_23_0[10]),
        .O(rd0__0_i_53_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_54
       (.I0(rd_reg_0[9]),
        .I1(rd0__0_i_23_0[9]),
        .O(rd0__0_i_54_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_55
       (.I0(rd_reg_0[8]),
        .I1(rd0__0_i_23_0[8]),
        .O(rd0__0_i_55_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_56
       (.I0(rd_reg_0[7]),
        .I1(rd0__0_i_23_0[7]),
        .O(rd0__0_i_56_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_57
       (.I0(rd_reg_0[6]),
        .I1(rd0__0_i_23_0[6]),
        .O(rd0__0_i_57_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_58
       (.I0(rd_reg_0[5]),
        .I1(rd0__0_i_23_0[5]),
        .O(rd0__0_i_58_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_59
       (.I0(rd_reg_0[4]),
        .I1(rd0__0_i_23_0[4]),
        .O(rd0__0_i_59_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_6
       (.I0(rd0__0_i_28_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_25_n_7),
        .O(pcpi_rs1[12]));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_60
       (.I0(rd_reg_0[3]),
        .I1(rd0__0_i_23_0[3]),
        .O(rd0__0_i_60_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_61
       (.I0(rd_reg_0[2]),
        .I1(rd0__0_i_23_0[2]),
        .O(rd0__0_i_61_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_62
       (.I0(rd_reg_0[1]),
        .I1(rd0__0_i_23_0[1]),
        .O(rd0__0_i_62_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rd0__0_i_63
       (.I0(rd_reg_0[0]),
        .I1(rd0__0_i_23_0[0]),
        .O(rd0__0_i_63_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_7
       (.I0(rd0__0_i_29_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_30_n_4),
        .O(pcpi_rs1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_8
       (.I0(rd0__0_i_31_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_30_n_5),
        .O(pcpi_rs1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    rd0__0_i_9
       (.I0(rd0__0_i_32_n_0),
        .I1(Q[3]),
        .I2(rd0__0_i_30_n_6),
        .O(pcpi_rs1[9]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    rd0_i_1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\cpu_state_reg[0] ),
        .I5(cpu_reset),
        .O(\cpu_state_reg[7] ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_10
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[9]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[9]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[9]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_11
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[8]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[8]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[8]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_12
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[7]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[7]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[7]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_13
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[6]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[6]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[6]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_14
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[5]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[5]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[5]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_15
       (.I0(reg_sh1[4]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_25_n_0),
        .O(pcpi_rs2[4]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_16
       (.I0(reg_sh1[3]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_26_n_0),
        .O(pcpi_rs2[3]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_17
       (.I0(reg_sh1[2]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_27_n_0),
        .O(pcpi_rs2[2]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_18
       (.I0(reg_sh1[1]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_28_n_0),
        .O(pcpi_rs2[1]));
  LUT4 #(
    .INIT(16'h00F2)) 
    rd0_i_19
       (.I0(reg_sh1[0]),
        .I1(\decoded_imm_uj_reg[4] ),
        .I2(is_slli_srli_srai_reg),
        .I3(rd0_i_29_n_0),
        .O(pcpi_rs2[0]));
  LUT5 #(
    .INIT(32'h02200000)) 
    rd0_i_2
       (.I0(instr_mulh1),
        .I1(rd_reg__0_0[9]),
        .I2(rd_reg__0_0[7]),
        .I3(rd_reg__0_0[8]),
        .I4(rd_reg_0[31]),
        .O(rd0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rd0_i_20
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\cpu_state_reg[0] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd0_i_21
       (.I0(decoded_imm_uj[3]),
        .I1(decoded_imm_uj[2]),
        .I2(decoded_imm_uj[1]),
        .I3(decoded_imm_uj[0]),
        .I4(decoded_imm_uj[4]),
        .O(\decoded_imm_uj_reg[4] ));
  LUT4 #(
    .INIT(16'h00FE)) 
    rd0_i_22
       (.I0(is_slli_srli_srai),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_lui_auipc_jal),
        .I3(instr_jalr_reg),
        .O(is_slli_srli_srai_reg));
  LUT5 #(
    .INIT(32'h00000002)) 
    rd0_i_23
       (.I0(instr_sb_reg),
        .I1(instr_jal_reg),
        .I2(instr_jalr),
        .I3(instr_sltu_reg),
        .I4(instr_bltu_reg),
        .O(instr_jalr_reg));
  LUT3 #(
    .INIT(8'h45)) 
    rd0_i_24
       (.I0(is_lui_auipc_jal),
        .I1(is_slli_srli_srai),
        .I2(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .O(is_lui_auipc_jal_reg));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_25
       (.I0(rd0__0_i_23_0[4]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[3]),
        .I5(instr_jalr_reg),
        .O(rd0_i_25_n_0));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_26
       (.I0(rd0__0_i_23_0[3]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[2]),
        .I5(instr_jalr_reg),
        .O(rd0_i_26_n_0));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_27
       (.I0(rd0__0_i_23_0[2]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[1]),
        .I5(instr_jalr_reg),
        .O(rd0_i_27_n_0));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_28
       (.I0(rd0__0_i_23_0[1]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[0]),
        .I5(instr_jalr_reg),
        .O(rd0_i_28_n_0));
  LUT6 #(
    .INIT(64'h00000000550455F4)) 
    rd0_i_29
       (.I0(rd0__0_i_23_0[0]),
        .I1(is_jalr_addi_slti_sltiu_xori_ori_andi),
        .I2(is_slli_srli_srai),
        .I3(is_lui_auipc_jal),
        .I4(decoded_imm_uj[4]),
        .I5(instr_jalr_reg),
        .O(rd0_i_29_n_0));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_3
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[16]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[16]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[16]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    rd0_i_30
       (.I0(rd0_i_33_n_0),
        .I1(instr_sb),
        .I2(instr_lb),
        .I3(instr_sra),
        .I4(instr_srai),
        .I5(rd0_i_34_n_0),
        .O(instr_sb_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rd0_i_31
       (.I0(instr_sltu),
        .I1(instr_slt),
        .I2(instr_bge),
        .I3(instr_bne),
        .I4(instr_rdcycle),
        .I5(instr_rdcycleh),
        .O(instr_sltu_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rd0_i_32
       (.I0(rd0_i_35_n_0),
        .I1(instr_bltu),
        .I2(instr_beq),
        .I3(instr_srli),
        .I4(instr_slti),
        .I5(rd0_i_36_n_0),
        .O(instr_bltu_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_33
       (.I0(instr_sltiu),
        .I1(instr_rdinstr),
        .I2(instr_xori),
        .I3(instr_lh),
        .O(rd0_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rd0_i_34
       (.I0(instr_lhu),
        .I1(instr_lbu),
        .I2(instr_lw),
        .I3(instr_slli),
        .I4(instr_sll),
        .I5(instr_and_reg),
        .O(rd0_i_34_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_35
       (.I0(instr_sw),
        .I1(instr_sh),
        .I2(instr_srl),
        .I3(instr_sub),
        .O(rd0_i_35_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rd0_i_36
       (.I0(instr_ori),
        .I1(instr_add),
        .I2(instr_rdinstrh),
        .I3(instr_addi),
        .I4(rd0_i_37_n_0),
        .O(rd0_i_36_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd0_i_37
       (.I0(instr_bgeu),
        .I1(instr_xor),
        .I2(instr_blt),
        .I3(instr_or),
        .O(rd0_i_37_n_0));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_4
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[15]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[15]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[15]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_5
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[14]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[14]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[14]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_6
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[13]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[13]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[13]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_7
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[12]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[12]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[12]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_8
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[11]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[11]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[11]));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    rd0_i_9
       (.I0(\decoded_imm_uj_reg[4] ),
        .I1(is_slli_srli_srai_reg),
        .I2(reg_sh1[10]),
        .I3(instr_jalr_reg),
        .I4(rd0__0_i_23_0[10]),
        .I5(is_lui_auipc_jal_reg),
        .O(pcpi_rs2[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd_reg
       (.A({rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd0_i_2_n_0,rd_reg_0[31:17]}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd_reg_i_1_n_0,rd_reg_i_1_n_0,rd_reg_i_1_n_0,rd_reg__0_1}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd_reg_n_76,rd_reg_n_77,rd_reg_n_78,rd_reg_n_79,rd_reg_n_80,rd_reg_n_81,rd_reg_n_82,rd_reg_n_83,rd_reg_n_84,rd_reg_n_85,rd_reg_n_86,rd_reg_n_87,rd_reg_n_88,rd_reg_n_89,rd_reg_n_90,rd_reg_n_91,rd_reg_n_92,rd_reg_n_93,rd_reg_n_94,rd_reg_n_95,rd_reg_n_96,rd_reg_n_97,rd_reg_n_98,rd_reg_n_99,rd_reg_n_100,rd_reg_n_101,rd_reg_n_102,rd_reg_n_103,rd_reg_n_104,rd_reg_n_105}),
        .PCIN({rd0_n_106,rd0_n_107,rd0_n_108,rd0_n_109,rd0_n_110,rd0_n_111,rd0_n_112,rd0_n_113,rd0_n_114,rd0_n_115,rd0_n_116,rd0_n_117,rd0_n_118,rd0_n_119,rd0_n_120,rd0_n_121,rd0_n_122,rd0_n_123,rd0_n_124,rd0_n_125,rd0_n_126,rd0_n_127,rd0_n_128,rd0_n_129,rd0_n_130,rd0_n_131,rd0_n_132,rd0_n_133,rd0_n_134,rd0_n_135,rd0_n_136,rd0_n_137,rd0_n_138,rd0_n_139,rd0_n_140,rd0_n_141,rd0_n_142,rd0_n_143,rd0_n_144,rd0_n_145,rd0_n_146,rd0_n_147,rd0_n_148,rd0_n_149,rd0_n_150,rd0_n_151,rd0_n_152,rd0_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  FDRE \rd_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_105),
        .Q(\rd_reg_n_0_[0] ),
        .R(\<const0> ));
  FDRE \rd_reg[0]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_105),
        .Q(\rd_reg[0]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_95),
        .Q(\rd_reg_n_0_[10] ),
        .R(\<const0> ));
  FDRE \rd_reg[10]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_95),
        .Q(\rd_reg[10]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_94),
        .Q(\rd_reg_n_0_[11] ),
        .R(\<const0> ));
  FDRE \rd_reg[11]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_94),
        .Q(\rd_reg[11]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_93),
        .Q(\rd_reg_n_0_[12] ),
        .R(\<const0> ));
  FDRE \rd_reg[12]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_93),
        .Q(\rd_reg[12]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_92),
        .Q(\rd_reg_n_0_[13] ),
        .R(\<const0> ));
  FDRE \rd_reg[13]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_92),
        .Q(\rd_reg[13]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_91),
        .Q(\rd_reg_n_0_[14] ),
        .R(\<const0> ));
  FDRE \rd_reg[14]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_91),
        .Q(\rd_reg[14]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_90),
        .Q(\rd_reg_n_0_[15] ),
        .R(\<const0> ));
  FDRE \rd_reg[15]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_90),
        .Q(\rd_reg[15]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_89),
        .Q(\rd_reg_n_0_[16] ),
        .R(\<const0> ));
  FDRE \rd_reg[16]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_89),
        .Q(\rd_reg[16]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_104),
        .Q(\rd_reg_n_0_[1] ),
        .R(\<const0> ));
  FDRE \rd_reg[1]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_104),
        .Q(\rd_reg[1]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_103),
        .Q(\rd_reg_n_0_[2] ),
        .R(\<const0> ));
  FDRE \rd_reg[2]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_103),
        .Q(\rd_reg[2]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_102),
        .Q(\rd_reg_n_0_[3] ),
        .R(\<const0> ));
  FDRE \rd_reg[3]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_102),
        .Q(\rd_reg[3]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_101),
        .Q(\rd_reg_n_0_[4] ),
        .R(\<const0> ));
  FDRE \rd_reg[4]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_101),
        .Q(\rd_reg[4]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_100),
        .Q(\rd_reg_n_0_[5] ),
        .R(\<const0> ));
  FDRE \rd_reg[5]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_100),
        .Q(\rd_reg[5]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_99),
        .Q(\rd_reg_n_0_[6] ),
        .R(\<const0> ));
  FDRE \rd_reg[6]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_99),
        .Q(\rd_reg[6]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_98),
        .Q(\rd_reg_n_0_[7] ),
        .R(\<const0> ));
  FDRE \rd_reg[7]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_98),
        .Q(\rd_reg[7]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_97),
        .Q(\rd_reg_n_0_[8] ),
        .R(\<const0> ));
  FDRE \rd_reg[8]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_97),
        .Q(\rd_reg[8]__0_n_0 ),
        .R(\<const0> ));
  FDRE \rd_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0_n_96),
        .Q(\rd_reg_n_0_[9] ),
        .R(\<const0> ));
  FDRE \rd_reg[9]__0 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(rd0__0_n_96),
        .Q(\rd_reg[9]__0_n_0 ),
        .R(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    rd_reg__0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,pcpi_rs1}),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({rd_reg_i_1_n_0,rd_reg_i_1_n_0,rd_reg_i_1_n_0,rd_reg__0_1}),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\cpu_state_reg[0]_0 ),
        .CEA2(rs10),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(rs10),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const1> ),
        .CLK(clk_IBUF_BUFG),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({rd_reg__0_n_59,rd_reg__0_n_60,rd_reg__0_n_61,rd_reg__0_n_62,rd_reg__0_n_63,rd_reg__0_n_64,rd_reg__0_n_65,rd_reg__0_n_66,rd_reg__0_n_67,rd_reg__0_n_68,rd_reg__0_n_69,rd_reg__0_n_70,rd_reg__0_n_71,rd_reg__0_n_72,rd_reg__0_n_73,rd_reg__0_n_74,rd_reg__0_n_75,rd_reg__0_n_76,rd_reg__0_n_77,rd_reg__0_n_78,rd_reg__0_n_79,rd_reg__0_n_80,rd_reg__0_n_81,rd_reg__0_n_82,rd_reg__0_n_83,rd_reg__0_n_84,rd_reg__0_n_85,rd_reg__0_n_86,rd_reg__0_n_87,rd_reg__0_n_88,rd_reg__0_n_89,rd_reg__0_n_90,rd_reg__0_n_91,rd_reg__0_n_92,rd_reg__0_n_93,rd_reg__0_n_94,rd_reg__0_n_95,rd_reg__0_n_96,rd_reg__0_n_97,rd_reg__0_n_98,rd_reg__0_n_99,rd_reg__0_n_100,rd_reg__0_n_101,rd_reg__0_n_102,rd_reg__0_n_103,rd_reg__0_n_104,rd_reg__0_n_105}),
        .PCIN({rd0__0_n_106,rd0__0_n_107,rd0__0_n_108,rd0__0_n_109,rd0__0_n_110,rd0__0_n_111,rd0__0_n_112,rd0__0_n_113,rd0__0_n_114,rd0__0_n_115,rd0__0_n_116,rd0__0_n_117,rd0__0_n_118,rd0__0_n_119,rd0__0_n_120,rd0__0_n_121,rd0__0_n_122,rd0__0_n_123,rd0__0_n_124,rd0__0_n_125,rd0__0_n_126,rd0__0_n_127,rd0__0_n_128,rd0__0_n_129,rd0__0_n_130,rd0__0_n_131,rd0__0_n_132,rd0__0_n_133,rd0__0_n_134,rd0__0_n_135,rd0__0_n_136,rd0__0_n_137,rd0__0_n_138,rd0__0_n_139,rd0__0_n_140,rd0__0_n_141,rd0__0_n_142,rd0__0_n_143,rd0__0_n_144,rd0__0_n_145,rd0__0_n_146,rd0__0_n_147,rd0__0_n_148,rd0__0_n_149,rd0__0_n_150,rd0__0_n_151,rd0__0_n_152,rd0__0_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  LUT5 #(
    .INIT(32'h00200000)) 
    rd_reg_i_1
       (.I0(instr_mulh1),
        .I1(rd_reg__0_0[9]),
        .I2(rd_reg__0_0[7]),
        .I3(rd_reg__0_0[8]),
        .I4(rd_reg__0_1[14]),
        .O(rd_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[0]_i_1 
       (.I0(\reg_out[0]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(rd0__0_i_23_0[0]),
        .I3(Q[0]),
        .I4(\reg_out_reg[7] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAA8A808AAA808080)) 
    \reg_out[0]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[0]_i_3_n_0 ),
        .I2(instr_jalr_reg),
        .I3(instr_rdcycle),
        .I4(\reg_out_reg[0] ),
        .I5(\reg_out_reg[0]_0 ),
        .O(\reg_out[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[0]_i_3 
       (.I0(rd_reg__1[32]),
        .I1(shift_out),
        .I2(\rd_reg[0]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [0]),
        .O(\reg_out[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[10]_i_1 
       (.I0(\reg_out[10]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[12] [1]),
        .I3(\reg_out_reg[10] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[10]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[10]_0 ),
        .I4(\reg_out[10]_i_5_n_0 ),
        .I5(\reg_out_reg[11] [2]),
        .O(\reg_out[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[10]_i_5 
       (.I0(rd_reg__1[42]),
        .I1(shift_out),
        .I2(\rd_reg[10]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [10]),
        .O(\reg_out[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[11]_i_1 
       (.I0(\reg_out[11]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[12] [2]),
        .I3(\reg_out_reg[11]_0 ),
        .O(D[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_10 
       (.I0(rd_reg__0_n_82),
        .I1(rd_reg_n_99),
        .O(\reg_out[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[11]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[11]_i_4_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[11] [3]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[11]_1 ),
        .O(\reg_out[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[11]_i_4 
       (.I0(rd_reg__1[43]),
        .I1(shift_out),
        .I2(\rd_reg[11]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [11]),
        .O(\reg_out[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_7 
       (.I0(rd_reg__0_n_79),
        .I1(rd_reg_n_96),
        .O(\reg_out[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_8 
       (.I0(rd_reg__0_n_80),
        .I1(rd_reg_n_97),
        .O(\reg_out[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[11]_i_9 
       (.I0(rd_reg__0_n_81),
        .I1(rd_reg_n_98),
        .O(\reg_out[11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[12]_i_1 
       (.I0(\reg_out[12]_i_2_n_0 ),
        .I1(\reg_out_reg[12]_0 ),
        .I2(Q[2]),
        .I3(\reg_out_reg[12] [3]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[12]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[12]_1 ),
        .I4(\reg_out[12]_i_6_n_0 ),
        .I5(\reg_out_reg[15] [0]),
        .O(\reg_out[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[12]_i_6 
       (.I0(rd_reg__1[44]),
        .I1(shift_out),
        .I2(\rd_reg[12]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [12]),
        .O(\reg_out[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[13]_i_1 
       (.I0(\reg_out[13]_i_2_n_0 ),
        .I1(\reg_out_reg[13] ),
        .I2(Q[2]),
        .I3(\reg_out_reg[16] [0]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[13]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[13]_i_4_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[15] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[13]_0 ),
        .O(\reg_out[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[13]_i_4 
       (.I0(rd_reg__1[45]),
        .I1(shift_out),
        .I2(\rd_reg[13]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [13]),
        .O(\reg_out[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[14]_i_1 
       (.I0(\reg_out[14]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[16] [1]),
        .I3(\reg_out_reg[14] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[14]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[14]_0 ),
        .I4(\reg_out[14]_i_5_n_0 ),
        .I5(\reg_out_reg[15] [2]),
        .O(\reg_out[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[14]_i_5 
       (.I0(rd_reg__1[46]),
        .I1(shift_out),
        .I2(\rd_reg[14]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [14]),
        .O(\reg_out[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[15]_i_1 
       (.I0(\reg_out[15]_i_2_n_0 ),
        .I1(\reg_out_reg[15]_0 ),
        .I2(Q[2]),
        .I3(\reg_out_reg[16] [2]),
        .O(D[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_10 
       (.I0(rd_reg__0_n_78),
        .I1(rd_reg_n_95),
        .O(\reg_out[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[15]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[15]_1 ),
        .I4(\reg_out[15]_i_5_n_0 ),
        .I5(\reg_out_reg[15] [3]),
        .O(\reg_out[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[15]_i_5 
       (.I0(rd_reg__1[47]),
        .I1(shift_out),
        .I2(\rd_reg[15]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [15]),
        .O(\reg_out[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_7 
       (.I0(rd_reg__0_n_75),
        .I1(rd_reg_n_92),
        .O(\reg_out[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_8 
       (.I0(rd_reg__0_n_76),
        .I1(rd_reg_n_93),
        .O(\reg_out[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[15]_i_9 
       (.I0(rd_reg__0_n_77),
        .I1(rd_reg_n_94),
        .O(\reg_out[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[16]_i_1 
       (.I0(\reg_out[16]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[16] [3]),
        .I3(\reg_out_reg[16]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[16]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[16]_i_5_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[19] [0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[16]_1 ),
        .O(\reg_out[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[16]_i_5 
       (.I0(rd_reg__1[48]),
        .I1(shift_out),
        .I2(rd_reg__1[16]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [16]),
        .O(\reg_out[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[17]_i_1 
       (.I0(\reg_out[17]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[20] [0]),
        .I3(\reg_out_reg[17] ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[17]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[17]_i_4_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[19] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[17]_0 ),
        .O(\reg_out[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[17]_i_4 
       (.I0(rd_reg__1[49]),
        .I1(shift_out),
        .I2(rd_reg__1[17]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [17]),
        .O(\reg_out[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[18]_i_1 
       (.I0(\reg_out[18]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[20] [1]),
        .I3(\reg_out_reg[18] ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[18]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[18]_0 ),
        .I4(\reg_out[18]_i_5_n_0 ),
        .I5(\reg_out_reg[19] [2]),
        .O(\reg_out[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[18]_i_5 
       (.I0(rd_reg__1[50]),
        .I1(shift_out),
        .I2(rd_reg__1[18]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [18]),
        .O(\reg_out[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[19]_i_1 
       (.I0(\reg_out[19]_i_2_n_0 ),
        .I1(\reg_out_reg[19]_0 ),
        .I2(Q[2]),
        .I3(\reg_out_reg[20] [2]),
        .O(D[19]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_10 
       (.I0(rd_reg__0_n_73),
        .I1(rd_reg_n_90),
        .O(\reg_out[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_11 
       (.I0(rd_reg__0_n_74),
        .I1(rd_reg_n_91),
        .O(\reg_out[19]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_12 
       (.I0(rd_reg__0_n_103),
        .I1(\rd_reg_n_0_[2] ),
        .O(\reg_out[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_13 
       (.I0(rd_reg__0_n_104),
        .I1(\rd_reg_n_0_[1] ),
        .O(\reg_out[19]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_14 
       (.I0(rd_reg__0_n_105),
        .I1(\rd_reg_n_0_[0] ),
        .O(\reg_out[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[19]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[19]_1 ),
        .I4(\reg_out[19]_i_5_n_0 ),
        .I5(\reg_out_reg[19] [3]),
        .O(\reg_out[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[19]_i_5 
       (.I0(rd_reg__1[51]),
        .I1(shift_out),
        .I2(rd_reg__1[19]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [19]),
        .O(\reg_out[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_8 
       (.I0(rd_reg__0_n_71),
        .I1(rd_reg_n_88),
        .O(\reg_out[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[19]_i_9 
       (.I0(rd_reg__0_n_72),
        .I1(rd_reg_n_89),
        .O(\reg_out[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAFFEAFFEAEAEA)) 
    \reg_out[1]_i_1 
       (.I0(\reg_out[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\reg_out_reg[7] [1]),
        .I3(Q[2]),
        .I4(rd0__0_i_23_0[1]),
        .I5(rd0__0_0[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[1]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[1]_i_3_n_0 ),
        .I2(instr_jalr_reg),
        .I3(S[0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[1] ),
        .O(\reg_out[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[1]_i_3 
       (.I0(rd_reg__1[33]),
        .I1(shift_out),
        .I2(\rd_reg[1]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [1]),
        .O(\reg_out[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[20]_i_1 
       (.I0(\reg_out[20]_i_2_n_0 ),
        .I1(\reg_out_reg[20]_0 ),
        .I2(Q[2]),
        .I3(\reg_out_reg[20] [3]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[20]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[20]_i_5_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[23] [0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[20]_1 ),
        .O(\reg_out[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[20]_i_5 
       (.I0(rd_reg__1[52]),
        .I1(shift_out),
        .I2(rd_reg__1[20]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [20]),
        .O(\reg_out[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[21]_i_1 
       (.I0(\reg_out[21]_i_2_n_0 ),
        .I1(\reg_out_reg[21] ),
        .I2(Q[2]),
        .I3(\reg_out_reg[24] [0]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[21]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[21]_i_4_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[23] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[21]_0 ),
        .O(\reg_out[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[21]_i_4 
       (.I0(rd_reg__1[53]),
        .I1(shift_out),
        .I2(rd_reg__1[21]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [21]),
        .O(\reg_out[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[22]_i_1 
       (.I0(\reg_out[22]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[24] [1]),
        .I3(\reg_out_reg[22] ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[22]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[22]_0 ),
        .I4(\reg_out[22]_i_5_n_0 ),
        .I5(\reg_out_reg[23] [2]),
        .O(\reg_out[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[22]_i_5 
       (.I0(rd_reg__1[54]),
        .I1(shift_out),
        .I2(rd_reg__1[22]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [22]),
        .O(\reg_out[22]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[23]_i_1 
       (.I0(\reg_out[23]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[24] [2]),
        .I3(\reg_out_reg[23]_0 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_10 
       (.I0(rd_reg__0_n_69),
        .I1(rd_reg_n_86),
        .O(\reg_out[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_11 
       (.I0(rd_reg__0_n_70),
        .I1(rd_reg_n_87),
        .O(\reg_out[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_12 
       (.I0(rd_reg__0_n_99),
        .I1(\rd_reg_n_0_[6] ),
        .O(\reg_out[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_13 
       (.I0(rd_reg__0_n_100),
        .I1(\rd_reg_n_0_[5] ),
        .O(\reg_out[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_14 
       (.I0(rd_reg__0_n_101),
        .I1(\rd_reg_n_0_[4] ),
        .O(\reg_out[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_15 
       (.I0(rd_reg__0_n_102),
        .I1(\rd_reg_n_0_[3] ),
        .O(\reg_out[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[23]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[23]_i_4_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[23] [3]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[23]_1 ),
        .O(\reg_out[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[23]_i_4 
       (.I0(rd_reg__1[55]),
        .I1(shift_out),
        .I2(rd_reg__1[23]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [23]),
        .O(\reg_out[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_8 
       (.I0(rd_reg__0_n_67),
        .I1(rd_reg_n_84),
        .O(\reg_out[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[23]_i_9 
       (.I0(rd_reg__0_n_68),
        .I1(rd_reg_n_85),
        .O(\reg_out[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[24]_i_1 
       (.I0(\reg_out[24]_i_2_n_0 ),
        .I1(\reg_out_reg[24]_0 ),
        .I2(Q[2]),
        .I3(\reg_out_reg[24] [3]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[24]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[24]_1 ),
        .I4(\reg_out[24]_i_6_n_0 ),
        .I5(\reg_out_reg[27] [0]),
        .O(\reg_out[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[24]_i_6 
       (.I0(rd_reg__1[56]),
        .I1(shift_out),
        .I2(rd_reg__1[24]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [24]),
        .O(\reg_out[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[25]_i_1 
       (.I0(\reg_out[25]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[28] [0]),
        .I3(\reg_out_reg[25] ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[25]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[25]_i_4_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[27] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[25]_0 ),
        .O(\reg_out[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[25]_i_4 
       (.I0(rd_reg__1[57]),
        .I1(shift_out),
        .I2(rd_reg__1[25]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [25]),
        .O(\reg_out[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[26]_i_1 
       (.I0(\reg_out[26]_i_2_n_0 ),
        .I1(\reg_out_reg[26] ),
        .I2(Q[2]),
        .I3(\reg_out_reg[28] [1]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[26]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[26]_0 ),
        .I4(\reg_out[26]_i_5_n_0 ),
        .I5(\reg_out_reg[27] [2]),
        .O(\reg_out[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[26]_i_5 
       (.I0(rd_reg__1[58]),
        .I1(shift_out),
        .I2(rd_reg__1[26]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [26]),
        .O(\reg_out[26]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[27]_i_1 
       (.I0(\reg_out[27]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[28] [2]),
        .I3(\reg_out_reg[27]_0 ),
        .O(D[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_10 
       (.I0(rd_reg__0_n_65),
        .I1(rd_reg_n_82),
        .O(\reg_out[27]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_11 
       (.I0(rd_reg__0_n_66),
        .I1(rd_reg_n_83),
        .O(\reg_out[27]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_12 
       (.I0(rd_reg__0_n_95),
        .I1(\rd_reg_n_0_[10] ),
        .O(\reg_out[27]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_13 
       (.I0(rd_reg__0_n_96),
        .I1(\rd_reg_n_0_[9] ),
        .O(\reg_out[27]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_14 
       (.I0(rd_reg__0_n_97),
        .I1(\rd_reg_n_0_[8] ),
        .O(\reg_out[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_15 
       (.I0(rd_reg__0_n_98),
        .I1(\rd_reg_n_0_[7] ),
        .O(\reg_out[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[27]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[27]_1 ),
        .I4(\reg_out[27]_i_5_n_0 ),
        .I5(\reg_out_reg[27] [3]),
        .O(\reg_out[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[27]_i_5 
       (.I0(rd_reg__1[59]),
        .I1(shift_out),
        .I2(rd_reg__1[27]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [27]),
        .O(\reg_out[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_8 
       (.I0(rd_reg__0_n_63),
        .I1(rd_reg_n_80),
        .O(\reg_out[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[27]_i_9 
       (.I0(rd_reg__0_n_64),
        .I1(rd_reg_n_81),
        .O(\reg_out[27]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[28]_i_1 
       (.I0(\reg_out[28]_i_2_n_0 ),
        .I1(\reg_out_reg[28]_0 ),
        .I2(Q[2]),
        .I3(\reg_out_reg[28] [3]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[28]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[28]_1 ),
        .I4(\reg_out[28]_i_6_n_0 ),
        .I5(\reg_out_reg[31] [0]),
        .O(\reg_out[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[28]_i_6 
       (.I0(rd_reg__1[60]),
        .I1(shift_out),
        .I2(rd_reg__1[28]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [28]),
        .O(\reg_out[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \reg_out[29]_i_1 
       (.I0(\reg_out[29]_i_2_n_0 ),
        .I1(\reg_out_reg[29] ),
        .I2(Q[2]),
        .I3(\reg_out_reg[31]_0 [0]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[29]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[29]_i_4_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[31] [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[29]_0 ),
        .O(\reg_out[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[29]_i_4 
       (.I0(rd_reg__1[61]),
        .I1(shift_out),
        .I2(rd_reg__1[29]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [29]),
        .O(\reg_out[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[2]_i_1 
       (.I0(\reg_out[2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\reg_out_reg[7] [2]),
        .I3(Q[2]),
        .I4(O[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAA8A2A08A880200)) 
    \reg_out[2]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[2] ),
        .I4(\reg_out[2]_i_4_n_0 ),
        .I5(S[1]),
        .O(\reg_out[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[2]_i_4 
       (.I0(rd_reg__1[34]),
        .I1(shift_out),
        .I2(\rd_reg[2]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [2]),
        .O(\reg_out[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[30]_i_1 
       (.I0(\reg_out[30]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[31]_0 [1]),
        .I3(\reg_out_reg[30] ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[30]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[30]_i_4_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[31] [2]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[30]_0 ),
        .O(\reg_out[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[30]_i_4 
       (.I0(rd_reg__1[62]),
        .I1(shift_out),
        .I2(rd_reg__1[30]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [30]),
        .O(\reg_out[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[31]_i_1 
       (.I0(\reg_out[31]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[31]_0 [2]),
        .I3(\reg_out_reg[31]_1 ),
        .O(D[31]));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_12 
       (.I0(rd_reg__0_n_59),
        .I1(rd_reg_n_76),
        .O(\reg_out[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_13 
       (.I0(rd_reg__0_n_60),
        .I1(rd_reg_n_77),
        .O(\reg_out[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_14 
       (.I0(rd_reg__0_n_61),
        .I1(rd_reg_n_78),
        .O(\reg_out[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_15 
       (.I0(rd_reg__0_n_62),
        .I1(rd_reg_n_79),
        .O(\reg_out[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_16 
       (.I0(rd_reg__0_n_91),
        .I1(\rd_reg_n_0_[14] ),
        .O(\reg_out[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_17 
       (.I0(rd_reg__0_n_92),
        .I1(\rd_reg_n_0_[13] ),
        .O(\reg_out[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_18 
       (.I0(rd_reg__0_n_93),
        .I1(\rd_reg_n_0_[12] ),
        .O(\reg_out[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[31]_i_19 
       (.I0(rd_reg__0_n_94),
        .I1(\rd_reg_n_0_[11] ),
        .O(\reg_out[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[31]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[31]_i_5_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[31] [3]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[31]_2 ),
        .O(\reg_out[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[31]_i_5 
       (.I0(rd_reg__1[63]),
        .I1(shift_out),
        .I2(rd_reg__1[31]),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [31]),
        .O(\reg_out[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[3]_i_1 
       (.I0(\reg_out[3]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\reg_out_reg[7] [3]),
        .I3(Q[2]),
        .I4(O[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[3]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[3]_i_3_n_0 ),
        .I2(instr_jalr_reg),
        .I3(S[2]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[3] ),
        .O(\reg_out[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[3]_i_3 
       (.I0(rd_reg__1[35]),
        .I1(shift_out),
        .I2(\rd_reg[3]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [3]),
        .O(\reg_out[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_6 
       (.I0(rd_reg__0_n_87),
        .I1(rd_reg_n_104),
        .O(\reg_out[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_7 
       (.I0(rd_reg__0_n_88),
        .I1(rd_reg_n_105),
        .O(\reg_out[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_8 
       (.I0(rd_reg__0_n_89),
        .I1(\rd_reg_n_0_[16] ),
        .O(\reg_out[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[3]_i_9 
       (.I0(rd_reg__0_n_90),
        .I1(\rd_reg_n_0_[15] ),
        .O(\reg_out[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[4]_i_1 
       (.I0(\reg_out[4]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\reg_out_reg[7] [4]),
        .I3(Q[2]),
        .I4(O[2]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[4]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[4]_i_4_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[7]_0 [0]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[4] ),
        .O(\reg_out[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[4]_i_4 
       (.I0(rd_reg__1[36]),
        .I1(shift_out),
        .I2(\rd_reg[4]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [4]),
        .O(\reg_out[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[5]_i_1 
       (.I0(\reg_out[5]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\reg_out_reg[7] [5]),
        .I3(Q[2]),
        .I4(\reg_out_reg[8] [0]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[5]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[5]_i_3_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[7]_0 [1]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[5] ),
        .O(\reg_out[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[5]_i_3 
       (.I0(rd_reg__1[37]),
        .I1(shift_out),
        .I2(\rd_reg[5]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [5]),
        .O(\reg_out[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[6]_i_1 
       (.I0(\reg_out[6]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[8] [1]),
        .I3(Q[0]),
        .I4(\reg_out_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAA808A8AAA808080)) 
    \reg_out[6]_i_2 
       (.I0(Q[3]),
        .I1(\reg_out[6]_i_3_n_0 ),
        .I2(instr_jalr_reg),
        .I3(\reg_out_reg[7]_0 [2]),
        .I4(instr_rdcycle),
        .I5(\reg_out_reg[6] ),
        .O(\reg_out[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[6]_i_3 
       (.I0(rd_reg__1[38]),
        .I1(shift_out),
        .I2(\rd_reg[6]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [6]),
        .O(\reg_out[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \reg_out[7]_i_1 
       (.I0(\reg_out[7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[8] [2]),
        .I3(Q[0]),
        .I4(\reg_out_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAAA8A2A08A880200)) 
    \reg_out[7]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[7]_1 ),
        .I4(\reg_out[7]_i_4_n_0 ),
        .I5(\reg_out_reg[7]_0 [3]),
        .O(\reg_out[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[7]_i_4 
       (.I0(rd_reg__1[39]),
        .I1(shift_out),
        .I2(\rd_reg[7]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [7]),
        .O(\reg_out[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_6 
       (.I0(rd_reg__0_n_83),
        .I1(rd_reg_n_100),
        .O(\reg_out[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_7 
       (.I0(rd_reg__0_n_84),
        .I1(rd_reg_n_101),
        .O(\reg_out[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_8 
       (.I0(rd_reg__0_n_85),
        .I1(rd_reg_n_102),
        .O(\reg_out[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_out[7]_i_9 
       (.I0(rd_reg__0_n_86),
        .I1(rd_reg_n_103),
        .O(\reg_out[7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[8]_i_1 
       (.I0(\reg_out[8]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[8] [3]),
        .I3(\reg_out_reg[8]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[8]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[8]_1 ),
        .I4(\reg_out[8]_i_6_n_0 ),
        .I5(\reg_out_reg[11] [0]),
        .O(\reg_out[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[8]_i_6 
       (.I0(rd_reg__1[40]),
        .I1(shift_out),
        .I2(\rd_reg[8]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [8]),
        .O(\reg_out[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \reg_out[9]_i_1 
       (.I0(\reg_out[9]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\reg_out_reg[12] [0]),
        .I3(\reg_out_reg[9] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hA8AAA0A2888A0002)) 
    \reg_out[9]_i_2 
       (.I0(Q[3]),
        .I1(instr_jalr_reg),
        .I2(instr_rdcycle),
        .I3(\reg_out_reg[9]_0 ),
        .I4(\reg_out[9]_i_5_n_0 ),
        .I5(\reg_out_reg[11] [1]),
        .O(\reg_out[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \reg_out[9]_i_5 
       (.I0(rd_reg__1[41]),
        .I1(shift_out),
        .I2(\rd_reg[9]__0_n_0 ),
        .I3(\active_reg[1]_0 ),
        .I4(\reg_out[31]_i_2_0 [9]),
        .O(\reg_out[9]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[11]_i_6 
       (.CI(\reg_out_reg[7]_i_5_n_0 ),
        .CO({\reg_out_reg[11]_i_6_n_0 ,\NLW_reg_out_reg[11]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_79,rd_reg__0_n_80,rd_reg__0_n_81,rd_reg__0_n_82}),
        .O(rd_reg__1[43:40]),
        .S({\reg_out[11]_i_7_n_0 ,\reg_out[11]_i_8_n_0 ,\reg_out[11]_i_9_n_0 ,\reg_out[11]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[15]_i_6 
       (.CI(\reg_out_reg[11]_i_6_n_0 ),
        .CO({\reg_out_reg[15]_i_6_n_0 ,\NLW_reg_out_reg[15]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_75,rd_reg__0_n_76,rd_reg__0_n_77,rd_reg__0_n_78}),
        .O(rd_reg__1[47:44]),
        .S({\reg_out[15]_i_7_n_0 ,\reg_out[15]_i_8_n_0 ,\reg_out[15]_i_9_n_0 ,\reg_out[15]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[19]_i_6 
       (.CI(\reg_out_reg[15]_i_6_n_0 ),
        .CO({\reg_out_reg[19]_i_6_n_0 ,\NLW_reg_out_reg[19]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_71,rd_reg__0_n_72,rd_reg__0_n_73,rd_reg__0_n_74}),
        .O(rd_reg__1[51:48]),
        .S({\reg_out[19]_i_8_n_0 ,\reg_out[19]_i_9_n_0 ,\reg_out[19]_i_10_n_0 ,\reg_out[19]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \reg_out_reg[19]_i_7 
       (.CI(\<const0> ),
        .CO({\reg_out_reg[19]_i_7_n_0 ,\NLW_reg_out_reg[19]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_103,rd_reg__0_n_104,rd_reg__0_n_105,\<const0> }),
        .O(rd_reg__1[19:16]),
        .S({\reg_out[19]_i_12_n_0 ,\reg_out[19]_i_13_n_0 ,\reg_out[19]_i_14_n_0 ,\rd_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[23]_i_6 
       (.CI(\reg_out_reg[19]_i_6_n_0 ),
        .CO({\reg_out_reg[23]_i_6_n_0 ,\NLW_reg_out_reg[23]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_67,rd_reg__0_n_68,rd_reg__0_n_69,rd_reg__0_n_70}),
        .O(rd_reg__1[55:52]),
        .S({\reg_out[23]_i_8_n_0 ,\reg_out[23]_i_9_n_0 ,\reg_out[23]_i_10_n_0 ,\reg_out[23]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[23]_i_7 
       (.CI(\reg_out_reg[19]_i_7_n_0 ),
        .CO({\reg_out_reg[23]_i_7_n_0 ,\NLW_reg_out_reg[23]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_99,rd_reg__0_n_100,rd_reg__0_n_101,rd_reg__0_n_102}),
        .O(rd_reg__1[23:20]),
        .S({\reg_out[23]_i_12_n_0 ,\reg_out[23]_i_13_n_0 ,\reg_out[23]_i_14_n_0 ,\reg_out[23]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[27]_i_6 
       (.CI(\reg_out_reg[23]_i_6_n_0 ),
        .CO({\reg_out_reg[27]_i_6_n_0 ,\NLW_reg_out_reg[27]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_63,rd_reg__0_n_64,rd_reg__0_n_65,rd_reg__0_n_66}),
        .O(rd_reg__1[59:56]),
        .S({\reg_out[27]_i_8_n_0 ,\reg_out[27]_i_9_n_0 ,\reg_out[27]_i_10_n_0 ,\reg_out[27]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[27]_i_7 
       (.CI(\reg_out_reg[23]_i_7_n_0 ),
        .CO({\reg_out_reg[27]_i_7_n_0 ,\NLW_reg_out_reg[27]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_95,rd_reg__0_n_96,rd_reg__0_n_97,rd_reg__0_n_98}),
        .O(rd_reg__1[27:24]),
        .S({\reg_out[27]_i_12_n_0 ,\reg_out[27]_i_13_n_0 ,\reg_out[27]_i_14_n_0 ,\reg_out[27]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[31]_i_10 
       (.CI(\reg_out_reg[27]_i_6_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,rd_reg__0_n_60,rd_reg__0_n_61,rd_reg__0_n_62}),
        .O(rd_reg__1[63:60]),
        .S({\reg_out[31]_i_12_n_0 ,\reg_out[31]_i_13_n_0 ,\reg_out[31]_i_14_n_0 ,\reg_out[31]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[31]_i_11 
       (.CI(\reg_out_reg[27]_i_7_n_0 ),
        .CO({\reg_out_reg[31]_i_11_n_0 ,\NLW_reg_out_reg[31]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_91,rd_reg__0_n_92,rd_reg__0_n_93,rd_reg__0_n_94}),
        .O(rd_reg__1[31:28]),
        .S({\reg_out[31]_i_16_n_0 ,\reg_out[31]_i_17_n_0 ,\reg_out[31]_i_18_n_0 ,\reg_out[31]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[3]_i_5 
       (.CI(\reg_out_reg[31]_i_11_n_0 ),
        .CO({\reg_out_reg[3]_i_5_n_0 ,\NLW_reg_out_reg[3]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_87,rd_reg__0_n_88,rd_reg__0_n_89,rd_reg__0_n_90}),
        .O(rd_reg__1[35:32]),
        .S({\reg_out[3]_i_6_n_0 ,\reg_out[3]_i_7_n_0 ,\reg_out[3]_i_8_n_0 ,\reg_out[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \reg_out_reg[7]_i_5 
       (.CI(\reg_out_reg[3]_i_5_n_0 ),
        .CO({\reg_out_reg[7]_i_5_n_0 ,\NLW_reg_out_reg[7]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({rd_reg__0_n_83,rd_reg__0_n_84,rd_reg__0_n_85,rd_reg__0_n_86}),
        .O(rd_reg__1[39:36]),
        .S({\reg_out[7]_i_6_n_0 ,\reg_out[7]_i_7_n_0 ,\reg_out[7]_i_8_n_0 ,\reg_out[7]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'h2220)) 
    shift_out_i_1
       (.I0(instr_mulh1),
        .I1(rd_reg__0_0[9]),
        .I2(rd_reg__0_0[7]),
        .I3(rd_reg__0_0[8]),
        .O(instr_any_mulh));
  FDRE shift_out_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .D(instr_any_mulh),
        .Q(shift_out),
        .R(\<const0> ));
endmodule

module sorter
   (\SEL_reg[3] ,
    clk_IBUF_BUFG,
    Q,
    p_1_out__1_0,
    \idx_cnt_reg[0]_0 ,
    slaves_req,
    sys_rst_int,
    KNN_RESET,
    \idx_out_reg[0]_0 );
  output [7:0]\SEL_reg[3] ;
  input clk_IBUF_BUFG;
  input [31:0]Q;
  input [31:0]p_1_out__1_0;
  input \idx_cnt_reg[0]_0 ;
  input [0:0]slaves_req;
  input sys_rst_int;
  input KNN_RESET;
  input [3:0]\idx_out_reg[0]_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire DATA_IN_INT1_carry__0_i_1_n_0;
  wire DATA_IN_INT1_carry__0_i_2_n_0;
  wire DATA_IN_INT1_carry__0_i_3_n_0;
  wire DATA_IN_INT1_carry__0_i_4_n_0;
  wire DATA_IN_INT1_carry__0_i_5_n_0;
  wire DATA_IN_INT1_carry__0_i_6_n_0;
  wire DATA_IN_INT1_carry__0_i_7_n_0;
  wire DATA_IN_INT1_carry__0_i_8_n_0;
  wire DATA_IN_INT1_carry__0_n_0;
  wire DATA_IN_INT1_carry__1_i_1_n_0;
  wire DATA_IN_INT1_carry__1_i_2_n_0;
  wire DATA_IN_INT1_carry__1_i_3_n_0;
  wire DATA_IN_INT1_carry__1_i_4_n_0;
  wire DATA_IN_INT1_carry__1_i_5_n_0;
  wire DATA_IN_INT1_carry__1_i_6_n_0;
  wire DATA_IN_INT1_carry__1_i_7_n_0;
  wire DATA_IN_INT1_carry__1_i_8_n_0;
  wire DATA_IN_INT1_carry__1_n_0;
  wire DATA_IN_INT1_carry__2_i_1_n_0;
  wire DATA_IN_INT1_carry__2_i_2_n_0;
  wire DATA_IN_INT1_carry__2_i_3_n_0;
  wire DATA_IN_INT1_carry__2_i_4_n_0;
  wire DATA_IN_INT1_carry__2_i_5_n_0;
  wire DATA_IN_INT1_carry__2_i_6_n_0;
  wire DATA_IN_INT1_carry__2_i_7_n_0;
  wire DATA_IN_INT1_carry__2_i_8_n_0;
  wire DATA_IN_INT1_carry__2_n_0;
  wire DATA_IN_INT1_carry__3_i_1_n_0;
  wire DATA_IN_INT1_carry__3_i_2_n_0;
  wire DATA_IN_INT1_carry_i_1_n_0;
  wire DATA_IN_INT1_carry_i_2_n_0;
  wire DATA_IN_INT1_carry_i_3_n_0;
  wire DATA_IN_INT1_carry_i_4_n_0;
  wire DATA_IN_INT1_carry_i_5_n_0;
  wire DATA_IN_INT1_carry_i_6_n_0;
  wire DATA_IN_INT1_carry_i_7_n_0;
  wire DATA_IN_INT1_carry_i_8_n_0;
  wire DATA_IN_INT1_carry_n_0;
  wire \DATA_IN_INT1_inferred__0/i__carry__0_n_0 ;
  wire \DATA_IN_INT1_inferred__0/i__carry__1_n_0 ;
  wire \DATA_IN_INT1_inferred__0/i__carry__2_n_0 ;
  wire \DATA_IN_INT1_inferred__0/i__carry_n_0 ;
  wire \DATA_IN_INT1_inferred__1/i__carry__0_n_0 ;
  wire \DATA_IN_INT1_inferred__1/i__carry__1_n_0 ;
  wire \DATA_IN_INT1_inferred__1/i__carry__2_n_0 ;
  wire \DATA_IN_INT1_inferred__1/i__carry_n_0 ;
  wire \DATA_IN_INT1_inferred__2/i__carry__0_n_0 ;
  wire \DATA_IN_INT1_inferred__2/i__carry__1_n_0 ;
  wire \DATA_IN_INT1_inferred__2/i__carry__2_n_0 ;
  wire \DATA_IN_INT1_inferred__2/i__carry_n_0 ;
  wire \DATA_IN_INT1_inferred__3/i__carry__0_n_0 ;
  wire \DATA_IN_INT1_inferred__3/i__carry__1_n_0 ;
  wire \DATA_IN_INT1_inferred__3/i__carry__2_n_0 ;
  wire \DATA_IN_INT1_inferred__3/i__carry_n_0 ;
  wire \DATA_IN_INT1_inferred__4/i__carry__0_n_0 ;
  wire \DATA_IN_INT1_inferred__4/i__carry__1_n_0 ;
  wire \DATA_IN_INT1_inferred__4/i__carry__2_n_0 ;
  wire \DATA_IN_INT1_inferred__4/i__carry_n_0 ;
  wire \DATA_IN_INT1_inferred__5/i__carry__0_n_0 ;
  wire \DATA_IN_INT1_inferred__5/i__carry__1_n_0 ;
  wire \DATA_IN_INT1_inferred__5/i__carry__2_n_0 ;
  wire \DATA_IN_INT1_inferred__5/i__carry_n_0 ;
  wire \DATA_IN_INT1_inferred__6/i__carry__0_n_0 ;
  wire \DATA_IN_INT1_inferred__6/i__carry__1_n_0 ;
  wire \DATA_IN_INT1_inferred__6/i__carry__2_n_0 ;
  wire \DATA_IN_INT1_inferred__6/i__carry_n_0 ;
  wire \DATA_IN_INT1_inferred__7/i__carry__0_n_0 ;
  wire \DATA_IN_INT1_inferred__7/i__carry__1_n_0 ;
  wire \DATA_IN_INT1_inferred__7/i__carry__2_n_0 ;
  wire \DATA_IN_INT1_inferred__7/i__carry_n_0 ;
  wire [32:0]\DATA_IN_INT[1]_20 ;
  wire [32:0]\DATA_IN_INT[2]_21 ;
  wire [32:0]\DATA_IN_INT[3]_22 ;
  wire [32:0]\DATA_IN_INT[4]_23 ;
  wire [32:0]\DATA_IN_INT[5]_24 ;
  wire [32:0]\DATA_IN_INT[6]_25 ;
  wire [32:0]\DATA_IN_INT[7]_26 ;
  wire [32:0]\DATA_IN_INT[8]_27 ;
  wire [32:0]\DATA_IN_INT[9]_28 ;
  wire \DATA_OUT_INT[0][11]_i_2_n_0 ;
  wire \DATA_OUT_INT[0][11]_i_3_n_0 ;
  wire \DATA_OUT_INT[0][11]_i_4_n_0 ;
  wire \DATA_OUT_INT[0][11]_i_5_n_0 ;
  wire \DATA_OUT_INT[0][15]_i_2_n_0 ;
  wire \DATA_OUT_INT[0][15]_i_3_n_0 ;
  wire \DATA_OUT_INT[0][15]_i_4_n_0 ;
  wire \DATA_OUT_INT[0][15]_i_5_n_0 ;
  wire \DATA_OUT_INT[0][19]_i_2_n_0 ;
  wire \DATA_OUT_INT[0][19]_i_3_n_0 ;
  wire \DATA_OUT_INT[0][19]_i_4_n_0 ;
  wire \DATA_OUT_INT[0][19]_i_5_n_0 ;
  wire \DATA_OUT_INT[0][23]_i_2_n_0 ;
  wire \DATA_OUT_INT[0][23]_i_3_n_0 ;
  wire \DATA_OUT_INT[0][23]_i_4_n_0 ;
  wire \DATA_OUT_INT[0][23]_i_5_n_0 ;
  wire \DATA_OUT_INT[0][27]_i_2_n_0 ;
  wire \DATA_OUT_INT[0][27]_i_3_n_0 ;
  wire \DATA_OUT_INT[0][27]_i_4_n_0 ;
  wire \DATA_OUT_INT[0][27]_i_5_n_0 ;
  wire \DATA_OUT_INT[0][31]_i_2_n_0 ;
  wire \DATA_OUT_INT[0][31]_i_3_n_0 ;
  wire \DATA_OUT_INT[0][31]_i_4_n_0 ;
  wire \DATA_OUT_INT[0][31]_i_5_n_0 ;
  wire \DATA_OUT_INT[0][3]_i_2_n_0 ;
  wire \DATA_OUT_INT[0][3]_i_3_n_0 ;
  wire \DATA_OUT_INT[0][3]_i_4_n_0 ;
  wire \DATA_OUT_INT[0][3]_i_5_n_0 ;
  wire \DATA_OUT_INT[0][7]_i_2_n_0 ;
  wire \DATA_OUT_INT[0][7]_i_3_n_0 ;
  wire \DATA_OUT_INT[0][7]_i_4_n_0 ;
  wire \DATA_OUT_INT[0][7]_i_5_n_0 ;
  wire \DATA_OUT_INT_reg[0][11]_i_1_n_0 ;
  wire \DATA_OUT_INT_reg[0][15]_i_1_n_0 ;
  wire \DATA_OUT_INT_reg[0][19]_i_1_n_0 ;
  wire \DATA_OUT_INT_reg[0][23]_i_1_n_0 ;
  wire \DATA_OUT_INT_reg[0][27]_i_1_n_0 ;
  wire \DATA_OUT_INT_reg[0][31]_i_1_n_0 ;
  wire \DATA_OUT_INT_reg[0][3]_i_1_n_0 ;
  wire \DATA_OUT_INT_reg[0][7]_i_1_n_0 ;
  wire [32:0]\DATA_OUT_INT_reg[0]_0 ;
  wire [32:0]\DATA_OUT_INT_reg[1]_1 ;
  wire [32:0]\DATA_OUT_INT_reg[2]_2 ;
  wire [32:0]\DATA_OUT_INT_reg[3]_3 ;
  wire [32:0]\DATA_OUT_INT_reg[4]_4 ;
  wire [32:0]\DATA_OUT_INT_reg[5]_5 ;
  wire [32:0]\DATA_OUT_INT_reg[6]_6 ;
  wire [32:0]\DATA_OUT_INT_reg[7]_7 ;
  wire [32:0]\DATA_OUT_INT_reg[8]_8 ;
  wire [32:0]\DATA_OUT_INT_reg[9]_9 ;
  wire [32:0]DIST;
  wire GND_2;
  wire KNN_RESET;
  wire [31:0]Q;
  wire [7:0]\SEL_reg[3] ;
  wire VCC_2;
  wire \c[0]_38 ;
  wire \c[1]_39 ;
  wire \c[2]_40 ;
  wire \c[3]_41 ;
  wire \c[4]_42 ;
  wire \c[5]_43 ;
  wire \c[6]_44 ;
  wire \c[7]_45 ;
  wire \c[8]_46 ;
  wire \c[9]0_carry__0_i_1_n_0 ;
  wire \c[9]0_carry__0_i_2_n_0 ;
  wire \c[9]0_carry__0_i_3_n_0 ;
  wire \c[9]0_carry__0_i_4_n_0 ;
  wire \c[9]0_carry__0_i_5_n_0 ;
  wire \c[9]0_carry__0_i_6_n_0 ;
  wire \c[9]0_carry__0_i_7_n_0 ;
  wire \c[9]0_carry__0_i_8_n_0 ;
  wire \c[9]0_carry__0_n_0 ;
  wire \c[9]0_carry__1_i_1_n_0 ;
  wire \c[9]0_carry__1_i_2_n_0 ;
  wire \c[9]0_carry__1_i_3_n_0 ;
  wire \c[9]0_carry__1_i_4_n_0 ;
  wire \c[9]0_carry__1_i_5_n_0 ;
  wire \c[9]0_carry__1_i_6_n_0 ;
  wire \c[9]0_carry__1_i_7_n_0 ;
  wire \c[9]0_carry__1_i_8_n_0 ;
  wire \c[9]0_carry__1_n_0 ;
  wire \c[9]0_carry__2_i_1_n_0 ;
  wire \c[9]0_carry__2_i_2_n_0 ;
  wire \c[9]0_carry__2_i_3_n_0 ;
  wire \c[9]0_carry__2_i_4_n_0 ;
  wire \c[9]0_carry__2_i_5_n_0 ;
  wire \c[9]0_carry__2_i_6_n_0 ;
  wire \c[9]0_carry__2_i_7_n_0 ;
  wire \c[9]0_carry__2_i_8_n_0 ;
  wire \c[9]0_carry__2_n_0 ;
  wire \c[9]0_carry__3_i_1_n_0 ;
  wire \c[9]0_carry__3_i_2_n_0 ;
  wire \c[9]0_carry_i_1_n_0 ;
  wire \c[9]0_carry_i_2_n_0 ;
  wire \c[9]0_carry_i_3_n_0 ;
  wire \c[9]0_carry_i_4_n_0 ;
  wire \c[9]0_carry_i_5_n_0 ;
  wire \c[9]0_carry_i_6_n_0 ;
  wire \c[9]0_carry_i_7_n_0 ;
  wire \c[9]0_carry_i_8_n_0 ;
  wire \c[9]0_carry_n_0 ;
  wire \c[9]_47 ;
  wire clk_IBUF_BUFG;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__10_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_1__5_n_0;
  wire i__carry__0_i_1__6_n_0;
  wire i__carry__0_i_1__7_n_0;
  wire i__carry__0_i_1__8_n_0;
  wire i__carry__0_i_1__9_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__10_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_2__4_n_0;
  wire i__carry__0_i_2__5_n_0;
  wire i__carry__0_i_2__6_n_0;
  wire i__carry__0_i_2__7_n_0;
  wire i__carry__0_i_2__8_n_0;
  wire i__carry__0_i_2__9_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__10_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_3__4_n_0;
  wire i__carry__0_i_3__5_n_0;
  wire i__carry__0_i_3__6_n_0;
  wire i__carry__0_i_3__7_n_0;
  wire i__carry__0_i_3__8_n_0;
  wire i__carry__0_i_3__9_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4__10_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_4__4_n_0;
  wire i__carry__0_i_4__5_n_0;
  wire i__carry__0_i_4__6_n_0;
  wire i__carry__0_i_4__7_n_0;
  wire i__carry__0_i_4__8_n_0;
  wire i__carry__0_i_4__9_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_5__1_n_0;
  wire i__carry__0_i_5__2_n_0;
  wire i__carry__0_i_5__3_n_0;
  wire i__carry__0_i_5__4_n_0;
  wire i__carry__0_i_5__5_n_0;
  wire i__carry__0_i_5__6_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6__0_n_0;
  wire i__carry__0_i_6__1_n_0;
  wire i__carry__0_i_6__2_n_0;
  wire i__carry__0_i_6__3_n_0;
  wire i__carry__0_i_6__4_n_0;
  wire i__carry__0_i_6__5_n_0;
  wire i__carry__0_i_6__6_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7__0_n_0;
  wire i__carry__0_i_7__1_n_0;
  wire i__carry__0_i_7__2_n_0;
  wire i__carry__0_i_7__3_n_0;
  wire i__carry__0_i_7__4_n_0;
  wire i__carry__0_i_7__5_n_0;
  wire i__carry__0_i_7__6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8__0_n_0;
  wire i__carry__0_i_8__1_n_0;
  wire i__carry__0_i_8__2_n_0;
  wire i__carry__0_i_8__3_n_0;
  wire i__carry__0_i_8__4_n_0;
  wire i__carry__0_i_8__5_n_0;
  wire i__carry__0_i_8__6_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1__10_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_1__3_n_0;
  wire i__carry__1_i_1__4_n_0;
  wire i__carry__1_i_1__5_n_0;
  wire i__carry__1_i_1__6_n_0;
  wire i__carry__1_i_1__7_n_0;
  wire i__carry__1_i_1__8_n_0;
  wire i__carry__1_i_1__9_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2__10_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_2__3_n_0;
  wire i__carry__1_i_2__4_n_0;
  wire i__carry__1_i_2__5_n_0;
  wire i__carry__1_i_2__6_n_0;
  wire i__carry__1_i_2__7_n_0;
  wire i__carry__1_i_2__8_n_0;
  wire i__carry__1_i_2__9_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3__10_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_3__3_n_0;
  wire i__carry__1_i_3__4_n_0;
  wire i__carry__1_i_3__5_n_0;
  wire i__carry__1_i_3__6_n_0;
  wire i__carry__1_i_3__7_n_0;
  wire i__carry__1_i_3__8_n_0;
  wire i__carry__1_i_3__9_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4__10_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__1_i_4__3_n_0;
  wire i__carry__1_i_4__4_n_0;
  wire i__carry__1_i_4__5_n_0;
  wire i__carry__1_i_4__6_n_0;
  wire i__carry__1_i_4__7_n_0;
  wire i__carry__1_i_4__8_n_0;
  wire i__carry__1_i_4__9_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5__0_n_0;
  wire i__carry__1_i_5__1_n_0;
  wire i__carry__1_i_5__2_n_0;
  wire i__carry__1_i_5__3_n_0;
  wire i__carry__1_i_5__4_n_0;
  wire i__carry__1_i_5__5_n_0;
  wire i__carry__1_i_5__6_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6__0_n_0;
  wire i__carry__1_i_6__1_n_0;
  wire i__carry__1_i_6__2_n_0;
  wire i__carry__1_i_6__3_n_0;
  wire i__carry__1_i_6__4_n_0;
  wire i__carry__1_i_6__5_n_0;
  wire i__carry__1_i_6__6_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7__0_n_0;
  wire i__carry__1_i_7__1_n_0;
  wire i__carry__1_i_7__2_n_0;
  wire i__carry__1_i_7__3_n_0;
  wire i__carry__1_i_7__4_n_0;
  wire i__carry__1_i_7__5_n_0;
  wire i__carry__1_i_7__6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8__0_n_0;
  wire i__carry__1_i_8__1_n_0;
  wire i__carry__1_i_8__2_n_0;
  wire i__carry__1_i_8__3_n_0;
  wire i__carry__1_i_8__4_n_0;
  wire i__carry__1_i_8__5_n_0;
  wire i__carry__1_i_8__6_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__2_i_1__0_n_0;
  wire i__carry__2_i_1__10_n_0;
  wire i__carry__2_i_1__1_n_0;
  wire i__carry__2_i_1__2_n_0;
  wire i__carry__2_i_1__3_n_0;
  wire i__carry__2_i_1__4_n_0;
  wire i__carry__2_i_1__5_n_0;
  wire i__carry__2_i_1__6_n_0;
  wire i__carry__2_i_1__7_n_0;
  wire i__carry__2_i_1__8_n_0;
  wire i__carry__2_i_1__9_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2__10_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry__2_i_2__3_n_0;
  wire i__carry__2_i_2__4_n_0;
  wire i__carry__2_i_2__5_n_0;
  wire i__carry__2_i_2__6_n_0;
  wire i__carry__2_i_2__7_n_0;
  wire i__carry__2_i_2__8_n_0;
  wire i__carry__2_i_2__9_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_3__10_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry__2_i_3__2_n_0;
  wire i__carry__2_i_3__3_n_0;
  wire i__carry__2_i_3__4_n_0;
  wire i__carry__2_i_3__5_n_0;
  wire i__carry__2_i_3__6_n_0;
  wire i__carry__2_i_3__7_n_0;
  wire i__carry__2_i_3__8_n_0;
  wire i__carry__2_i_3__9_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__2_i_4__10_n_0;
  wire i__carry__2_i_4__1_n_0;
  wire i__carry__2_i_4__2_n_0;
  wire i__carry__2_i_4__3_n_0;
  wire i__carry__2_i_4__4_n_0;
  wire i__carry__2_i_4__5_n_0;
  wire i__carry__2_i_4__6_n_0;
  wire i__carry__2_i_4__7_n_0;
  wire i__carry__2_i_4__8_n_0;
  wire i__carry__2_i_4__9_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5__0_n_0;
  wire i__carry__2_i_5__1_n_0;
  wire i__carry__2_i_5__2_n_0;
  wire i__carry__2_i_5__3_n_0;
  wire i__carry__2_i_5__4_n_0;
  wire i__carry__2_i_5__5_n_0;
  wire i__carry__2_i_5__6_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6__0_n_0;
  wire i__carry__2_i_6__1_n_0;
  wire i__carry__2_i_6__2_n_0;
  wire i__carry__2_i_6__3_n_0;
  wire i__carry__2_i_6__4_n_0;
  wire i__carry__2_i_6__5_n_0;
  wire i__carry__2_i_6__6_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7__0_n_0;
  wire i__carry__2_i_7__1_n_0;
  wire i__carry__2_i_7__2_n_0;
  wire i__carry__2_i_7__3_n_0;
  wire i__carry__2_i_7__4_n_0;
  wire i__carry__2_i_7__5_n_0;
  wire i__carry__2_i_7__6_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8__0_n_0;
  wire i__carry__2_i_8__1_n_0;
  wire i__carry__2_i_8__2_n_0;
  wire i__carry__2_i_8__3_n_0;
  wire i__carry__2_i_8__4_n_0;
  wire i__carry__2_i_8__5_n_0;
  wire i__carry__2_i_8__6_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry__3_i_1__0_n_0;
  wire i__carry__3_i_1__1_n_0;
  wire i__carry__3_i_1__2_n_0;
  wire i__carry__3_i_1__3_n_0;
  wire i__carry__3_i_1__4_n_0;
  wire i__carry__3_i_1__5_n_0;
  wire i__carry__3_i_1__6_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2__0_n_0;
  wire i__carry__3_i_2__1_n_0;
  wire i__carry__3_i_2__2_n_0;
  wire i__carry__3_i_2__3_n_0;
  wire i__carry__3_i_2__4_n_0;
  wire i__carry__3_i_2__5_n_0;
  wire i__carry__3_i_2__6_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__10_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_1__7_n_0;
  wire i__carry_i_1__8_n_0;
  wire i__carry_i_1__9_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__10_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_2__7_n_0;
  wire i__carry_i_2__8_n_0;
  wire i__carry_i_2__9_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__10_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_3__6_n_0;
  wire i__carry_i_3__7_n_0;
  wire i__carry_i_3__8_n_0;
  wire i__carry_i_3__9_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_4__5_n_0;
  wire i__carry_i_4__6_n_0;
  wire i__carry_i_4__7_n_0;
  wire i__carry_i_4__8_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_5__3_n_0;
  wire i__carry_i_5__4_n_0;
  wire i__carry_i_5__5_n_0;
  wire i__carry_i_5__6_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6__2_n_0;
  wire i__carry_i_6__3_n_0;
  wire i__carry_i_6__4_n_0;
  wire i__carry_i_6__5_n_0;
  wire i__carry_i_6__6_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7__2_n_0;
  wire i__carry_i_7__3_n_0;
  wire i__carry_i_7__4_n_0;
  wire i__carry_i_7__5_n_0;
  wire i__carry_i_7__6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_8__2_n_0;
  wire i__carry_i_8__3_n_0;
  wire i__carry_i_8__4_n_0;
  wire i__carry_i_8__5_n_0;
  wire i__carry_i_8__6_n_0;
  wire i__carry_i_8_n_0;
  wire idx_cnt0;
  wire \idx_cnt[7]_i_3_n_0 ;
  wire [7:0]\idx_cnt_int[1]_29 ;
  wire [7:0]\idx_cnt_int[2]_30 ;
  wire [7:0]\idx_cnt_int[3]_31 ;
  wire [7:0]\idx_cnt_int[4]_32 ;
  wire [7:0]\idx_cnt_int[5]_33 ;
  wire [7:0]\idx_cnt_int[6]_34 ;
  wire [7:0]\idx_cnt_int[7]_35 ;
  wire [7:0]\idx_cnt_int[8]_36 ;
  wire [7:0]\idx_cnt_int[9]_37 ;
  wire [7:0]idx_cnt_reg;
  wire \idx_cnt_reg[0]_0 ;
  wire [7:0]\idx_out_int_reg[0]_10 ;
  wire [7:0]\idx_out_int_reg[1]_11 ;
  wire [7:0]\idx_out_int_reg[2]_12 ;
  wire [7:0]\idx_out_int_reg[3]_13 ;
  wire [7:0]\idx_out_int_reg[4]_14 ;
  wire [7:0]\idx_out_int_reg[5]_15 ;
  wire [7:0]\idx_out_int_reg[6]_16 ;
  wire [7:0]\idx_out_int_reg[7]_17 ;
  wire [7:0]\idx_out_int_reg[8]_18 ;
  wire [7:0]\idx_out_int_reg[9]_19 ;
  wire [3:0]\idx_out_reg[0]_0 ;
  wire \idx_out_reg[0]_i_1_n_0 ;
  wire \idx_out_reg[0]_i_2_n_0 ;
  wire \idx_out_reg[0]_i_3_n_0 ;
  wire \idx_out_reg[0]_i_4_n_0 ;
  wire \idx_out_reg[1]_i_1_n_0 ;
  wire \idx_out_reg[1]_i_2_n_0 ;
  wire \idx_out_reg[1]_i_3_n_0 ;
  wire \idx_out_reg[1]_i_4_n_0 ;
  wire \idx_out_reg[2]_i_1_n_0 ;
  wire \idx_out_reg[2]_i_2_n_0 ;
  wire \idx_out_reg[2]_i_3_n_0 ;
  wire \idx_out_reg[2]_i_4_n_0 ;
  wire \idx_out_reg[3]_i_1_n_0 ;
  wire \idx_out_reg[3]_i_2_n_0 ;
  wire \idx_out_reg[3]_i_3_n_0 ;
  wire \idx_out_reg[3]_i_4_n_0 ;
  wire \idx_out_reg[4]_i_1_n_0 ;
  wire \idx_out_reg[4]_i_2_n_0 ;
  wire \idx_out_reg[4]_i_3_n_0 ;
  wire \idx_out_reg[4]_i_4_n_0 ;
  wire \idx_out_reg[5]_i_1_n_0 ;
  wire \idx_out_reg[5]_i_2_n_0 ;
  wire \idx_out_reg[5]_i_3_n_0 ;
  wire \idx_out_reg[5]_i_4_n_0 ;
  wire \idx_out_reg[6]_i_1_n_0 ;
  wire \idx_out_reg[6]_i_2_n_0 ;
  wire \idx_out_reg[6]_i_3_n_0 ;
  wire \idx_out_reg[6]_i_4_n_0 ;
  wire \idx_out_reg[7]_i_1_n_0 ;
  wire \idx_out_reg[7]_i_2_n_0 ;
  wire \idx_out_reg[7]_i_3_n_0 ;
  wire \idx_out_reg[7]_i_4_n_0 ;
  wire \idx_out_reg[7]_i_5_n_0 ;
  wire [7:0]p_0_in;
  wire p_0_out;
  wire p_1_out__0_n_100;
  wire p_1_out__0_n_101;
  wire p_1_out__0_n_102;
  wire p_1_out__0_n_103;
  wire p_1_out__0_n_104;
  wire p_1_out__0_n_105;
  wire p_1_out__0_n_106;
  wire p_1_out__0_n_107;
  wire p_1_out__0_n_108;
  wire p_1_out__0_n_109;
  wire p_1_out__0_n_110;
  wire p_1_out__0_n_111;
  wire p_1_out__0_n_112;
  wire p_1_out__0_n_113;
  wire p_1_out__0_n_114;
  wire p_1_out__0_n_115;
  wire p_1_out__0_n_116;
  wire p_1_out__0_n_117;
  wire p_1_out__0_n_118;
  wire p_1_out__0_n_119;
  wire p_1_out__0_n_120;
  wire p_1_out__0_n_121;
  wire p_1_out__0_n_122;
  wire p_1_out__0_n_123;
  wire p_1_out__0_n_124;
  wire p_1_out__0_n_125;
  wire p_1_out__0_n_126;
  wire p_1_out__0_n_127;
  wire p_1_out__0_n_128;
  wire p_1_out__0_n_129;
  wire p_1_out__0_n_130;
  wire p_1_out__0_n_131;
  wire p_1_out__0_n_132;
  wire p_1_out__0_n_133;
  wire p_1_out__0_n_134;
  wire p_1_out__0_n_135;
  wire p_1_out__0_n_136;
  wire p_1_out__0_n_137;
  wire p_1_out__0_n_138;
  wire p_1_out__0_n_139;
  wire p_1_out__0_n_140;
  wire p_1_out__0_n_141;
  wire p_1_out__0_n_142;
  wire p_1_out__0_n_143;
  wire p_1_out__0_n_144;
  wire p_1_out__0_n_145;
  wire p_1_out__0_n_146;
  wire p_1_out__0_n_147;
  wire p_1_out__0_n_148;
  wire p_1_out__0_n_149;
  wire p_1_out__0_n_150;
  wire p_1_out__0_n_151;
  wire p_1_out__0_n_152;
  wire p_1_out__0_n_153;
  wire p_1_out__0_n_89;
  wire p_1_out__0_n_90;
  wire p_1_out__0_n_91;
  wire p_1_out__0_n_92;
  wire p_1_out__0_n_93;
  wire p_1_out__0_n_94;
  wire p_1_out__0_n_95;
  wire p_1_out__0_n_96;
  wire p_1_out__0_n_97;
  wire p_1_out__0_n_98;
  wire p_1_out__0_n_99;
  wire [31:0]p_1_out__1_0;
  wire p_1_out__1_n_100;
  wire p_1_out__1_n_101;
  wire p_1_out__1_n_102;
  wire p_1_out__1_n_103;
  wire p_1_out__1_n_104;
  wire p_1_out__1_n_105;
  wire p_1_out__1_n_91;
  wire p_1_out__1_n_92;
  wire p_1_out__1_n_93;
  wire p_1_out__1_n_94;
  wire p_1_out__1_n_95;
  wire p_1_out__1_n_96;
  wire p_1_out__1_n_97;
  wire p_1_out__1_n_98;
  wire p_1_out__1_n_99;
  wire p_1_out__2_n_100;
  wire p_1_out__2_n_101;
  wire p_1_out__2_n_102;
  wire p_1_out__2_n_103;
  wire p_1_out__2_n_104;
  wire p_1_out__2_n_105;
  wire p_1_out__2_n_91;
  wire p_1_out__2_n_92;
  wire p_1_out__2_n_93;
  wire p_1_out__2_n_94;
  wire p_1_out__2_n_95;
  wire p_1_out__2_n_96;
  wire p_1_out__2_n_97;
  wire p_1_out__2_n_98;
  wire p_1_out__2_n_99;
  wire p_1_out__3_n_100;
  wire p_1_out__3_n_101;
  wire p_1_out__3_n_102;
  wire p_1_out__3_n_103;
  wire p_1_out__3_n_104;
  wire p_1_out__3_n_105;
  wire p_1_out__3_n_106;
  wire p_1_out__3_n_107;
  wire p_1_out__3_n_108;
  wire p_1_out__3_n_109;
  wire p_1_out__3_n_110;
  wire p_1_out__3_n_111;
  wire p_1_out__3_n_112;
  wire p_1_out__3_n_113;
  wire p_1_out__3_n_114;
  wire p_1_out__3_n_115;
  wire p_1_out__3_n_116;
  wire p_1_out__3_n_117;
  wire p_1_out__3_n_118;
  wire p_1_out__3_n_119;
  wire p_1_out__3_n_120;
  wire p_1_out__3_n_121;
  wire p_1_out__3_n_122;
  wire p_1_out__3_n_123;
  wire p_1_out__3_n_124;
  wire p_1_out__3_n_125;
  wire p_1_out__3_n_126;
  wire p_1_out__3_n_127;
  wire p_1_out__3_n_128;
  wire p_1_out__3_n_129;
  wire p_1_out__3_n_130;
  wire p_1_out__3_n_131;
  wire p_1_out__3_n_132;
  wire p_1_out__3_n_133;
  wire p_1_out__3_n_134;
  wire p_1_out__3_n_135;
  wire p_1_out__3_n_136;
  wire p_1_out__3_n_137;
  wire p_1_out__3_n_138;
  wire p_1_out__3_n_139;
  wire p_1_out__3_n_140;
  wire p_1_out__3_n_141;
  wire p_1_out__3_n_142;
  wire p_1_out__3_n_143;
  wire p_1_out__3_n_144;
  wire p_1_out__3_n_145;
  wire p_1_out__3_n_146;
  wire p_1_out__3_n_147;
  wire p_1_out__3_n_148;
  wire p_1_out__3_n_149;
  wire p_1_out__3_n_150;
  wire p_1_out__3_n_151;
  wire p_1_out__3_n_152;
  wire p_1_out__3_n_153;
  wire p_1_out__3_n_89;
  wire p_1_out__3_n_90;
  wire p_1_out__3_n_91;
  wire p_1_out__3_n_92;
  wire p_1_out__3_n_93;
  wire p_1_out__3_n_94;
  wire p_1_out__3_n_95;
  wire p_1_out__3_n_96;
  wire p_1_out__3_n_97;
  wire p_1_out__3_n_98;
  wire p_1_out__3_n_99;
  wire p_1_out__4_n_100;
  wire p_1_out__4_n_101;
  wire p_1_out__4_n_102;
  wire p_1_out__4_n_103;
  wire p_1_out__4_n_104;
  wire p_1_out__4_n_105;
  wire p_1_out__4_n_91;
  wire p_1_out__4_n_92;
  wire p_1_out__4_n_93;
  wire p_1_out__4_n_94;
  wire p_1_out__4_n_95;
  wire p_1_out__4_n_96;
  wire p_1_out__4_n_97;
  wire p_1_out__4_n_98;
  wire p_1_out__4_n_99;
  wire p_1_out__7;
  wire [31:16]p_1_out__8;
  wire \p_1_out_inferred__0/i__carry__0_n_0 ;
  wire \p_1_out_inferred__0/i__carry__0_n_4 ;
  wire \p_1_out_inferred__0/i__carry__0_n_5 ;
  wire \p_1_out_inferred__0/i__carry__0_n_6 ;
  wire \p_1_out_inferred__0/i__carry__0_n_7 ;
  wire \p_1_out_inferred__0/i__carry__1_n_0 ;
  wire \p_1_out_inferred__0/i__carry__1_n_4 ;
  wire \p_1_out_inferred__0/i__carry__1_n_5 ;
  wire \p_1_out_inferred__0/i__carry__1_n_6 ;
  wire \p_1_out_inferred__0/i__carry__1_n_7 ;
  wire \p_1_out_inferred__0/i__carry__2_n_0 ;
  wire \p_1_out_inferred__0/i__carry__2_n_4 ;
  wire \p_1_out_inferred__0/i__carry__2_n_5 ;
  wire \p_1_out_inferred__0/i__carry__2_n_6 ;
  wire \p_1_out_inferred__0/i__carry__2_n_7 ;
  wire \p_1_out_inferred__0/i__carry__3_n_7 ;
  wire \p_1_out_inferred__0/i__carry_n_0 ;
  wire \p_1_out_inferred__0/i__carry_n_4 ;
  wire \p_1_out_inferred__0/i__carry_n_5 ;
  wire \p_1_out_inferred__0/i__carry_n_6 ;
  wire \p_1_out_inferred__0/i__carry_n_7 ;
  wire \p_1_out_inferred__1/i__carry__0_n_0 ;
  wire \p_1_out_inferred__1/i__carry__0_n_4 ;
  wire \p_1_out_inferred__1/i__carry__0_n_5 ;
  wire \p_1_out_inferred__1/i__carry__0_n_6 ;
  wire \p_1_out_inferred__1/i__carry__0_n_7 ;
  wire \p_1_out_inferred__1/i__carry__1_n_0 ;
  wire \p_1_out_inferred__1/i__carry__1_n_4 ;
  wire \p_1_out_inferred__1/i__carry__1_n_5 ;
  wire \p_1_out_inferred__1/i__carry__1_n_6 ;
  wire \p_1_out_inferred__1/i__carry__1_n_7 ;
  wire \p_1_out_inferred__1/i__carry__2_n_4 ;
  wire \p_1_out_inferred__1/i__carry__2_n_5 ;
  wire \p_1_out_inferred__1/i__carry__2_n_6 ;
  wire \p_1_out_inferred__1/i__carry__2_n_7 ;
  wire \p_1_out_inferred__1/i__carry_n_0 ;
  wire \p_1_out_inferred__1/i__carry_n_4 ;
  wire \p_1_out_inferred__1/i__carry_n_5 ;
  wire \p_1_out_inferred__1/i__carry_n_6 ;
  wire \p_1_out_inferred__1/i__carry_n_7 ;
  wire \p_1_out_inferred__2/i__carry__0_n_0 ;
  wire \p_1_out_inferred__2/i__carry__0_n_4 ;
  wire \p_1_out_inferred__2/i__carry__0_n_5 ;
  wire \p_1_out_inferred__2/i__carry__0_n_6 ;
  wire \p_1_out_inferred__2/i__carry__0_n_7 ;
  wire \p_1_out_inferred__2/i__carry__1_n_0 ;
  wire \p_1_out_inferred__2/i__carry__1_n_4 ;
  wire \p_1_out_inferred__2/i__carry__1_n_5 ;
  wire \p_1_out_inferred__2/i__carry__1_n_6 ;
  wire \p_1_out_inferred__2/i__carry__1_n_7 ;
  wire \p_1_out_inferred__2/i__carry__2_n_0 ;
  wire \p_1_out_inferred__2/i__carry__2_n_4 ;
  wire \p_1_out_inferred__2/i__carry__2_n_5 ;
  wire \p_1_out_inferred__2/i__carry__2_n_6 ;
  wire \p_1_out_inferred__2/i__carry__2_n_7 ;
  wire \p_1_out_inferred__2/i__carry__3_n_7 ;
  wire \p_1_out_inferred__2/i__carry_n_0 ;
  wire \p_1_out_inferred__2/i__carry_n_4 ;
  wire \p_1_out_inferred__2/i__carry_n_5 ;
  wire \p_1_out_inferred__2/i__carry_n_6 ;
  wire \p_1_out_inferred__2/i__carry_n_7 ;
  wire \p_1_out_inferred__3/i__carry__0_n_0 ;
  wire \p_1_out_inferred__3/i__carry__1_n_0 ;
  wire \p_1_out_inferred__3/i__carry_n_0 ;
  wire p_1_out_n_100;
  wire p_1_out_n_101;
  wire p_1_out_n_102;
  wire p_1_out_n_103;
  wire p_1_out_n_104;
  wire p_1_out_n_105;
  wire p_1_out_n_91;
  wire p_1_out_n_92;
  wire p_1_out_n_93;
  wire p_1_out_n_94;
  wire p_1_out_n_95;
  wire p_1_out_n_96;
  wire p_1_out_n_97;
  wire p_1_out_n_98;
  wire p_1_out_n_99;
  wire p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_7_out;
  wire p_8_out;
  wire p_9_out;
  wire ready;
  wire \ready[0]_i_1_n_0 ;
  wire rst_int;
  wire [0:0]slaves_req;
  wire sys_rst_int;
  wire [3:0]NLW_DATA_IN_INT1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_DATA_IN_INT1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_DATA_IN_INT1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_DATA_IN_INT1_carry__2_CO_UNCONNECTED;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__2/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__3/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__3/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__3/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__4/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__4/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__4/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__5/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__5/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__5/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__5/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__6/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__6/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__6/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__6/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__7/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__7/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__7/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_IN_INT1_inferred__7/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_OUT_INT_reg[0][11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_OUT_INT_reg[0][15]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_OUT_INT_reg[0][19]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_OUT_INT_reg[0][23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_OUT_INT_reg[0][27]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_OUT_INT_reg[0][31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_OUT_INT_reg[0][3]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_DATA_OUT_INT_reg[0][7]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_c[9]0_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_c[9]0_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_c[9]0_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_c[9]0_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__2/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__3/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_1_out_inferred__3/i__carry__1_CO_UNCONNECTED ;

  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 DATA_IN_INT1_carry
       (.CI(\<const0> ),
        .CO({DATA_IN_INT1_carry_n_0,NLW_DATA_IN_INT1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({DATA_IN_INT1_carry_i_1_n_0,DATA_IN_INT1_carry_i_2_n_0,DATA_IN_INT1_carry_i_3_n_0,DATA_IN_INT1_carry_i_4_n_0}),
        .S({DATA_IN_INT1_carry_i_5_n_0,DATA_IN_INT1_carry_i_6_n_0,DATA_IN_INT1_carry_i_7_n_0,DATA_IN_INT1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 DATA_IN_INT1_carry__0
       (.CI(DATA_IN_INT1_carry_n_0),
        .CO({DATA_IN_INT1_carry__0_n_0,NLW_DATA_IN_INT1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({DATA_IN_INT1_carry__0_i_1_n_0,DATA_IN_INT1_carry__0_i_2_n_0,DATA_IN_INT1_carry__0_i_3_n_0,DATA_IN_INT1_carry__0_i_4_n_0}),
        .S({DATA_IN_INT1_carry__0_i_5_n_0,DATA_IN_INT1_carry__0_i_6_n_0,DATA_IN_INT1_carry__0_i_7_n_0,DATA_IN_INT1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__0_i_1
       (.I0(\DATA_OUT_INT_reg[0]_0 [14]),
        .I1(DIST[14]),
        .I2(DIST[15]),
        .I3(\DATA_OUT_INT_reg[0]_0 [15]),
        .O(DATA_IN_INT1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__0_i_2
       (.I0(\DATA_OUT_INT_reg[0]_0 [12]),
        .I1(DIST[12]),
        .I2(DIST[13]),
        .I3(\DATA_OUT_INT_reg[0]_0 [13]),
        .O(DATA_IN_INT1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__0_i_3
       (.I0(\DATA_OUT_INT_reg[0]_0 [10]),
        .I1(DIST[10]),
        .I2(DIST[11]),
        .I3(\DATA_OUT_INT_reg[0]_0 [11]),
        .O(DATA_IN_INT1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__0_i_4
       (.I0(\DATA_OUT_INT_reg[0]_0 [8]),
        .I1(DIST[8]),
        .I2(DIST[9]),
        .I3(\DATA_OUT_INT_reg[0]_0 [9]),
        .O(DATA_IN_INT1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__0_i_5
       (.I0(\DATA_OUT_INT_reg[0]_0 [14]),
        .I1(DIST[14]),
        .I2(\DATA_OUT_INT_reg[0]_0 [15]),
        .I3(DIST[15]),
        .O(DATA_IN_INT1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__0_i_6
       (.I0(\DATA_OUT_INT_reg[0]_0 [12]),
        .I1(DIST[12]),
        .I2(\DATA_OUT_INT_reg[0]_0 [13]),
        .I3(DIST[13]),
        .O(DATA_IN_INT1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__0_i_7
       (.I0(\DATA_OUT_INT_reg[0]_0 [10]),
        .I1(DIST[10]),
        .I2(\DATA_OUT_INT_reg[0]_0 [11]),
        .I3(DIST[11]),
        .O(DATA_IN_INT1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__0_i_8
       (.I0(\DATA_OUT_INT_reg[0]_0 [8]),
        .I1(DIST[8]),
        .I2(\DATA_OUT_INT_reg[0]_0 [9]),
        .I3(DIST[9]),
        .O(DATA_IN_INT1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 DATA_IN_INT1_carry__1
       (.CI(DATA_IN_INT1_carry__0_n_0),
        .CO({DATA_IN_INT1_carry__1_n_0,NLW_DATA_IN_INT1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({DATA_IN_INT1_carry__1_i_1_n_0,DATA_IN_INT1_carry__1_i_2_n_0,DATA_IN_INT1_carry__1_i_3_n_0,DATA_IN_INT1_carry__1_i_4_n_0}),
        .S({DATA_IN_INT1_carry__1_i_5_n_0,DATA_IN_INT1_carry__1_i_6_n_0,DATA_IN_INT1_carry__1_i_7_n_0,DATA_IN_INT1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__1_i_1
       (.I0(\DATA_OUT_INT_reg[0]_0 [22]),
        .I1(DIST[22]),
        .I2(DIST[23]),
        .I3(\DATA_OUT_INT_reg[0]_0 [23]),
        .O(DATA_IN_INT1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__1_i_2
       (.I0(\DATA_OUT_INT_reg[0]_0 [20]),
        .I1(DIST[20]),
        .I2(DIST[21]),
        .I3(\DATA_OUT_INT_reg[0]_0 [21]),
        .O(DATA_IN_INT1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__1_i_3
       (.I0(\DATA_OUT_INT_reg[0]_0 [18]),
        .I1(DIST[18]),
        .I2(DIST[19]),
        .I3(\DATA_OUT_INT_reg[0]_0 [19]),
        .O(DATA_IN_INT1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__1_i_4
       (.I0(\DATA_OUT_INT_reg[0]_0 [16]),
        .I1(DIST[16]),
        .I2(DIST[17]),
        .I3(\DATA_OUT_INT_reg[0]_0 [17]),
        .O(DATA_IN_INT1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__1_i_5
       (.I0(\DATA_OUT_INT_reg[0]_0 [22]),
        .I1(DIST[22]),
        .I2(\DATA_OUT_INT_reg[0]_0 [23]),
        .I3(DIST[23]),
        .O(DATA_IN_INT1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__1_i_6
       (.I0(\DATA_OUT_INT_reg[0]_0 [20]),
        .I1(DIST[20]),
        .I2(\DATA_OUT_INT_reg[0]_0 [21]),
        .I3(DIST[21]),
        .O(DATA_IN_INT1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__1_i_7
       (.I0(\DATA_OUT_INT_reg[0]_0 [18]),
        .I1(DIST[18]),
        .I2(\DATA_OUT_INT_reg[0]_0 [19]),
        .I3(DIST[19]),
        .O(DATA_IN_INT1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__1_i_8
       (.I0(\DATA_OUT_INT_reg[0]_0 [16]),
        .I1(DIST[16]),
        .I2(\DATA_OUT_INT_reg[0]_0 [17]),
        .I3(DIST[17]),
        .O(DATA_IN_INT1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 DATA_IN_INT1_carry__2
       (.CI(DATA_IN_INT1_carry__1_n_0),
        .CO({DATA_IN_INT1_carry__2_n_0,NLW_DATA_IN_INT1_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({DATA_IN_INT1_carry__2_i_1_n_0,DATA_IN_INT1_carry__2_i_2_n_0,DATA_IN_INT1_carry__2_i_3_n_0,DATA_IN_INT1_carry__2_i_4_n_0}),
        .S({DATA_IN_INT1_carry__2_i_5_n_0,DATA_IN_INT1_carry__2_i_6_n_0,DATA_IN_INT1_carry__2_i_7_n_0,DATA_IN_INT1_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__2_i_1
       (.I0(\DATA_OUT_INT_reg[0]_0 [30]),
        .I1(DIST[30]),
        .I2(DIST[31]),
        .I3(\DATA_OUT_INT_reg[0]_0 [31]),
        .O(DATA_IN_INT1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__2_i_2
       (.I0(\DATA_OUT_INT_reg[0]_0 [28]),
        .I1(DIST[28]),
        .I2(DIST[29]),
        .I3(\DATA_OUT_INT_reg[0]_0 [29]),
        .O(DATA_IN_INT1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__2_i_3
       (.I0(\DATA_OUT_INT_reg[0]_0 [26]),
        .I1(DIST[26]),
        .I2(DIST[27]),
        .I3(\DATA_OUT_INT_reg[0]_0 [27]),
        .O(DATA_IN_INT1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry__2_i_4
       (.I0(\DATA_OUT_INT_reg[0]_0 [24]),
        .I1(DIST[24]),
        .I2(DIST[25]),
        .I3(\DATA_OUT_INT_reg[0]_0 [25]),
        .O(DATA_IN_INT1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__2_i_5
       (.I0(\DATA_OUT_INT_reg[0]_0 [30]),
        .I1(DIST[30]),
        .I2(\DATA_OUT_INT_reg[0]_0 [31]),
        .I3(DIST[31]),
        .O(DATA_IN_INT1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__2_i_6
       (.I0(\DATA_OUT_INT_reg[0]_0 [28]),
        .I1(DIST[28]),
        .I2(\DATA_OUT_INT_reg[0]_0 [29]),
        .I3(DIST[29]),
        .O(DATA_IN_INT1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__2_i_7
       (.I0(\DATA_OUT_INT_reg[0]_0 [26]),
        .I1(DIST[26]),
        .I2(\DATA_OUT_INT_reg[0]_0 [27]),
        .I3(DIST[27]),
        .O(DATA_IN_INT1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry__2_i_8
       (.I0(\DATA_OUT_INT_reg[0]_0 [24]),
        .I1(DIST[24]),
        .I2(\DATA_OUT_INT_reg[0]_0 [25]),
        .I3(DIST[25]),
        .O(DATA_IN_INT1_carry__2_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 DATA_IN_INT1_carry__3
       (.CI(DATA_IN_INT1_carry__2_n_0),
        .CO(\c[0]_38 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,DATA_IN_INT1_carry__3_i_1_n_0}),
        .S({\<const0> ,\<const0> ,\<const0> ,DATA_IN_INT1_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    DATA_IN_INT1_carry__3_i_1
       (.I0(\DATA_OUT_INT_reg[0]_0 [32]),
        .I1(DIST[32]),
        .O(DATA_IN_INT1_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    DATA_IN_INT1_carry__3_i_2
       (.I0(DIST[32]),
        .I1(\DATA_OUT_INT_reg[0]_0 [32]),
        .O(DATA_IN_INT1_carry__3_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry_i_1
       (.I0(\DATA_OUT_INT_reg[0]_0 [6]),
        .I1(DIST[6]),
        .I2(DIST[7]),
        .I3(\DATA_OUT_INT_reg[0]_0 [7]),
        .O(DATA_IN_INT1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry_i_2
       (.I0(\DATA_OUT_INT_reg[0]_0 [4]),
        .I1(DIST[4]),
        .I2(DIST[5]),
        .I3(\DATA_OUT_INT_reg[0]_0 [5]),
        .O(DATA_IN_INT1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry_i_3
       (.I0(\DATA_OUT_INT_reg[0]_0 [2]),
        .I1(DIST[2]),
        .I2(DIST[3]),
        .I3(\DATA_OUT_INT_reg[0]_0 [3]),
        .O(DATA_IN_INT1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    DATA_IN_INT1_carry_i_4
       (.I0(\DATA_OUT_INT_reg[0]_0 [0]),
        .I1(DIST[0]),
        .I2(DIST[1]),
        .I3(\DATA_OUT_INT_reg[0]_0 [1]),
        .O(DATA_IN_INT1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry_i_5
       (.I0(\DATA_OUT_INT_reg[0]_0 [6]),
        .I1(DIST[6]),
        .I2(\DATA_OUT_INT_reg[0]_0 [7]),
        .I3(DIST[7]),
        .O(DATA_IN_INT1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry_i_6
       (.I0(\DATA_OUT_INT_reg[0]_0 [4]),
        .I1(DIST[4]),
        .I2(\DATA_OUT_INT_reg[0]_0 [5]),
        .I3(DIST[5]),
        .O(DATA_IN_INT1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry_i_7
       (.I0(\DATA_OUT_INT_reg[0]_0 [2]),
        .I1(DIST[2]),
        .I2(\DATA_OUT_INT_reg[0]_0 [3]),
        .I3(DIST[3]),
        .O(DATA_IN_INT1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    DATA_IN_INT1_carry_i_8
       (.I0(\DATA_OUT_INT_reg[0]_0 [0]),
        .I1(DIST[0]),
        .I2(\DATA_OUT_INT_reg[0]_0 [1]),
        .I3(DIST[1]),
        .O(DATA_IN_INT1_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__0/i__carry 
       (.CI(\<const0> ),
        .CO({\DATA_IN_INT1_inferred__0/i__carry_n_0 ,\NLW_DATA_IN_INT1_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__0/i__carry__0 
       (.CI(\DATA_IN_INT1_inferred__0/i__carry_n_0 ),
        .CO({\DATA_IN_INT1_inferred__0/i__carry__0_n_0 ,\NLW_DATA_IN_INT1_inferred__0/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}),
        .S({i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__0/i__carry__1 
       (.CI(\DATA_IN_INT1_inferred__0/i__carry__0_n_0 ),
        .CO({\DATA_IN_INT1_inferred__0/i__carry__1_n_0 ,\NLW_DATA_IN_INT1_inferred__0/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}),
        .S({i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__0/i__carry__2 
       (.CI(\DATA_IN_INT1_inferred__0/i__carry__1_n_0 ),
        .CO({\DATA_IN_INT1_inferred__0/i__carry__2_n_0 ,\NLW_DATA_IN_INT1_inferred__0/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}),
        .S({i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0,i__carry__2_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DATA_IN_INT1_inferred__0/i__carry__3 
       (.CI(\DATA_IN_INT1_inferred__0/i__carry__2_n_0 ),
        .CO(\c[1]_39 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_1__6_n_0}),
        .S({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__1/i__carry 
       (.CI(\<const0> ),
        .CO({\DATA_IN_INT1_inferred__1/i__carry_n_0 ,\NLW_DATA_IN_INT1_inferred__1/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}),
        .S({i__carry_i_5__0_n_0,i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__1/i__carry__0 
       (.CI(\DATA_IN_INT1_inferred__1/i__carry_n_0 ),
        .CO({\DATA_IN_INT1_inferred__1/i__carry__0_n_0 ,\NLW_DATA_IN_INT1_inferred__1/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}),
        .S({i__carry__0_i_5__0_n_0,i__carry__0_i_6__0_n_0,i__carry__0_i_7__0_n_0,i__carry__0_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__1/i__carry__1 
       (.CI(\DATA_IN_INT1_inferred__1/i__carry__0_n_0 ),
        .CO({\DATA_IN_INT1_inferred__1/i__carry__1_n_0 ,\NLW_DATA_IN_INT1_inferred__1/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}),
        .S({i__carry__1_i_5__0_n_0,i__carry__1_i_6__0_n_0,i__carry__1_i_7__0_n_0,i__carry__1_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__1/i__carry__2 
       (.CI(\DATA_IN_INT1_inferred__1/i__carry__1_n_0 ),
        .CO({\DATA_IN_INT1_inferred__1/i__carry__2_n_0 ,\NLW_DATA_IN_INT1_inferred__1/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__2_i_1__0_n_0,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0,i__carry__2_i_4__0_n_0}),
        .S({i__carry__2_i_5__0_n_0,i__carry__2_i_6__0_n_0,i__carry__2_i_7__0_n_0,i__carry__2_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DATA_IN_INT1_inferred__1/i__carry__3 
       (.CI(\DATA_IN_INT1_inferred__1/i__carry__2_n_0 ),
        .CO(\c[2]_40 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_1__5_n_0}),
        .S({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_2__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__2/i__carry 
       (.CI(\<const0> ),
        .CO({\DATA_IN_INT1_inferred__2/i__carry_n_0 ,\NLW_DATA_IN_INT1_inferred__2/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}),
        .S({i__carry_i_5__1_n_0,i__carry_i_6__1_n_0,i__carry_i_7__1_n_0,i__carry_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__2/i__carry__0 
       (.CI(\DATA_IN_INT1_inferred__2/i__carry_n_0 ),
        .CO({\DATA_IN_INT1_inferred__2/i__carry__0_n_0 ,\NLW_DATA_IN_INT1_inferred__2/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}),
        .S({i__carry__0_i_5__1_n_0,i__carry__0_i_6__1_n_0,i__carry__0_i_7__1_n_0,i__carry__0_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__2/i__carry__1 
       (.CI(\DATA_IN_INT1_inferred__2/i__carry__0_n_0 ),
        .CO({\DATA_IN_INT1_inferred__2/i__carry__1_n_0 ,\NLW_DATA_IN_INT1_inferred__2/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__1_i_1__1_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__1_n_0}),
        .S({i__carry__1_i_5__1_n_0,i__carry__1_i_6__1_n_0,i__carry__1_i_7__1_n_0,i__carry__1_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__2/i__carry__2 
       (.CI(\DATA_IN_INT1_inferred__2/i__carry__1_n_0 ),
        .CO({\DATA_IN_INT1_inferred__2/i__carry__2_n_0 ,\NLW_DATA_IN_INT1_inferred__2/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__2_i_1__1_n_0,i__carry__2_i_2__1_n_0,i__carry__2_i_3__1_n_0,i__carry__2_i_4__1_n_0}),
        .S({i__carry__2_i_5__1_n_0,i__carry__2_i_6__1_n_0,i__carry__2_i_7__1_n_0,i__carry__2_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DATA_IN_INT1_inferred__2/i__carry__3 
       (.CI(\DATA_IN_INT1_inferred__2/i__carry__2_n_0 ),
        .CO(\c[3]_41 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_1__4_n_0}),
        .S({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_2__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__3/i__carry 
       (.CI(\<const0> ),
        .CO({\DATA_IN_INT1_inferred__3/i__carry_n_0 ,\NLW_DATA_IN_INT1_inferred__3/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}),
        .S({i__carry_i_5__2_n_0,i__carry_i_6__2_n_0,i__carry_i_7__2_n_0,i__carry_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__3/i__carry__0 
       (.CI(\DATA_IN_INT1_inferred__3/i__carry_n_0 ),
        .CO({\DATA_IN_INT1_inferred__3/i__carry__0_n_0 ,\NLW_DATA_IN_INT1_inferred__3/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0}),
        .S({i__carry__0_i_5__2_n_0,i__carry__0_i_6__2_n_0,i__carry__0_i_7__2_n_0,i__carry__0_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__3/i__carry__1 
       (.CI(\DATA_IN_INT1_inferred__3/i__carry__0_n_0 ),
        .CO({\DATA_IN_INT1_inferred__3/i__carry__1_n_0 ,\NLW_DATA_IN_INT1_inferred__3/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__1_i_1__2_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__2_n_0}),
        .S({i__carry__1_i_5__2_n_0,i__carry__1_i_6__2_n_0,i__carry__1_i_7__2_n_0,i__carry__1_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__3/i__carry__2 
       (.CI(\DATA_IN_INT1_inferred__3/i__carry__1_n_0 ),
        .CO({\DATA_IN_INT1_inferred__3/i__carry__2_n_0 ,\NLW_DATA_IN_INT1_inferred__3/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__2_i_1__2_n_0,i__carry__2_i_2__2_n_0,i__carry__2_i_3__2_n_0,i__carry__2_i_4__2_n_0}),
        .S({i__carry__2_i_5__2_n_0,i__carry__2_i_6__2_n_0,i__carry__2_i_7__2_n_0,i__carry__2_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DATA_IN_INT1_inferred__3/i__carry__3 
       (.CI(\DATA_IN_INT1_inferred__3/i__carry__2_n_0 ),
        .CO(\c[4]_42 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_1__3_n_0}),
        .S({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_2__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__4/i__carry 
       (.CI(\<const0> ),
        .CO({\DATA_IN_INT1_inferred__4/i__carry_n_0 ,\NLW_DATA_IN_INT1_inferred__4/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry_i_1__3_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__3_n_0}),
        .S({i__carry_i_5__3_n_0,i__carry_i_6__3_n_0,i__carry_i_7__3_n_0,i__carry_i_8__3_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__4/i__carry__0 
       (.CI(\DATA_IN_INT1_inferred__4/i__carry_n_0 ),
        .CO({\DATA_IN_INT1_inferred__4/i__carry__0_n_0 ,\NLW_DATA_IN_INT1_inferred__4/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__0_i_1__3_n_0,i__carry__0_i_2__3_n_0,i__carry__0_i_3__3_n_0,i__carry__0_i_4__3_n_0}),
        .S({i__carry__0_i_5__3_n_0,i__carry__0_i_6__3_n_0,i__carry__0_i_7__3_n_0,i__carry__0_i_8__3_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__4/i__carry__1 
       (.CI(\DATA_IN_INT1_inferred__4/i__carry__0_n_0 ),
        .CO({\DATA_IN_INT1_inferred__4/i__carry__1_n_0 ,\NLW_DATA_IN_INT1_inferred__4/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__1_i_1__3_n_0,i__carry__1_i_2__3_n_0,i__carry__1_i_3__3_n_0,i__carry__1_i_4__3_n_0}),
        .S({i__carry__1_i_5__3_n_0,i__carry__1_i_6__3_n_0,i__carry__1_i_7__3_n_0,i__carry__1_i_8__3_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__4/i__carry__2 
       (.CI(\DATA_IN_INT1_inferred__4/i__carry__1_n_0 ),
        .CO({\DATA_IN_INT1_inferred__4/i__carry__2_n_0 ,\NLW_DATA_IN_INT1_inferred__4/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__2_i_1__3_n_0,i__carry__2_i_2__3_n_0,i__carry__2_i_3__3_n_0,i__carry__2_i_4__3_n_0}),
        .S({i__carry__2_i_5__3_n_0,i__carry__2_i_6__3_n_0,i__carry__2_i_7__3_n_0,i__carry__2_i_8__3_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DATA_IN_INT1_inferred__4/i__carry__3 
       (.CI(\DATA_IN_INT1_inferred__4/i__carry__2_n_0 ),
        .CO(\c[5]_43 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_1__2_n_0}),
        .S({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_2__3_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__5/i__carry 
       (.CI(\<const0> ),
        .CO({\DATA_IN_INT1_inferred__5/i__carry_n_0 ,\NLW_DATA_IN_INT1_inferred__5/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry_i_1__4_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__4_n_0}),
        .S({i__carry_i_5__4_n_0,i__carry_i_6__4_n_0,i__carry_i_7__4_n_0,i__carry_i_8__4_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__5/i__carry__0 
       (.CI(\DATA_IN_INT1_inferred__5/i__carry_n_0 ),
        .CO({\DATA_IN_INT1_inferred__5/i__carry__0_n_0 ,\NLW_DATA_IN_INT1_inferred__5/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__0_i_1__4_n_0,i__carry__0_i_2__4_n_0,i__carry__0_i_3__4_n_0,i__carry__0_i_4__4_n_0}),
        .S({i__carry__0_i_5__4_n_0,i__carry__0_i_6__4_n_0,i__carry__0_i_7__4_n_0,i__carry__0_i_8__4_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__5/i__carry__1 
       (.CI(\DATA_IN_INT1_inferred__5/i__carry__0_n_0 ),
        .CO({\DATA_IN_INT1_inferred__5/i__carry__1_n_0 ,\NLW_DATA_IN_INT1_inferred__5/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__1_i_1__4_n_0,i__carry__1_i_2__4_n_0,i__carry__1_i_3__4_n_0,i__carry__1_i_4__4_n_0}),
        .S({i__carry__1_i_5__4_n_0,i__carry__1_i_6__4_n_0,i__carry__1_i_7__4_n_0,i__carry__1_i_8__4_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__5/i__carry__2 
       (.CI(\DATA_IN_INT1_inferred__5/i__carry__1_n_0 ),
        .CO({\DATA_IN_INT1_inferred__5/i__carry__2_n_0 ,\NLW_DATA_IN_INT1_inferred__5/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__2_i_1__4_n_0,i__carry__2_i_2__4_n_0,i__carry__2_i_3__4_n_0,i__carry__2_i_4__4_n_0}),
        .S({i__carry__2_i_5__4_n_0,i__carry__2_i_6__4_n_0,i__carry__2_i_7__4_n_0,i__carry__2_i_8__4_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DATA_IN_INT1_inferred__5/i__carry__3 
       (.CI(\DATA_IN_INT1_inferred__5/i__carry__2_n_0 ),
        .CO(\c[6]_44 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_1__1_n_0}),
        .S({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_2__4_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__6/i__carry 
       (.CI(\<const0> ),
        .CO({\DATA_IN_INT1_inferred__6/i__carry_n_0 ,\NLW_DATA_IN_INT1_inferred__6/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry_i_1__5_n_0,i__carry_i_2__5_n_0,i__carry_i_3__5_n_0,i__carry_i_4__5_n_0}),
        .S({i__carry_i_5__5_n_0,i__carry_i_6__5_n_0,i__carry_i_7__5_n_0,i__carry_i_8__5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__6/i__carry__0 
       (.CI(\DATA_IN_INT1_inferred__6/i__carry_n_0 ),
        .CO({\DATA_IN_INT1_inferred__6/i__carry__0_n_0 ,\NLW_DATA_IN_INT1_inferred__6/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__0_i_1__5_n_0,i__carry__0_i_2__5_n_0,i__carry__0_i_3__5_n_0,i__carry__0_i_4__5_n_0}),
        .S({i__carry__0_i_5__5_n_0,i__carry__0_i_6__5_n_0,i__carry__0_i_7__5_n_0,i__carry__0_i_8__5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__6/i__carry__1 
       (.CI(\DATA_IN_INT1_inferred__6/i__carry__0_n_0 ),
        .CO({\DATA_IN_INT1_inferred__6/i__carry__1_n_0 ,\NLW_DATA_IN_INT1_inferred__6/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__1_i_1__5_n_0,i__carry__1_i_2__5_n_0,i__carry__1_i_3__5_n_0,i__carry__1_i_4__5_n_0}),
        .S({i__carry__1_i_5__5_n_0,i__carry__1_i_6__5_n_0,i__carry__1_i_7__5_n_0,i__carry__1_i_8__5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__6/i__carry__2 
       (.CI(\DATA_IN_INT1_inferred__6/i__carry__1_n_0 ),
        .CO({\DATA_IN_INT1_inferred__6/i__carry__2_n_0 ,\NLW_DATA_IN_INT1_inferred__6/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__2_i_1__5_n_0,i__carry__2_i_2__5_n_0,i__carry__2_i_3__5_n_0,i__carry__2_i_4__5_n_0}),
        .S({i__carry__2_i_5__5_n_0,i__carry__2_i_6__5_n_0,i__carry__2_i_7__5_n_0,i__carry__2_i_8__5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DATA_IN_INT1_inferred__6/i__carry__3 
       (.CI(\DATA_IN_INT1_inferred__6/i__carry__2_n_0 ),
        .CO(\c[7]_45 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_1__0_n_0}),
        .S({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_2__5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__7/i__carry 
       (.CI(\<const0> ),
        .CO({\DATA_IN_INT1_inferred__7/i__carry_n_0 ,\NLW_DATA_IN_INT1_inferred__7/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry_i_1__6_n_0,i__carry_i_2__6_n_0,i__carry_i_3__6_n_0,i__carry_i_4__6_n_0}),
        .S({i__carry_i_5__6_n_0,i__carry_i_6__6_n_0,i__carry_i_7__6_n_0,i__carry_i_8__6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__7/i__carry__0 
       (.CI(\DATA_IN_INT1_inferred__7/i__carry_n_0 ),
        .CO({\DATA_IN_INT1_inferred__7/i__carry__0_n_0 ,\NLW_DATA_IN_INT1_inferred__7/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__0_i_1__6_n_0,i__carry__0_i_2__6_n_0,i__carry__0_i_3__6_n_0,i__carry__0_i_4__6_n_0}),
        .S({i__carry__0_i_5__6_n_0,i__carry__0_i_6__6_n_0,i__carry__0_i_7__6_n_0,i__carry__0_i_8__6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__7/i__carry__1 
       (.CI(\DATA_IN_INT1_inferred__7/i__carry__0_n_0 ),
        .CO({\DATA_IN_INT1_inferred__7/i__carry__1_n_0 ,\NLW_DATA_IN_INT1_inferred__7/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__1_i_1__6_n_0,i__carry__1_i_2__6_n_0,i__carry__1_i_3__6_n_0,i__carry__1_i_4__6_n_0}),
        .S({i__carry__1_i_5__6_n_0,i__carry__1_i_6__6_n_0,i__carry__1_i_7__6_n_0,i__carry__1_i_8__6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_IN_INT1_inferred__7/i__carry__2 
       (.CI(\DATA_IN_INT1_inferred__7/i__carry__1_n_0 ),
        .CO({\DATA_IN_INT1_inferred__7/i__carry__2_n_0 ,\NLW_DATA_IN_INT1_inferred__7/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({i__carry__2_i_1__6_n_0,i__carry__2_i_2__6_n_0,i__carry__2_i_3__6_n_0,i__carry__2_i_4__6_n_0}),
        .S({i__carry__2_i_5__6_n_0,i__carry__2_i_6__6_n_0,i__carry__2_i_7__6_n_0,i__carry__2_i_8__6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \DATA_IN_INT1_inferred__7/i__carry__3 
       (.CI(\DATA_IN_INT1_inferred__7/i__carry__2_n_0 ),
        .CO(\c[8]_46 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_1_n_0}),
        .S({\<const0> ,\<const0> ,\<const0> ,i__carry__3_i_2__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][11]_i_2 
       (.I0(p_1_out__3_n_94),
        .I1(p_1_out__0_n_94),
        .O(\DATA_OUT_INT[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][11]_i_3 
       (.I0(p_1_out__3_n_95),
        .I1(p_1_out__0_n_95),
        .O(\DATA_OUT_INT[0][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][11]_i_4 
       (.I0(p_1_out__3_n_96),
        .I1(p_1_out__0_n_96),
        .O(\DATA_OUT_INT[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][11]_i_5 
       (.I0(p_1_out__3_n_97),
        .I1(p_1_out__0_n_97),
        .O(\DATA_OUT_INT[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][15]_i_2 
       (.I0(p_1_out__3_n_90),
        .I1(p_1_out__0_n_90),
        .O(\DATA_OUT_INT[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][15]_i_3 
       (.I0(p_1_out__3_n_91),
        .I1(p_1_out__0_n_91),
        .O(\DATA_OUT_INT[0][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][15]_i_4 
       (.I0(p_1_out__3_n_92),
        .I1(p_1_out__0_n_92),
        .O(\DATA_OUT_INT[0][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][15]_i_5 
       (.I0(p_1_out__3_n_93),
        .I1(p_1_out__0_n_93),
        .O(\DATA_OUT_INT[0][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][19]_i_2 
       (.I0(p_1_out__8[19]),
        .I1(\p_1_out_inferred__1/i__carry_n_4 ),
        .O(\DATA_OUT_INT[0][19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][19]_i_3 
       (.I0(p_1_out__8[18]),
        .I1(\p_1_out_inferred__1/i__carry_n_5 ),
        .O(\DATA_OUT_INT[0][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][19]_i_4 
       (.I0(p_1_out__8[17]),
        .I1(\p_1_out_inferred__1/i__carry_n_6 ),
        .O(\DATA_OUT_INT[0][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][19]_i_5 
       (.I0(p_1_out__8[16]),
        .I1(\p_1_out_inferred__1/i__carry_n_7 ),
        .O(\DATA_OUT_INT[0][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][23]_i_2 
       (.I0(p_1_out__8[23]),
        .I1(\p_1_out_inferred__1/i__carry__0_n_4 ),
        .O(\DATA_OUT_INT[0][23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][23]_i_3 
       (.I0(p_1_out__8[22]),
        .I1(\p_1_out_inferred__1/i__carry__0_n_5 ),
        .O(\DATA_OUT_INT[0][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][23]_i_4 
       (.I0(p_1_out__8[21]),
        .I1(\p_1_out_inferred__1/i__carry__0_n_6 ),
        .O(\DATA_OUT_INT[0][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][23]_i_5 
       (.I0(p_1_out__8[20]),
        .I1(\p_1_out_inferred__1/i__carry__0_n_7 ),
        .O(\DATA_OUT_INT[0][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][27]_i_2 
       (.I0(p_1_out__8[27]),
        .I1(\p_1_out_inferred__1/i__carry__1_n_4 ),
        .O(\DATA_OUT_INT[0][27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][27]_i_3 
       (.I0(p_1_out__8[26]),
        .I1(\p_1_out_inferred__1/i__carry__1_n_5 ),
        .O(\DATA_OUT_INT[0][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][27]_i_4 
       (.I0(p_1_out__8[25]),
        .I1(\p_1_out_inferred__1/i__carry__1_n_6 ),
        .O(\DATA_OUT_INT[0][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][27]_i_5 
       (.I0(p_1_out__8[24]),
        .I1(\p_1_out_inferred__1/i__carry__1_n_7 ),
        .O(\DATA_OUT_INT[0][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][31]_i_2 
       (.I0(p_1_out__8[31]),
        .I1(\p_1_out_inferred__1/i__carry__2_n_4 ),
        .O(\DATA_OUT_INT[0][31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][31]_i_3 
       (.I0(p_1_out__8[30]),
        .I1(\p_1_out_inferred__1/i__carry__2_n_5 ),
        .O(\DATA_OUT_INT[0][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][31]_i_4 
       (.I0(p_1_out__8[29]),
        .I1(\p_1_out_inferred__1/i__carry__2_n_6 ),
        .O(\DATA_OUT_INT[0][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][31]_i_5 
       (.I0(p_1_out__8[28]),
        .I1(\p_1_out_inferred__1/i__carry__2_n_7 ),
        .O(\DATA_OUT_INT[0][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \DATA_OUT_INT[0][32]_i_1 
       (.I0(sys_rst_int),
        .I1(KNN_RESET),
        .O(rst_int));
  LUT3 #(
    .INIT(8'h40)) 
    \DATA_OUT_INT[0][32]_i_2 
       (.I0(\idx_cnt_reg[0]_0 ),
        .I1(ready),
        .I2(\c[0]_38 ),
        .O(p_9_out));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][3]_i_2 
       (.I0(p_1_out__3_n_102),
        .I1(p_1_out__0_n_102),
        .O(\DATA_OUT_INT[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][3]_i_3 
       (.I0(p_1_out__3_n_103),
        .I1(p_1_out__0_n_103),
        .O(\DATA_OUT_INT[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][3]_i_4 
       (.I0(p_1_out__3_n_104),
        .I1(p_1_out__0_n_104),
        .O(\DATA_OUT_INT[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][3]_i_5 
       (.I0(p_1_out__3_n_105),
        .I1(p_1_out__0_n_105),
        .O(\DATA_OUT_INT[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][7]_i_2 
       (.I0(p_1_out__3_n_98),
        .I1(p_1_out__0_n_98),
        .O(\DATA_OUT_INT[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][7]_i_3 
       (.I0(p_1_out__3_n_99),
        .I1(p_1_out__0_n_99),
        .O(\DATA_OUT_INT[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][7]_i_4 
       (.I0(p_1_out__3_n_100),
        .I1(p_1_out__0_n_100),
        .O(\DATA_OUT_INT[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \DATA_OUT_INT[0][7]_i_5 
       (.I0(p_1_out__3_n_101),
        .I1(p_1_out__0_n_101),
        .O(\DATA_OUT_INT[0][7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][0]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [0]),
        .I1(DIST[0]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][10]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [10]),
        .I1(DIST[10]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][11]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [11]),
        .I1(DIST[11]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][12]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [12]),
        .I1(DIST[12]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][13]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [13]),
        .I1(DIST[13]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][14]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [14]),
        .I1(DIST[14]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][15]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [15]),
        .I1(DIST[15]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][16]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [16]),
        .I1(DIST[16]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][17]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [17]),
        .I1(DIST[17]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][18]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [18]),
        .I1(DIST[18]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][19]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [19]),
        .I1(DIST[19]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][1]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [1]),
        .I1(DIST[1]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][20]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [20]),
        .I1(DIST[20]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][21]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [21]),
        .I1(DIST[21]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][22]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [22]),
        .I1(DIST[22]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][23]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [23]),
        .I1(DIST[23]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][24]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [24]),
        .I1(DIST[24]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][25]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [25]),
        .I1(DIST[25]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][26]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [26]),
        .I1(DIST[26]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][27]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [27]),
        .I1(DIST[27]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][28]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [28]),
        .I1(DIST[28]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][29]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [29]),
        .I1(DIST[29]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][2]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [2]),
        .I1(DIST[2]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][30]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [30]),
        .I1(DIST[30]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][31]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [31]),
        .I1(DIST[31]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [31]));
  LUT3 #(
    .INIT(8'h40)) 
    \DATA_OUT_INT[1][32]_i_1 
       (.I0(\idx_cnt_reg[0]_0 ),
        .I1(ready),
        .I2(\c[1]_39 ),
        .O(p_8_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][32]_i_2 
       (.I0(\DATA_OUT_INT_reg[0]_0 [32]),
        .I1(DIST[32]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][3]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [3]),
        .I1(DIST[3]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][4]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [4]),
        .I1(DIST[4]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][5]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [5]),
        .I1(DIST[5]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][6]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [6]),
        .I1(DIST[6]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][7]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [7]),
        .I1(DIST[7]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][8]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [8]),
        .I1(DIST[8]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[1][9]_i_1 
       (.I0(\DATA_OUT_INT_reg[0]_0 [9]),
        .I1(DIST[9]),
        .I2(\c[0]_38 ),
        .O(\DATA_IN_INT[1]_20 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][0]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [0]),
        .I1(DIST[0]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][10]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [10]),
        .I1(DIST[10]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][11]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [11]),
        .I1(DIST[11]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][12]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [12]),
        .I1(DIST[12]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][13]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [13]),
        .I1(DIST[13]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][14]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [14]),
        .I1(DIST[14]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][15]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [15]),
        .I1(DIST[15]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][16]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [16]),
        .I1(DIST[16]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][17]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [17]),
        .I1(DIST[17]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][18]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [18]),
        .I1(DIST[18]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][19]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [19]),
        .I1(DIST[19]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][1]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [1]),
        .I1(DIST[1]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][20]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [20]),
        .I1(DIST[20]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][21]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [21]),
        .I1(DIST[21]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][22]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [22]),
        .I1(DIST[22]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][23]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [23]),
        .I1(DIST[23]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][24]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [24]),
        .I1(DIST[24]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][25]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [25]),
        .I1(DIST[25]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][26]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [26]),
        .I1(DIST[26]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][27]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [27]),
        .I1(DIST[27]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][28]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [28]),
        .I1(DIST[28]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][29]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [29]),
        .I1(DIST[29]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][2]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [2]),
        .I1(DIST[2]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][30]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [30]),
        .I1(DIST[30]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][31]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [31]),
        .I1(DIST[31]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [31]));
  LUT3 #(
    .INIT(8'h40)) 
    \DATA_OUT_INT[2][32]_i_1 
       (.I0(\idx_cnt_reg[0]_0 ),
        .I1(ready),
        .I2(\c[2]_40 ),
        .O(p_7_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][32]_i_2 
       (.I0(\DATA_OUT_INT_reg[1]_1 [32]),
        .I1(DIST[32]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][3]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [3]),
        .I1(DIST[3]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][4]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [4]),
        .I1(DIST[4]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][5]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [5]),
        .I1(DIST[5]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][6]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [6]),
        .I1(DIST[6]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][7]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [7]),
        .I1(DIST[7]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][8]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [8]),
        .I1(DIST[8]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[2][9]_i_1 
       (.I0(\DATA_OUT_INT_reg[1]_1 [9]),
        .I1(DIST[9]),
        .I2(\c[1]_39 ),
        .O(\DATA_IN_INT[2]_21 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][0]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [0]),
        .I1(DIST[0]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][10]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [10]),
        .I1(DIST[10]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][11]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [11]),
        .I1(DIST[11]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][12]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [12]),
        .I1(DIST[12]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][13]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [13]),
        .I1(DIST[13]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][14]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [14]),
        .I1(DIST[14]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][15]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [15]),
        .I1(DIST[15]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][16]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [16]),
        .I1(DIST[16]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][17]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [17]),
        .I1(DIST[17]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][18]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [18]),
        .I1(DIST[18]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][19]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [19]),
        .I1(DIST[19]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][1]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [1]),
        .I1(DIST[1]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][20]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [20]),
        .I1(DIST[20]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][21]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [21]),
        .I1(DIST[21]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][22]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [22]),
        .I1(DIST[22]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][23]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [23]),
        .I1(DIST[23]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][24]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [24]),
        .I1(DIST[24]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][25]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [25]),
        .I1(DIST[25]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][26]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [26]),
        .I1(DIST[26]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][27]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [27]),
        .I1(DIST[27]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][28]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [28]),
        .I1(DIST[28]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][29]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [29]),
        .I1(DIST[29]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][2]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [2]),
        .I1(DIST[2]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][30]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [30]),
        .I1(DIST[30]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][31]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [31]),
        .I1(DIST[31]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [31]));
  LUT3 #(
    .INIT(8'h40)) 
    \DATA_OUT_INT[3][32]_i_1 
       (.I0(\idx_cnt_reg[0]_0 ),
        .I1(ready),
        .I2(\c[3]_41 ),
        .O(p_6_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][32]_i_2 
       (.I0(\DATA_OUT_INT_reg[2]_2 [32]),
        .I1(DIST[32]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][3]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [3]),
        .I1(DIST[3]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][4]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [4]),
        .I1(DIST[4]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][5]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [5]),
        .I1(DIST[5]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][6]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [6]),
        .I1(DIST[6]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][7]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [7]),
        .I1(DIST[7]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][8]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [8]),
        .I1(DIST[8]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[3][9]_i_1 
       (.I0(\DATA_OUT_INT_reg[2]_2 [9]),
        .I1(DIST[9]),
        .I2(\c[2]_40 ),
        .O(\DATA_IN_INT[3]_22 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][0]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [0]),
        .I1(DIST[0]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][10]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [10]),
        .I1(DIST[10]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][11]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [11]),
        .I1(DIST[11]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][12]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [12]),
        .I1(DIST[12]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][13]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [13]),
        .I1(DIST[13]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][14]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [14]),
        .I1(DIST[14]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][15]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [15]),
        .I1(DIST[15]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][16]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [16]),
        .I1(DIST[16]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][17]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [17]),
        .I1(DIST[17]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][18]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [18]),
        .I1(DIST[18]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][19]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [19]),
        .I1(DIST[19]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][1]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [1]),
        .I1(DIST[1]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][20]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [20]),
        .I1(DIST[20]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][21]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [21]),
        .I1(DIST[21]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][22]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [22]),
        .I1(DIST[22]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][23]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [23]),
        .I1(DIST[23]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][24]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [24]),
        .I1(DIST[24]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][25]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [25]),
        .I1(DIST[25]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][26]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [26]),
        .I1(DIST[26]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][27]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [27]),
        .I1(DIST[27]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][28]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [28]),
        .I1(DIST[28]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][29]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [29]),
        .I1(DIST[29]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][2]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [2]),
        .I1(DIST[2]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][30]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [30]),
        .I1(DIST[30]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][31]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [31]),
        .I1(DIST[31]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [31]));
  LUT3 #(
    .INIT(8'h40)) 
    \DATA_OUT_INT[4][32]_i_1 
       (.I0(\idx_cnt_reg[0]_0 ),
        .I1(ready),
        .I2(\c[4]_42 ),
        .O(p_5_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][32]_i_2 
       (.I0(\DATA_OUT_INT_reg[3]_3 [32]),
        .I1(DIST[32]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][3]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [3]),
        .I1(DIST[3]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][4]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [4]),
        .I1(DIST[4]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][5]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [5]),
        .I1(DIST[5]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][6]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [6]),
        .I1(DIST[6]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][7]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [7]),
        .I1(DIST[7]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][8]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [8]),
        .I1(DIST[8]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[4][9]_i_1 
       (.I0(\DATA_OUT_INT_reg[3]_3 [9]),
        .I1(DIST[9]),
        .I2(\c[3]_41 ),
        .O(\DATA_IN_INT[4]_23 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][0]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [0]),
        .I1(DIST[0]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][10]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [10]),
        .I1(DIST[10]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][11]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [11]),
        .I1(DIST[11]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][12]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [12]),
        .I1(DIST[12]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][13]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [13]),
        .I1(DIST[13]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][14]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [14]),
        .I1(DIST[14]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][15]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [15]),
        .I1(DIST[15]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][16]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [16]),
        .I1(DIST[16]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][17]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [17]),
        .I1(DIST[17]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][18]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [18]),
        .I1(DIST[18]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][19]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [19]),
        .I1(DIST[19]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][1]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [1]),
        .I1(DIST[1]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][20]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [20]),
        .I1(DIST[20]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][21]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [21]),
        .I1(DIST[21]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][22]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [22]),
        .I1(DIST[22]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][23]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [23]),
        .I1(DIST[23]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][24]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [24]),
        .I1(DIST[24]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][25]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [25]),
        .I1(DIST[25]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][26]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [26]),
        .I1(DIST[26]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][27]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [27]),
        .I1(DIST[27]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][28]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [28]),
        .I1(DIST[28]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][29]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [29]),
        .I1(DIST[29]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][2]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [2]),
        .I1(DIST[2]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][30]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [30]),
        .I1(DIST[30]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][31]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [31]),
        .I1(DIST[31]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [31]));
  LUT3 #(
    .INIT(8'h40)) 
    \DATA_OUT_INT[5][32]_i_1 
       (.I0(\idx_cnt_reg[0]_0 ),
        .I1(ready),
        .I2(\c[5]_43 ),
        .O(p_4_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][32]_i_2 
       (.I0(\DATA_OUT_INT_reg[4]_4 [32]),
        .I1(DIST[32]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][3]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [3]),
        .I1(DIST[3]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][4]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [4]),
        .I1(DIST[4]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][5]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [5]),
        .I1(DIST[5]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][6]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [6]),
        .I1(DIST[6]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][7]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [7]),
        .I1(DIST[7]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][8]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [8]),
        .I1(DIST[8]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[5][9]_i_1 
       (.I0(\DATA_OUT_INT_reg[4]_4 [9]),
        .I1(DIST[9]),
        .I2(\c[4]_42 ),
        .O(\DATA_IN_INT[5]_24 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][0]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [0]),
        .I1(DIST[0]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][10]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [10]),
        .I1(DIST[10]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][11]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [11]),
        .I1(DIST[11]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][12]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [12]),
        .I1(DIST[12]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][13]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [13]),
        .I1(DIST[13]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][14]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [14]),
        .I1(DIST[14]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][15]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [15]),
        .I1(DIST[15]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][16]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [16]),
        .I1(DIST[16]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][17]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [17]),
        .I1(DIST[17]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][18]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [18]),
        .I1(DIST[18]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][19]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [19]),
        .I1(DIST[19]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][1]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [1]),
        .I1(DIST[1]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][20]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [20]),
        .I1(DIST[20]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][21]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [21]),
        .I1(DIST[21]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][22]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [22]),
        .I1(DIST[22]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][23]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [23]),
        .I1(DIST[23]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][24]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [24]),
        .I1(DIST[24]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][25]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [25]),
        .I1(DIST[25]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][26]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [26]),
        .I1(DIST[26]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][27]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [27]),
        .I1(DIST[27]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][28]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [28]),
        .I1(DIST[28]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][29]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [29]),
        .I1(DIST[29]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][2]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [2]),
        .I1(DIST[2]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][30]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [30]),
        .I1(DIST[30]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][31]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [31]),
        .I1(DIST[31]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [31]));
  LUT3 #(
    .INIT(8'h40)) 
    \DATA_OUT_INT[6][32]_i_1 
       (.I0(\idx_cnt_reg[0]_0 ),
        .I1(ready),
        .I2(\c[6]_44 ),
        .O(p_3_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][32]_i_2 
       (.I0(\DATA_OUT_INT_reg[5]_5 [32]),
        .I1(DIST[32]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][3]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [3]),
        .I1(DIST[3]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][4]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [4]),
        .I1(DIST[4]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][5]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [5]),
        .I1(DIST[5]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][6]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [6]),
        .I1(DIST[6]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][7]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [7]),
        .I1(DIST[7]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][8]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [8]),
        .I1(DIST[8]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[6][9]_i_1 
       (.I0(\DATA_OUT_INT_reg[5]_5 [9]),
        .I1(DIST[9]),
        .I2(\c[5]_43 ),
        .O(\DATA_IN_INT[6]_25 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][0]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [0]),
        .I1(DIST[0]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][10]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [10]),
        .I1(DIST[10]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][11]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [11]),
        .I1(DIST[11]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][12]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [12]),
        .I1(DIST[12]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][13]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [13]),
        .I1(DIST[13]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][14]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [14]),
        .I1(DIST[14]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][15]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [15]),
        .I1(DIST[15]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][16]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [16]),
        .I1(DIST[16]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][17]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [17]),
        .I1(DIST[17]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][18]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [18]),
        .I1(DIST[18]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][19]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [19]),
        .I1(DIST[19]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][1]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [1]),
        .I1(DIST[1]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][20]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [20]),
        .I1(DIST[20]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][21]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [21]),
        .I1(DIST[21]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][22]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [22]),
        .I1(DIST[22]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][23]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [23]),
        .I1(DIST[23]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][24]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [24]),
        .I1(DIST[24]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][25]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [25]),
        .I1(DIST[25]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][26]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [26]),
        .I1(DIST[26]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][27]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [27]),
        .I1(DIST[27]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][28]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [28]),
        .I1(DIST[28]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][29]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [29]),
        .I1(DIST[29]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][2]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [2]),
        .I1(DIST[2]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][30]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [30]),
        .I1(DIST[30]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][31]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [31]),
        .I1(DIST[31]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [31]));
  LUT3 #(
    .INIT(8'h40)) 
    \DATA_OUT_INT[7][32]_i_1 
       (.I0(\idx_cnt_reg[0]_0 ),
        .I1(ready),
        .I2(\c[7]_45 ),
        .O(p_2_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][32]_i_2 
       (.I0(\DATA_OUT_INT_reg[6]_6 [32]),
        .I1(DIST[32]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][3]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [3]),
        .I1(DIST[3]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][4]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [4]),
        .I1(DIST[4]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][5]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [5]),
        .I1(DIST[5]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][6]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [6]),
        .I1(DIST[6]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][7]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [7]),
        .I1(DIST[7]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][8]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [8]),
        .I1(DIST[8]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[7][9]_i_1 
       (.I0(\DATA_OUT_INT_reg[6]_6 [9]),
        .I1(DIST[9]),
        .I2(\c[6]_44 ),
        .O(\DATA_IN_INT[7]_26 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][0]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [0]),
        .I1(DIST[0]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][10]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [10]),
        .I1(DIST[10]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][11]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [11]),
        .I1(DIST[11]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][12]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [12]),
        .I1(DIST[12]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][13]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [13]),
        .I1(DIST[13]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][14]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [14]),
        .I1(DIST[14]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][15]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [15]),
        .I1(DIST[15]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][16]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [16]),
        .I1(DIST[16]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][17]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [17]),
        .I1(DIST[17]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][18]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [18]),
        .I1(DIST[18]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][19]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [19]),
        .I1(DIST[19]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][1]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [1]),
        .I1(DIST[1]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][20]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [20]),
        .I1(DIST[20]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][21]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [21]),
        .I1(DIST[21]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][22]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [22]),
        .I1(DIST[22]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][23]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [23]),
        .I1(DIST[23]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][24]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [24]),
        .I1(DIST[24]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][25]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [25]),
        .I1(DIST[25]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][26]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [26]),
        .I1(DIST[26]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][27]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [27]),
        .I1(DIST[27]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][28]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [28]),
        .I1(DIST[28]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][29]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [29]),
        .I1(DIST[29]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][2]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [2]),
        .I1(DIST[2]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][30]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [30]),
        .I1(DIST[30]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][31]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [31]),
        .I1(DIST[31]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [31]));
  LUT3 #(
    .INIT(8'h40)) 
    \DATA_OUT_INT[8][32]_i_1 
       (.I0(\idx_cnt_reg[0]_0 ),
        .I1(ready),
        .I2(\c[8]_46 ),
        .O(p_1_out__7));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][32]_i_2 
       (.I0(\DATA_OUT_INT_reg[7]_7 [32]),
        .I1(DIST[32]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][3]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [3]),
        .I1(DIST[3]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][4]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [4]),
        .I1(DIST[4]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][5]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [5]),
        .I1(DIST[5]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][6]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [6]),
        .I1(DIST[6]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][7]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [7]),
        .I1(DIST[7]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][8]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [8]),
        .I1(DIST[8]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[8][9]_i_1 
       (.I0(\DATA_OUT_INT_reg[7]_7 [9]),
        .I1(DIST[9]),
        .I2(\c[7]_45 ),
        .O(\DATA_IN_INT[8]_27 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][0]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [0]),
        .I1(DIST[0]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][10]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [10]),
        .I1(DIST[10]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][11]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [11]),
        .I1(DIST[11]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][12]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [12]),
        .I1(DIST[12]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][13]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [13]),
        .I1(DIST[13]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][14]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [14]),
        .I1(DIST[14]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][15]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [15]),
        .I1(DIST[15]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][16]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [16]),
        .I1(DIST[16]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][17]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [17]),
        .I1(DIST[17]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][18]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [18]),
        .I1(DIST[18]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][19]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [19]),
        .I1(DIST[19]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][1]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [1]),
        .I1(DIST[1]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][20]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [20]),
        .I1(DIST[20]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][21]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [21]),
        .I1(DIST[21]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][22]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [22]),
        .I1(DIST[22]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][23]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [23]),
        .I1(DIST[23]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][24]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [24]),
        .I1(DIST[24]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][25]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [25]),
        .I1(DIST[25]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][26]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [26]),
        .I1(DIST[26]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][27]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [27]),
        .I1(DIST[27]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [27]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][28]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [28]),
        .I1(DIST[28]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][29]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [29]),
        .I1(DIST[29]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][2]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [2]),
        .I1(DIST[2]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][30]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [30]),
        .I1(DIST[30]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][31]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [31]),
        .I1(DIST[31]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [31]));
  LUT3 #(
    .INIT(8'h40)) 
    \DATA_OUT_INT[9][32]_i_1 
       (.I0(\idx_cnt_reg[0]_0 ),
        .I1(ready),
        .I2(\c[9]_47 ),
        .O(p_0_out));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][32]_i_2 
       (.I0(\DATA_OUT_INT_reg[8]_8 [32]),
        .I1(DIST[32]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][3]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [3]),
        .I1(DIST[3]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][4]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [4]),
        .I1(DIST[4]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][5]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [5]),
        .I1(DIST[5]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][6]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [6]),
        .I1(DIST[6]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][7]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [7]),
        .I1(DIST[7]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][8]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [8]),
        .I1(DIST[8]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \DATA_OUT_INT[9][9]_i_1 
       (.I0(\DATA_OUT_INT_reg[8]_8 [9]),
        .I1(DIST[9]),
        .I2(\c[8]_46 ),
        .O(\DATA_IN_INT[9]_28 [9]));
  FDSE \DATA_OUT_INT_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[0]),
        .Q(\DATA_OUT_INT_reg[0]_0 [0]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][10] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[10]),
        .Q(\DATA_OUT_INT_reg[0]_0 [10]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][11] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[11]),
        .Q(\DATA_OUT_INT_reg[0]_0 [11]),
        .S(rst_int));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_OUT_INT_reg[0][11]_i_1 
       (.CI(\DATA_OUT_INT_reg[0][7]_i_1_n_0 ),
        .CO({\DATA_OUT_INT_reg[0][11]_i_1_n_0 ,\NLW_DATA_OUT_INT_reg[0][11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__3_n_94,p_1_out__3_n_95,p_1_out__3_n_96,p_1_out__3_n_97}),
        .O(DIST[11:8]),
        .S({\DATA_OUT_INT[0][11]_i_2_n_0 ,\DATA_OUT_INT[0][11]_i_3_n_0 ,\DATA_OUT_INT[0][11]_i_4_n_0 ,\DATA_OUT_INT[0][11]_i_5_n_0 }));
  FDSE \DATA_OUT_INT_reg[0][12] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[12]),
        .Q(\DATA_OUT_INT_reg[0]_0 [12]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][13] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[13]),
        .Q(\DATA_OUT_INT_reg[0]_0 [13]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][14] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[14]),
        .Q(\DATA_OUT_INT_reg[0]_0 [14]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][15] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[15]),
        .Q(\DATA_OUT_INT_reg[0]_0 [15]),
        .S(rst_int));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_OUT_INT_reg[0][15]_i_1 
       (.CI(\DATA_OUT_INT_reg[0][11]_i_1_n_0 ),
        .CO({\DATA_OUT_INT_reg[0][15]_i_1_n_0 ,\NLW_DATA_OUT_INT_reg[0][15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__3_n_90,p_1_out__3_n_91,p_1_out__3_n_92,p_1_out__3_n_93}),
        .O(DIST[15:12]),
        .S({\DATA_OUT_INT[0][15]_i_2_n_0 ,\DATA_OUT_INT[0][15]_i_3_n_0 ,\DATA_OUT_INT[0][15]_i_4_n_0 ,\DATA_OUT_INT[0][15]_i_5_n_0 }));
  FDSE \DATA_OUT_INT_reg[0][16] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[16]),
        .Q(\DATA_OUT_INT_reg[0]_0 [16]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][17] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[17]),
        .Q(\DATA_OUT_INT_reg[0]_0 [17]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][18] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[18]),
        .Q(\DATA_OUT_INT_reg[0]_0 [18]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][19] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[19]),
        .Q(\DATA_OUT_INT_reg[0]_0 [19]),
        .S(rst_int));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_OUT_INT_reg[0][19]_i_1 
       (.CI(\DATA_OUT_INT_reg[0][15]_i_1_n_0 ),
        .CO({\DATA_OUT_INT_reg[0][19]_i_1_n_0 ,\NLW_DATA_OUT_INT_reg[0][19]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(p_1_out__8[19:16]),
        .O(DIST[19:16]),
        .S({\DATA_OUT_INT[0][19]_i_2_n_0 ,\DATA_OUT_INT[0][19]_i_3_n_0 ,\DATA_OUT_INT[0][19]_i_4_n_0 ,\DATA_OUT_INT[0][19]_i_5_n_0 }));
  FDSE \DATA_OUT_INT_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[1]),
        .Q(\DATA_OUT_INT_reg[0]_0 [1]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][20] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[20]),
        .Q(\DATA_OUT_INT_reg[0]_0 [20]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][21] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[21]),
        .Q(\DATA_OUT_INT_reg[0]_0 [21]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][22] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[22]),
        .Q(\DATA_OUT_INT_reg[0]_0 [22]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][23] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[23]),
        .Q(\DATA_OUT_INT_reg[0]_0 [23]),
        .S(rst_int));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_OUT_INT_reg[0][23]_i_1 
       (.CI(\DATA_OUT_INT_reg[0][19]_i_1_n_0 ),
        .CO({\DATA_OUT_INT_reg[0][23]_i_1_n_0 ,\NLW_DATA_OUT_INT_reg[0][23]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(p_1_out__8[23:20]),
        .O(DIST[23:20]),
        .S({\DATA_OUT_INT[0][23]_i_2_n_0 ,\DATA_OUT_INT[0][23]_i_3_n_0 ,\DATA_OUT_INT[0][23]_i_4_n_0 ,\DATA_OUT_INT[0][23]_i_5_n_0 }));
  FDSE \DATA_OUT_INT_reg[0][24] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[24]),
        .Q(\DATA_OUT_INT_reg[0]_0 [24]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][25] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[25]),
        .Q(\DATA_OUT_INT_reg[0]_0 [25]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][26] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[26]),
        .Q(\DATA_OUT_INT_reg[0]_0 [26]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][27] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[27]),
        .Q(\DATA_OUT_INT_reg[0]_0 [27]),
        .S(rst_int));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_OUT_INT_reg[0][27]_i_1 
       (.CI(\DATA_OUT_INT_reg[0][23]_i_1_n_0 ),
        .CO({\DATA_OUT_INT_reg[0][27]_i_1_n_0 ,\NLW_DATA_OUT_INT_reg[0][27]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(p_1_out__8[27:24]),
        .O(DIST[27:24]),
        .S({\DATA_OUT_INT[0][27]_i_2_n_0 ,\DATA_OUT_INT[0][27]_i_3_n_0 ,\DATA_OUT_INT[0][27]_i_4_n_0 ,\DATA_OUT_INT[0][27]_i_5_n_0 }));
  FDSE \DATA_OUT_INT_reg[0][28] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[28]),
        .Q(\DATA_OUT_INT_reg[0]_0 [28]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][29] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[29]),
        .Q(\DATA_OUT_INT_reg[0]_0 [29]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[2]),
        .Q(\DATA_OUT_INT_reg[0]_0 [2]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][30] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[30]),
        .Q(\DATA_OUT_INT_reg[0]_0 [30]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][31] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[31]),
        .Q(\DATA_OUT_INT_reg[0]_0 [31]),
        .S(rst_int));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_OUT_INT_reg[0][31]_i_1 
       (.CI(\DATA_OUT_INT_reg[0][27]_i_1_n_0 ),
        .CO({\DATA_OUT_INT_reg[0][31]_i_1_n_0 ,\NLW_DATA_OUT_INT_reg[0][31]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(p_1_out__8[31:28]),
        .O(DIST[31:28]),
        .S({\DATA_OUT_INT[0][31]_i_2_n_0 ,\DATA_OUT_INT[0][31]_i_3_n_0 ,\DATA_OUT_INT[0][31]_i_4_n_0 ,\DATA_OUT_INT[0][31]_i_5_n_0 }));
  FDRE \DATA_OUT_INT_reg[0][32] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[32]),
        .Q(\DATA_OUT_INT_reg[0]_0 [32]),
        .R(rst_int));
  CARRY4 \DATA_OUT_INT_reg[0][32]_i_3 
       (.CI(\DATA_OUT_INT_reg[0][31]_i_1_n_0 ),
        .CO(DIST[32]),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  FDSE \DATA_OUT_INT_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[3]),
        .Q(\DATA_OUT_INT_reg[0]_0 [3]),
        .S(rst_int));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_OUT_INT_reg[0][3]_i_1 
       (.CI(\<const0> ),
        .CO({\DATA_OUT_INT_reg[0][3]_i_1_n_0 ,\NLW_DATA_OUT_INT_reg[0][3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__3_n_102,p_1_out__3_n_103,p_1_out__3_n_104,p_1_out__3_n_105}),
        .O(DIST[3:0]),
        .S({\DATA_OUT_INT[0][3]_i_2_n_0 ,\DATA_OUT_INT[0][3]_i_3_n_0 ,\DATA_OUT_INT[0][3]_i_4_n_0 ,\DATA_OUT_INT[0][3]_i_5_n_0 }));
  FDSE \DATA_OUT_INT_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[4]),
        .Q(\DATA_OUT_INT_reg[0]_0 [4]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[5]),
        .Q(\DATA_OUT_INT_reg[0]_0 [5]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[6]),
        .Q(\DATA_OUT_INT_reg[0]_0 [6]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[7]),
        .Q(\DATA_OUT_INT_reg[0]_0 [7]),
        .S(rst_int));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \DATA_OUT_INT_reg[0][7]_i_1 
       (.CI(\DATA_OUT_INT_reg[0][3]_i_1_n_0 ),
        .CO({\DATA_OUT_INT_reg[0][7]_i_1_n_0 ,\NLW_DATA_OUT_INT_reg[0][7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__3_n_98,p_1_out__3_n_99,p_1_out__3_n_100,p_1_out__3_n_101}),
        .O(DIST[7:4]),
        .S({\DATA_OUT_INT[0][7]_i_2_n_0 ,\DATA_OUT_INT[0][7]_i_3_n_0 ,\DATA_OUT_INT[0][7]_i_4_n_0 ,\DATA_OUT_INT[0][7]_i_5_n_0 }));
  FDSE \DATA_OUT_INT_reg[0][8] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[8]),
        .Q(\DATA_OUT_INT_reg[0]_0 [8]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[0][9] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(DIST[9]),
        .Q(\DATA_OUT_INT_reg[0]_0 [9]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [0]),
        .Q(\DATA_OUT_INT_reg[1]_1 [0]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][10] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [10]),
        .Q(\DATA_OUT_INT_reg[1]_1 [10]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][11] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [11]),
        .Q(\DATA_OUT_INT_reg[1]_1 [11]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][12] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [12]),
        .Q(\DATA_OUT_INT_reg[1]_1 [12]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][13] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [13]),
        .Q(\DATA_OUT_INT_reg[1]_1 [13]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][14] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [14]),
        .Q(\DATA_OUT_INT_reg[1]_1 [14]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][15] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [15]),
        .Q(\DATA_OUT_INT_reg[1]_1 [15]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][16] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [16]),
        .Q(\DATA_OUT_INT_reg[1]_1 [16]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][17] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [17]),
        .Q(\DATA_OUT_INT_reg[1]_1 [17]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][18] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [18]),
        .Q(\DATA_OUT_INT_reg[1]_1 [18]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][19] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [19]),
        .Q(\DATA_OUT_INT_reg[1]_1 [19]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [1]),
        .Q(\DATA_OUT_INT_reg[1]_1 [1]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][20] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [20]),
        .Q(\DATA_OUT_INT_reg[1]_1 [20]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][21] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [21]),
        .Q(\DATA_OUT_INT_reg[1]_1 [21]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][22] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [22]),
        .Q(\DATA_OUT_INT_reg[1]_1 [22]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][23] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [23]),
        .Q(\DATA_OUT_INT_reg[1]_1 [23]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][24] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [24]),
        .Q(\DATA_OUT_INT_reg[1]_1 [24]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][25] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [25]),
        .Q(\DATA_OUT_INT_reg[1]_1 [25]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][26] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [26]),
        .Q(\DATA_OUT_INT_reg[1]_1 [26]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][27] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [27]),
        .Q(\DATA_OUT_INT_reg[1]_1 [27]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][28] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [28]),
        .Q(\DATA_OUT_INT_reg[1]_1 [28]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][29] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [29]),
        .Q(\DATA_OUT_INT_reg[1]_1 [29]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [2]),
        .Q(\DATA_OUT_INT_reg[1]_1 [2]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][30] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [30]),
        .Q(\DATA_OUT_INT_reg[1]_1 [30]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][31] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [31]),
        .Q(\DATA_OUT_INT_reg[1]_1 [31]),
        .S(rst_int));
  FDRE \DATA_OUT_INT_reg[1][32] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [32]),
        .Q(\DATA_OUT_INT_reg[1]_1 [32]),
        .R(rst_int));
  FDSE \DATA_OUT_INT_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [3]),
        .Q(\DATA_OUT_INT_reg[1]_1 [3]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [4]),
        .Q(\DATA_OUT_INT_reg[1]_1 [4]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [5]),
        .Q(\DATA_OUT_INT_reg[1]_1 [5]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [6]),
        .Q(\DATA_OUT_INT_reg[1]_1 [6]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [7]),
        .Q(\DATA_OUT_INT_reg[1]_1 [7]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][8] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [8]),
        .Q(\DATA_OUT_INT_reg[1]_1 [8]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[1][9] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\DATA_IN_INT[1]_20 [9]),
        .Q(\DATA_OUT_INT_reg[1]_1 [9]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [0]),
        .Q(\DATA_OUT_INT_reg[2]_2 [0]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][10] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [10]),
        .Q(\DATA_OUT_INT_reg[2]_2 [10]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][11] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [11]),
        .Q(\DATA_OUT_INT_reg[2]_2 [11]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][12] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [12]),
        .Q(\DATA_OUT_INT_reg[2]_2 [12]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][13] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [13]),
        .Q(\DATA_OUT_INT_reg[2]_2 [13]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][14] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [14]),
        .Q(\DATA_OUT_INT_reg[2]_2 [14]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][15] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [15]),
        .Q(\DATA_OUT_INT_reg[2]_2 [15]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][16] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [16]),
        .Q(\DATA_OUT_INT_reg[2]_2 [16]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][17] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [17]),
        .Q(\DATA_OUT_INT_reg[2]_2 [17]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][18] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [18]),
        .Q(\DATA_OUT_INT_reg[2]_2 [18]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][19] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [19]),
        .Q(\DATA_OUT_INT_reg[2]_2 [19]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [1]),
        .Q(\DATA_OUT_INT_reg[2]_2 [1]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][20] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [20]),
        .Q(\DATA_OUT_INT_reg[2]_2 [20]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][21] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [21]),
        .Q(\DATA_OUT_INT_reg[2]_2 [21]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][22] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [22]),
        .Q(\DATA_OUT_INT_reg[2]_2 [22]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][23] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [23]),
        .Q(\DATA_OUT_INT_reg[2]_2 [23]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][24] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [24]),
        .Q(\DATA_OUT_INT_reg[2]_2 [24]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][25] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [25]),
        .Q(\DATA_OUT_INT_reg[2]_2 [25]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][26] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [26]),
        .Q(\DATA_OUT_INT_reg[2]_2 [26]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][27] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [27]),
        .Q(\DATA_OUT_INT_reg[2]_2 [27]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][28] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [28]),
        .Q(\DATA_OUT_INT_reg[2]_2 [28]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][29] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [29]),
        .Q(\DATA_OUT_INT_reg[2]_2 [29]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [2]),
        .Q(\DATA_OUT_INT_reg[2]_2 [2]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][30] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [30]),
        .Q(\DATA_OUT_INT_reg[2]_2 [30]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][31] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [31]),
        .Q(\DATA_OUT_INT_reg[2]_2 [31]),
        .S(rst_int));
  FDRE \DATA_OUT_INT_reg[2][32] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [32]),
        .Q(\DATA_OUT_INT_reg[2]_2 [32]),
        .R(rst_int));
  FDSE \DATA_OUT_INT_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [3]),
        .Q(\DATA_OUT_INT_reg[2]_2 [3]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [4]),
        .Q(\DATA_OUT_INT_reg[2]_2 [4]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [5]),
        .Q(\DATA_OUT_INT_reg[2]_2 [5]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [6]),
        .Q(\DATA_OUT_INT_reg[2]_2 [6]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [7]),
        .Q(\DATA_OUT_INT_reg[2]_2 [7]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][8] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [8]),
        .Q(\DATA_OUT_INT_reg[2]_2 [8]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[2][9] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\DATA_IN_INT[2]_21 [9]),
        .Q(\DATA_OUT_INT_reg[2]_2 [9]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [0]),
        .Q(\DATA_OUT_INT_reg[3]_3 [0]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][10] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [10]),
        .Q(\DATA_OUT_INT_reg[3]_3 [10]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][11] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [11]),
        .Q(\DATA_OUT_INT_reg[3]_3 [11]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][12] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [12]),
        .Q(\DATA_OUT_INT_reg[3]_3 [12]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][13] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [13]),
        .Q(\DATA_OUT_INT_reg[3]_3 [13]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][14] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [14]),
        .Q(\DATA_OUT_INT_reg[3]_3 [14]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][15] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [15]),
        .Q(\DATA_OUT_INT_reg[3]_3 [15]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][16] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [16]),
        .Q(\DATA_OUT_INT_reg[3]_3 [16]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][17] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [17]),
        .Q(\DATA_OUT_INT_reg[3]_3 [17]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][18] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [18]),
        .Q(\DATA_OUT_INT_reg[3]_3 [18]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][19] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [19]),
        .Q(\DATA_OUT_INT_reg[3]_3 [19]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [1]),
        .Q(\DATA_OUT_INT_reg[3]_3 [1]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][20] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [20]),
        .Q(\DATA_OUT_INT_reg[3]_3 [20]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][21] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [21]),
        .Q(\DATA_OUT_INT_reg[3]_3 [21]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][22] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [22]),
        .Q(\DATA_OUT_INT_reg[3]_3 [22]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][23] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [23]),
        .Q(\DATA_OUT_INT_reg[3]_3 [23]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][24] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [24]),
        .Q(\DATA_OUT_INT_reg[3]_3 [24]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][25] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [25]),
        .Q(\DATA_OUT_INT_reg[3]_3 [25]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][26] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [26]),
        .Q(\DATA_OUT_INT_reg[3]_3 [26]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][27] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [27]),
        .Q(\DATA_OUT_INT_reg[3]_3 [27]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][28] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [28]),
        .Q(\DATA_OUT_INT_reg[3]_3 [28]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][29] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [29]),
        .Q(\DATA_OUT_INT_reg[3]_3 [29]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [2]),
        .Q(\DATA_OUT_INT_reg[3]_3 [2]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][30] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [30]),
        .Q(\DATA_OUT_INT_reg[3]_3 [30]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][31] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [31]),
        .Q(\DATA_OUT_INT_reg[3]_3 [31]),
        .S(rst_int));
  FDRE \DATA_OUT_INT_reg[3][32] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [32]),
        .Q(\DATA_OUT_INT_reg[3]_3 [32]),
        .R(rst_int));
  FDSE \DATA_OUT_INT_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [3]),
        .Q(\DATA_OUT_INT_reg[3]_3 [3]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [4]),
        .Q(\DATA_OUT_INT_reg[3]_3 [4]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [5]),
        .Q(\DATA_OUT_INT_reg[3]_3 [5]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [6]),
        .Q(\DATA_OUT_INT_reg[3]_3 [6]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [7]),
        .Q(\DATA_OUT_INT_reg[3]_3 [7]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][8] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [8]),
        .Q(\DATA_OUT_INT_reg[3]_3 [8]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[3][9] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\DATA_IN_INT[3]_22 [9]),
        .Q(\DATA_OUT_INT_reg[3]_3 [9]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [0]),
        .Q(\DATA_OUT_INT_reg[4]_4 [0]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][10] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [10]),
        .Q(\DATA_OUT_INT_reg[4]_4 [10]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][11] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [11]),
        .Q(\DATA_OUT_INT_reg[4]_4 [11]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][12] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [12]),
        .Q(\DATA_OUT_INT_reg[4]_4 [12]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][13] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [13]),
        .Q(\DATA_OUT_INT_reg[4]_4 [13]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][14] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [14]),
        .Q(\DATA_OUT_INT_reg[4]_4 [14]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][15] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [15]),
        .Q(\DATA_OUT_INT_reg[4]_4 [15]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][16] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [16]),
        .Q(\DATA_OUT_INT_reg[4]_4 [16]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][17] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [17]),
        .Q(\DATA_OUT_INT_reg[4]_4 [17]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][18] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [18]),
        .Q(\DATA_OUT_INT_reg[4]_4 [18]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][19] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [19]),
        .Q(\DATA_OUT_INT_reg[4]_4 [19]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [1]),
        .Q(\DATA_OUT_INT_reg[4]_4 [1]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][20] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [20]),
        .Q(\DATA_OUT_INT_reg[4]_4 [20]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][21] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [21]),
        .Q(\DATA_OUT_INT_reg[4]_4 [21]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][22] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [22]),
        .Q(\DATA_OUT_INT_reg[4]_4 [22]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][23] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [23]),
        .Q(\DATA_OUT_INT_reg[4]_4 [23]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][24] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [24]),
        .Q(\DATA_OUT_INT_reg[4]_4 [24]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][25] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [25]),
        .Q(\DATA_OUT_INT_reg[4]_4 [25]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][26] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [26]),
        .Q(\DATA_OUT_INT_reg[4]_4 [26]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][27] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [27]),
        .Q(\DATA_OUT_INT_reg[4]_4 [27]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][28] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [28]),
        .Q(\DATA_OUT_INT_reg[4]_4 [28]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][29] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [29]),
        .Q(\DATA_OUT_INT_reg[4]_4 [29]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [2]),
        .Q(\DATA_OUT_INT_reg[4]_4 [2]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][30] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [30]),
        .Q(\DATA_OUT_INT_reg[4]_4 [30]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][31] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [31]),
        .Q(\DATA_OUT_INT_reg[4]_4 [31]),
        .S(rst_int));
  FDRE \DATA_OUT_INT_reg[4][32] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [32]),
        .Q(\DATA_OUT_INT_reg[4]_4 [32]),
        .R(rst_int));
  FDSE \DATA_OUT_INT_reg[4][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [3]),
        .Q(\DATA_OUT_INT_reg[4]_4 [3]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [4]),
        .Q(\DATA_OUT_INT_reg[4]_4 [4]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [5]),
        .Q(\DATA_OUT_INT_reg[4]_4 [5]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [6]),
        .Q(\DATA_OUT_INT_reg[4]_4 [6]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [7]),
        .Q(\DATA_OUT_INT_reg[4]_4 [7]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][8] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [8]),
        .Q(\DATA_OUT_INT_reg[4]_4 [8]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[4][9] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\DATA_IN_INT[4]_23 [9]),
        .Q(\DATA_OUT_INT_reg[4]_4 [9]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [0]),
        .Q(\DATA_OUT_INT_reg[5]_5 [0]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][10] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [10]),
        .Q(\DATA_OUT_INT_reg[5]_5 [10]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][11] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [11]),
        .Q(\DATA_OUT_INT_reg[5]_5 [11]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][12] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [12]),
        .Q(\DATA_OUT_INT_reg[5]_5 [12]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][13] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [13]),
        .Q(\DATA_OUT_INT_reg[5]_5 [13]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][14] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [14]),
        .Q(\DATA_OUT_INT_reg[5]_5 [14]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][15] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [15]),
        .Q(\DATA_OUT_INT_reg[5]_5 [15]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][16] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [16]),
        .Q(\DATA_OUT_INT_reg[5]_5 [16]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][17] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [17]),
        .Q(\DATA_OUT_INT_reg[5]_5 [17]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][18] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [18]),
        .Q(\DATA_OUT_INT_reg[5]_5 [18]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][19] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [19]),
        .Q(\DATA_OUT_INT_reg[5]_5 [19]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [1]),
        .Q(\DATA_OUT_INT_reg[5]_5 [1]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][20] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [20]),
        .Q(\DATA_OUT_INT_reg[5]_5 [20]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][21] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [21]),
        .Q(\DATA_OUT_INT_reg[5]_5 [21]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][22] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [22]),
        .Q(\DATA_OUT_INT_reg[5]_5 [22]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][23] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [23]),
        .Q(\DATA_OUT_INT_reg[5]_5 [23]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][24] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [24]),
        .Q(\DATA_OUT_INT_reg[5]_5 [24]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][25] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [25]),
        .Q(\DATA_OUT_INT_reg[5]_5 [25]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][26] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [26]),
        .Q(\DATA_OUT_INT_reg[5]_5 [26]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][27] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [27]),
        .Q(\DATA_OUT_INT_reg[5]_5 [27]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][28] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [28]),
        .Q(\DATA_OUT_INT_reg[5]_5 [28]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][29] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [29]),
        .Q(\DATA_OUT_INT_reg[5]_5 [29]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [2]),
        .Q(\DATA_OUT_INT_reg[5]_5 [2]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][30] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [30]),
        .Q(\DATA_OUT_INT_reg[5]_5 [30]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][31] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [31]),
        .Q(\DATA_OUT_INT_reg[5]_5 [31]),
        .S(rst_int));
  FDRE \DATA_OUT_INT_reg[5][32] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [32]),
        .Q(\DATA_OUT_INT_reg[5]_5 [32]),
        .R(rst_int));
  FDSE \DATA_OUT_INT_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [3]),
        .Q(\DATA_OUT_INT_reg[5]_5 [3]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [4]),
        .Q(\DATA_OUT_INT_reg[5]_5 [4]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [5]),
        .Q(\DATA_OUT_INT_reg[5]_5 [5]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [6]),
        .Q(\DATA_OUT_INT_reg[5]_5 [6]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [7]),
        .Q(\DATA_OUT_INT_reg[5]_5 [7]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][8] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [8]),
        .Q(\DATA_OUT_INT_reg[5]_5 [8]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[5][9] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\DATA_IN_INT[5]_24 [9]),
        .Q(\DATA_OUT_INT_reg[5]_5 [9]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [0]),
        .Q(\DATA_OUT_INT_reg[6]_6 [0]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][10] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [10]),
        .Q(\DATA_OUT_INT_reg[6]_6 [10]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][11] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [11]),
        .Q(\DATA_OUT_INT_reg[6]_6 [11]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][12] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [12]),
        .Q(\DATA_OUT_INT_reg[6]_6 [12]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][13] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [13]),
        .Q(\DATA_OUT_INT_reg[6]_6 [13]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][14] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [14]),
        .Q(\DATA_OUT_INT_reg[6]_6 [14]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][15] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [15]),
        .Q(\DATA_OUT_INT_reg[6]_6 [15]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][16] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [16]),
        .Q(\DATA_OUT_INT_reg[6]_6 [16]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][17] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [17]),
        .Q(\DATA_OUT_INT_reg[6]_6 [17]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][18] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [18]),
        .Q(\DATA_OUT_INT_reg[6]_6 [18]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][19] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [19]),
        .Q(\DATA_OUT_INT_reg[6]_6 [19]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [1]),
        .Q(\DATA_OUT_INT_reg[6]_6 [1]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][20] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [20]),
        .Q(\DATA_OUT_INT_reg[6]_6 [20]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][21] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [21]),
        .Q(\DATA_OUT_INT_reg[6]_6 [21]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][22] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [22]),
        .Q(\DATA_OUT_INT_reg[6]_6 [22]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][23] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [23]),
        .Q(\DATA_OUT_INT_reg[6]_6 [23]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][24] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [24]),
        .Q(\DATA_OUT_INT_reg[6]_6 [24]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][25] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [25]),
        .Q(\DATA_OUT_INT_reg[6]_6 [25]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][26] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [26]),
        .Q(\DATA_OUT_INT_reg[6]_6 [26]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][27] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [27]),
        .Q(\DATA_OUT_INT_reg[6]_6 [27]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][28] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [28]),
        .Q(\DATA_OUT_INT_reg[6]_6 [28]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][29] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [29]),
        .Q(\DATA_OUT_INT_reg[6]_6 [29]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [2]),
        .Q(\DATA_OUT_INT_reg[6]_6 [2]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][30] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [30]),
        .Q(\DATA_OUT_INT_reg[6]_6 [30]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][31] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [31]),
        .Q(\DATA_OUT_INT_reg[6]_6 [31]),
        .S(rst_int));
  FDRE \DATA_OUT_INT_reg[6][32] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [32]),
        .Q(\DATA_OUT_INT_reg[6]_6 [32]),
        .R(rst_int));
  FDSE \DATA_OUT_INT_reg[6][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [3]),
        .Q(\DATA_OUT_INT_reg[6]_6 [3]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [4]),
        .Q(\DATA_OUT_INT_reg[6]_6 [4]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [5]),
        .Q(\DATA_OUT_INT_reg[6]_6 [5]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [6]),
        .Q(\DATA_OUT_INT_reg[6]_6 [6]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [7]),
        .Q(\DATA_OUT_INT_reg[6]_6 [7]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][8] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [8]),
        .Q(\DATA_OUT_INT_reg[6]_6 [8]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[6][9] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\DATA_IN_INT[6]_25 [9]),
        .Q(\DATA_OUT_INT_reg[6]_6 [9]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [0]),
        .Q(\DATA_OUT_INT_reg[7]_7 [0]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][10] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [10]),
        .Q(\DATA_OUT_INT_reg[7]_7 [10]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][11] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [11]),
        .Q(\DATA_OUT_INT_reg[7]_7 [11]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][12] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [12]),
        .Q(\DATA_OUT_INT_reg[7]_7 [12]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][13] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [13]),
        .Q(\DATA_OUT_INT_reg[7]_7 [13]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][14] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [14]),
        .Q(\DATA_OUT_INT_reg[7]_7 [14]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][15] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [15]),
        .Q(\DATA_OUT_INT_reg[7]_7 [15]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][16] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [16]),
        .Q(\DATA_OUT_INT_reg[7]_7 [16]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][17] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [17]),
        .Q(\DATA_OUT_INT_reg[7]_7 [17]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][18] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [18]),
        .Q(\DATA_OUT_INT_reg[7]_7 [18]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][19] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [19]),
        .Q(\DATA_OUT_INT_reg[7]_7 [19]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [1]),
        .Q(\DATA_OUT_INT_reg[7]_7 [1]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][20] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [20]),
        .Q(\DATA_OUT_INT_reg[7]_7 [20]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][21] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [21]),
        .Q(\DATA_OUT_INT_reg[7]_7 [21]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][22] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [22]),
        .Q(\DATA_OUT_INT_reg[7]_7 [22]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][23] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [23]),
        .Q(\DATA_OUT_INT_reg[7]_7 [23]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][24] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [24]),
        .Q(\DATA_OUT_INT_reg[7]_7 [24]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][25] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [25]),
        .Q(\DATA_OUT_INT_reg[7]_7 [25]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][26] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [26]),
        .Q(\DATA_OUT_INT_reg[7]_7 [26]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][27] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [27]),
        .Q(\DATA_OUT_INT_reg[7]_7 [27]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][28] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [28]),
        .Q(\DATA_OUT_INT_reg[7]_7 [28]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][29] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [29]),
        .Q(\DATA_OUT_INT_reg[7]_7 [29]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [2]),
        .Q(\DATA_OUT_INT_reg[7]_7 [2]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][30] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [30]),
        .Q(\DATA_OUT_INT_reg[7]_7 [30]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][31] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [31]),
        .Q(\DATA_OUT_INT_reg[7]_7 [31]),
        .S(rst_int));
  FDRE \DATA_OUT_INT_reg[7][32] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [32]),
        .Q(\DATA_OUT_INT_reg[7]_7 [32]),
        .R(rst_int));
  FDSE \DATA_OUT_INT_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [3]),
        .Q(\DATA_OUT_INT_reg[7]_7 [3]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [4]),
        .Q(\DATA_OUT_INT_reg[7]_7 [4]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [5]),
        .Q(\DATA_OUT_INT_reg[7]_7 [5]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [6]),
        .Q(\DATA_OUT_INT_reg[7]_7 [6]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [7]),
        .Q(\DATA_OUT_INT_reg[7]_7 [7]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][8] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [8]),
        .Q(\DATA_OUT_INT_reg[7]_7 [8]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[7][9] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\DATA_IN_INT[7]_26 [9]),
        .Q(\DATA_OUT_INT_reg[7]_7 [9]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [0]),
        .Q(\DATA_OUT_INT_reg[8]_8 [0]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][10] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [10]),
        .Q(\DATA_OUT_INT_reg[8]_8 [10]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][11] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [11]),
        .Q(\DATA_OUT_INT_reg[8]_8 [11]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][12] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [12]),
        .Q(\DATA_OUT_INT_reg[8]_8 [12]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][13] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [13]),
        .Q(\DATA_OUT_INT_reg[8]_8 [13]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][14] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [14]),
        .Q(\DATA_OUT_INT_reg[8]_8 [14]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][15] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [15]),
        .Q(\DATA_OUT_INT_reg[8]_8 [15]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][16] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [16]),
        .Q(\DATA_OUT_INT_reg[8]_8 [16]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][17] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [17]),
        .Q(\DATA_OUT_INT_reg[8]_8 [17]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][18] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [18]),
        .Q(\DATA_OUT_INT_reg[8]_8 [18]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][19] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [19]),
        .Q(\DATA_OUT_INT_reg[8]_8 [19]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [1]),
        .Q(\DATA_OUT_INT_reg[8]_8 [1]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][20] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [20]),
        .Q(\DATA_OUT_INT_reg[8]_8 [20]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][21] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [21]),
        .Q(\DATA_OUT_INT_reg[8]_8 [21]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][22] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [22]),
        .Q(\DATA_OUT_INT_reg[8]_8 [22]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][23] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [23]),
        .Q(\DATA_OUT_INT_reg[8]_8 [23]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][24] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [24]),
        .Q(\DATA_OUT_INT_reg[8]_8 [24]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][25] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [25]),
        .Q(\DATA_OUT_INT_reg[8]_8 [25]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][26] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [26]),
        .Q(\DATA_OUT_INT_reg[8]_8 [26]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][27] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [27]),
        .Q(\DATA_OUT_INT_reg[8]_8 [27]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][28] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [28]),
        .Q(\DATA_OUT_INT_reg[8]_8 [28]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][29] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [29]),
        .Q(\DATA_OUT_INT_reg[8]_8 [29]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [2]),
        .Q(\DATA_OUT_INT_reg[8]_8 [2]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][30] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [30]),
        .Q(\DATA_OUT_INT_reg[8]_8 [30]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][31] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [31]),
        .Q(\DATA_OUT_INT_reg[8]_8 [31]),
        .S(rst_int));
  FDRE \DATA_OUT_INT_reg[8][32] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [32]),
        .Q(\DATA_OUT_INT_reg[8]_8 [32]),
        .R(rst_int));
  FDSE \DATA_OUT_INT_reg[8][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [3]),
        .Q(\DATA_OUT_INT_reg[8]_8 [3]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [4]),
        .Q(\DATA_OUT_INT_reg[8]_8 [4]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [5]),
        .Q(\DATA_OUT_INT_reg[8]_8 [5]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [6]),
        .Q(\DATA_OUT_INT_reg[8]_8 [6]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [7]),
        .Q(\DATA_OUT_INT_reg[8]_8 [7]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][8] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [8]),
        .Q(\DATA_OUT_INT_reg[8]_8 [8]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[8][9] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\DATA_IN_INT[8]_27 [9]),
        .Q(\DATA_OUT_INT_reg[8]_8 [9]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [0]),
        .Q(\DATA_OUT_INT_reg[9]_9 [0]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][10] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [10]),
        .Q(\DATA_OUT_INT_reg[9]_9 [10]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][11] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [11]),
        .Q(\DATA_OUT_INT_reg[9]_9 [11]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][12] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [12]),
        .Q(\DATA_OUT_INT_reg[9]_9 [12]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][13] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [13]),
        .Q(\DATA_OUT_INT_reg[9]_9 [13]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][14] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [14]),
        .Q(\DATA_OUT_INT_reg[9]_9 [14]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][15] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [15]),
        .Q(\DATA_OUT_INT_reg[9]_9 [15]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][16] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [16]),
        .Q(\DATA_OUT_INT_reg[9]_9 [16]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][17] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [17]),
        .Q(\DATA_OUT_INT_reg[9]_9 [17]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][18] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [18]),
        .Q(\DATA_OUT_INT_reg[9]_9 [18]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][19] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [19]),
        .Q(\DATA_OUT_INT_reg[9]_9 [19]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [1]),
        .Q(\DATA_OUT_INT_reg[9]_9 [1]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][20] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [20]),
        .Q(\DATA_OUT_INT_reg[9]_9 [20]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][21] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [21]),
        .Q(\DATA_OUT_INT_reg[9]_9 [21]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][22] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [22]),
        .Q(\DATA_OUT_INT_reg[9]_9 [22]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][23] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [23]),
        .Q(\DATA_OUT_INT_reg[9]_9 [23]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][24] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [24]),
        .Q(\DATA_OUT_INT_reg[9]_9 [24]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][25] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [25]),
        .Q(\DATA_OUT_INT_reg[9]_9 [25]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][26] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [26]),
        .Q(\DATA_OUT_INT_reg[9]_9 [26]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][27] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [27]),
        .Q(\DATA_OUT_INT_reg[9]_9 [27]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][28] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [28]),
        .Q(\DATA_OUT_INT_reg[9]_9 [28]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][29] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [29]),
        .Q(\DATA_OUT_INT_reg[9]_9 [29]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [2]),
        .Q(\DATA_OUT_INT_reg[9]_9 [2]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][30] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [30]),
        .Q(\DATA_OUT_INT_reg[9]_9 [30]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][31] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [31]),
        .Q(\DATA_OUT_INT_reg[9]_9 [31]),
        .S(rst_int));
  FDRE \DATA_OUT_INT_reg[9][32] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [32]),
        .Q(\DATA_OUT_INT_reg[9]_9 [32]),
        .R(rst_int));
  FDSE \DATA_OUT_INT_reg[9][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [3]),
        .Q(\DATA_OUT_INT_reg[9]_9 [3]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [4]),
        .Q(\DATA_OUT_INT_reg[9]_9 [4]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [5]),
        .Q(\DATA_OUT_INT_reg[9]_9 [5]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [6]),
        .Q(\DATA_OUT_INT_reg[9]_9 [6]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [7]),
        .Q(\DATA_OUT_INT_reg[9]_9 [7]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][8] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [8]),
        .Q(\DATA_OUT_INT_reg[9]_9 [8]),
        .S(rst_int));
  FDSE \DATA_OUT_INT_reg[9][9] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\DATA_IN_INT[9]_28 [9]),
        .Q(\DATA_OUT_INT_reg[9]_9 [9]),
        .S(rst_int));
  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_1
       (.P(VCC_2));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \c[9]0_carry 
       (.CI(\<const0> ),
        .CO({\c[9]0_carry_n_0 ,\NLW_c[9]0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\c[9]0_carry_i_1_n_0 ,\c[9]0_carry_i_2_n_0 ,\c[9]0_carry_i_3_n_0 ,\c[9]0_carry_i_4_n_0 }),
        .S({\c[9]0_carry_i_5_n_0 ,\c[9]0_carry_i_6_n_0 ,\c[9]0_carry_i_7_n_0 ,\c[9]0_carry_i_8_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \c[9]0_carry__0 
       (.CI(\c[9]0_carry_n_0 ),
        .CO({\c[9]0_carry__0_n_0 ,\NLW_c[9]0_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\c[9]0_carry__0_i_1_n_0 ,\c[9]0_carry__0_i_2_n_0 ,\c[9]0_carry__0_i_3_n_0 ,\c[9]0_carry__0_i_4_n_0 }),
        .S({\c[9]0_carry__0_i_5_n_0 ,\c[9]0_carry__0_i_6_n_0 ,\c[9]0_carry__0_i_7_n_0 ,\c[9]0_carry__0_i_8_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__0_i_1 
       (.I0(\DATA_OUT_INT_reg[9]_9 [14]),
        .I1(DIST[14]),
        .I2(DIST[15]),
        .I3(\DATA_OUT_INT_reg[9]_9 [15]),
        .O(\c[9]0_carry__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__0_i_2 
       (.I0(\DATA_OUT_INT_reg[9]_9 [12]),
        .I1(DIST[12]),
        .I2(DIST[13]),
        .I3(\DATA_OUT_INT_reg[9]_9 [13]),
        .O(\c[9]0_carry__0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__0_i_3 
       (.I0(\DATA_OUT_INT_reg[9]_9 [10]),
        .I1(DIST[10]),
        .I2(DIST[11]),
        .I3(\DATA_OUT_INT_reg[9]_9 [11]),
        .O(\c[9]0_carry__0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__0_i_4 
       (.I0(\DATA_OUT_INT_reg[9]_9 [8]),
        .I1(DIST[8]),
        .I2(DIST[9]),
        .I3(\DATA_OUT_INT_reg[9]_9 [9]),
        .O(\c[9]0_carry__0_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__0_i_5 
       (.I0(\DATA_OUT_INT_reg[9]_9 [14]),
        .I1(DIST[14]),
        .I2(\DATA_OUT_INT_reg[9]_9 [15]),
        .I3(DIST[15]),
        .O(\c[9]0_carry__0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__0_i_6 
       (.I0(\DATA_OUT_INT_reg[9]_9 [12]),
        .I1(DIST[12]),
        .I2(\DATA_OUT_INT_reg[9]_9 [13]),
        .I3(DIST[13]),
        .O(\c[9]0_carry__0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__0_i_7 
       (.I0(\DATA_OUT_INT_reg[9]_9 [10]),
        .I1(DIST[10]),
        .I2(\DATA_OUT_INT_reg[9]_9 [11]),
        .I3(DIST[11]),
        .O(\c[9]0_carry__0_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__0_i_8 
       (.I0(\DATA_OUT_INT_reg[9]_9 [8]),
        .I1(DIST[8]),
        .I2(\DATA_OUT_INT_reg[9]_9 [9]),
        .I3(DIST[9]),
        .O(\c[9]0_carry__0_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \c[9]0_carry__1 
       (.CI(\c[9]0_carry__0_n_0 ),
        .CO({\c[9]0_carry__1_n_0 ,\NLW_c[9]0_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\c[9]0_carry__1_i_1_n_0 ,\c[9]0_carry__1_i_2_n_0 ,\c[9]0_carry__1_i_3_n_0 ,\c[9]0_carry__1_i_4_n_0 }),
        .S({\c[9]0_carry__1_i_5_n_0 ,\c[9]0_carry__1_i_6_n_0 ,\c[9]0_carry__1_i_7_n_0 ,\c[9]0_carry__1_i_8_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__1_i_1 
       (.I0(\DATA_OUT_INT_reg[9]_9 [22]),
        .I1(DIST[22]),
        .I2(DIST[23]),
        .I3(\DATA_OUT_INT_reg[9]_9 [23]),
        .O(\c[9]0_carry__1_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__1_i_2 
       (.I0(\DATA_OUT_INT_reg[9]_9 [20]),
        .I1(DIST[20]),
        .I2(DIST[21]),
        .I3(\DATA_OUT_INT_reg[9]_9 [21]),
        .O(\c[9]0_carry__1_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__1_i_3 
       (.I0(\DATA_OUT_INT_reg[9]_9 [18]),
        .I1(DIST[18]),
        .I2(DIST[19]),
        .I3(\DATA_OUT_INT_reg[9]_9 [19]),
        .O(\c[9]0_carry__1_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__1_i_4 
       (.I0(\DATA_OUT_INT_reg[9]_9 [16]),
        .I1(DIST[16]),
        .I2(DIST[17]),
        .I3(\DATA_OUT_INT_reg[9]_9 [17]),
        .O(\c[9]0_carry__1_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__1_i_5 
       (.I0(\DATA_OUT_INT_reg[9]_9 [22]),
        .I1(DIST[22]),
        .I2(\DATA_OUT_INT_reg[9]_9 [23]),
        .I3(DIST[23]),
        .O(\c[9]0_carry__1_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__1_i_6 
       (.I0(\DATA_OUT_INT_reg[9]_9 [20]),
        .I1(DIST[20]),
        .I2(\DATA_OUT_INT_reg[9]_9 [21]),
        .I3(DIST[21]),
        .O(\c[9]0_carry__1_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__1_i_7 
       (.I0(\DATA_OUT_INT_reg[9]_9 [18]),
        .I1(DIST[18]),
        .I2(\DATA_OUT_INT_reg[9]_9 [19]),
        .I3(DIST[19]),
        .O(\c[9]0_carry__1_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__1_i_8 
       (.I0(\DATA_OUT_INT_reg[9]_9 [16]),
        .I1(DIST[16]),
        .I2(\DATA_OUT_INT_reg[9]_9 [17]),
        .I3(DIST[17]),
        .O(\c[9]0_carry__1_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \c[9]0_carry__2 
       (.CI(\c[9]0_carry__1_n_0 ),
        .CO({\c[9]0_carry__2_n_0 ,\NLW_c[9]0_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\c[9]0_carry__2_i_1_n_0 ,\c[9]0_carry__2_i_2_n_0 ,\c[9]0_carry__2_i_3_n_0 ,\c[9]0_carry__2_i_4_n_0 }),
        .S({\c[9]0_carry__2_i_5_n_0 ,\c[9]0_carry__2_i_6_n_0 ,\c[9]0_carry__2_i_7_n_0 ,\c[9]0_carry__2_i_8_n_0 }));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__2_i_1 
       (.I0(\DATA_OUT_INT_reg[9]_9 [30]),
        .I1(DIST[30]),
        .I2(DIST[31]),
        .I3(\DATA_OUT_INT_reg[9]_9 [31]),
        .O(\c[9]0_carry__2_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__2_i_2 
       (.I0(\DATA_OUT_INT_reg[9]_9 [28]),
        .I1(DIST[28]),
        .I2(DIST[29]),
        .I3(\DATA_OUT_INT_reg[9]_9 [29]),
        .O(\c[9]0_carry__2_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__2_i_3 
       (.I0(\DATA_OUT_INT_reg[9]_9 [26]),
        .I1(DIST[26]),
        .I2(DIST[27]),
        .I3(\DATA_OUT_INT_reg[9]_9 [27]),
        .O(\c[9]0_carry__2_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry__2_i_4 
       (.I0(\DATA_OUT_INT_reg[9]_9 [24]),
        .I1(DIST[24]),
        .I2(DIST[25]),
        .I3(\DATA_OUT_INT_reg[9]_9 [25]),
        .O(\c[9]0_carry__2_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__2_i_5 
       (.I0(\DATA_OUT_INT_reg[9]_9 [30]),
        .I1(DIST[30]),
        .I2(\DATA_OUT_INT_reg[9]_9 [31]),
        .I3(DIST[31]),
        .O(\c[9]0_carry__2_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__2_i_6 
       (.I0(\DATA_OUT_INT_reg[9]_9 [28]),
        .I1(DIST[28]),
        .I2(\DATA_OUT_INT_reg[9]_9 [29]),
        .I3(DIST[29]),
        .O(\c[9]0_carry__2_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__2_i_7 
       (.I0(\DATA_OUT_INT_reg[9]_9 [26]),
        .I1(DIST[26]),
        .I2(\DATA_OUT_INT_reg[9]_9 [27]),
        .I3(DIST[27]),
        .O(\c[9]0_carry__2_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry__2_i_8 
       (.I0(\DATA_OUT_INT_reg[9]_9 [24]),
        .I1(DIST[24]),
        .I2(\DATA_OUT_INT_reg[9]_9 [25]),
        .I3(DIST[25]),
        .O(\c[9]0_carry__2_i_8_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \c[9]0_carry__3 
       (.CI(\c[9]0_carry__2_n_0 ),
        .CO(\c[9]_47 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\c[9]0_carry__3_i_1_n_0 }),
        .S({\<const0> ,\<const0> ,\<const0> ,\c[9]0_carry__3_i_2_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \c[9]0_carry__3_i_1 
       (.I0(\DATA_OUT_INT_reg[9]_9 [32]),
        .I1(DIST[32]),
        .O(\c[9]0_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \c[9]0_carry__3_i_2 
       (.I0(DIST[32]),
        .I1(\DATA_OUT_INT_reg[9]_9 [32]),
        .O(\c[9]0_carry__3_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry_i_1 
       (.I0(\DATA_OUT_INT_reg[9]_9 [6]),
        .I1(DIST[6]),
        .I2(DIST[7]),
        .I3(\DATA_OUT_INT_reg[9]_9 [7]),
        .O(\c[9]0_carry_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry_i_2 
       (.I0(\DATA_OUT_INT_reg[9]_9 [4]),
        .I1(DIST[4]),
        .I2(DIST[5]),
        .I3(\DATA_OUT_INT_reg[9]_9 [5]),
        .O(\c[9]0_carry_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry_i_3 
       (.I0(\DATA_OUT_INT_reg[9]_9 [2]),
        .I1(DIST[2]),
        .I2(DIST[3]),
        .I3(\DATA_OUT_INT_reg[9]_9 [3]),
        .O(\c[9]0_carry_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \c[9]0_carry_i_4 
       (.I0(\DATA_OUT_INT_reg[9]_9 [0]),
        .I1(DIST[0]),
        .I2(DIST[1]),
        .I3(\DATA_OUT_INT_reg[9]_9 [1]),
        .O(\c[9]0_carry_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry_i_5 
       (.I0(\DATA_OUT_INT_reg[9]_9 [6]),
        .I1(DIST[6]),
        .I2(\DATA_OUT_INT_reg[9]_9 [7]),
        .I3(DIST[7]),
        .O(\c[9]0_carry_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry_i_6 
       (.I0(\DATA_OUT_INT_reg[9]_9 [4]),
        .I1(DIST[4]),
        .I2(\DATA_OUT_INT_reg[9]_9 [5]),
        .I3(DIST[5]),
        .O(\c[9]0_carry_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry_i_7 
       (.I0(\DATA_OUT_INT_reg[9]_9 [2]),
        .I1(DIST[2]),
        .I2(\DATA_OUT_INT_reg[9]_9 [3]),
        .I3(DIST[3]),
        .O(\c[9]0_carry_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \c[9]0_carry_i_8 
       (.I0(\DATA_OUT_INT_reg[9]_9 [0]),
        .I1(DIST[0]),
        .I2(\DATA_OUT_INT_reg[9]_9 [1]),
        .I3(DIST[1]),
        .O(\c[9]0_carry_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1
       (.I0(\DATA_OUT_INT_reg[1]_1 [14]),
        .I1(DIST[14]),
        .I2(DIST[15]),
        .I3(\DATA_OUT_INT_reg[1]_1 [15]),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [14]),
        .I1(DIST[14]),
        .I2(DIST[15]),
        .I3(\DATA_OUT_INT_reg[2]_2 [15]),
        .O(i__carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [14]),
        .I1(DIST[14]),
        .I2(DIST[15]),
        .I3(\DATA_OUT_INT_reg[3]_3 [15]),
        .O(i__carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__10
       (.I0(Q[7]),
        .I1(p_1_out__1_0[7]),
        .O(i__carry__0_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [14]),
        .I1(DIST[14]),
        .I2(DIST[15]),
        .I3(\DATA_OUT_INT_reg[4]_4 [15]),
        .O(i__carry__0_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [14]),
        .I1(DIST[14]),
        .I2(DIST[15]),
        .I3(\DATA_OUT_INT_reg[5]_5 [15]),
        .O(i__carry__0_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [14]),
        .I1(DIST[14]),
        .I2(DIST[15]),
        .I3(\DATA_OUT_INT_reg[6]_6 [15]),
        .O(i__carry__0_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [14]),
        .I1(DIST[14]),
        .I2(DIST[15]),
        .I3(\DATA_OUT_INT_reg[7]_7 [15]),
        .O(i__carry__0_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_1__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [14]),
        .I1(DIST[14]),
        .I2(DIST[15]),
        .I3(\DATA_OUT_INT_reg[8]_8 [15]),
        .O(i__carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__7
       (.I0(p_1_out__1_n_99),
        .I1(p_1_out_n_99),
        .O(i__carry__0_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__8
       (.I0(p_1_out__4_n_99),
        .I1(p_1_out__2_n_99),
        .O(i__carry__0_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__9
       (.I0(Q[23]),
        .I1(p_1_out__1_0[23]),
        .O(i__carry__0_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2
       (.I0(\DATA_OUT_INT_reg[1]_1 [12]),
        .I1(DIST[12]),
        .I2(DIST[13]),
        .I3(\DATA_OUT_INT_reg[1]_1 [13]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [12]),
        .I1(DIST[12]),
        .I2(DIST[13]),
        .I3(\DATA_OUT_INT_reg[2]_2 [13]),
        .O(i__carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [12]),
        .I1(DIST[12]),
        .I2(DIST[13]),
        .I3(\DATA_OUT_INT_reg[3]_3 [13]),
        .O(i__carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__10
       (.I0(Q[6]),
        .I1(p_1_out__1_0[6]),
        .O(i__carry__0_i_2__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [12]),
        .I1(DIST[12]),
        .I2(DIST[13]),
        .I3(\DATA_OUT_INT_reg[4]_4 [13]),
        .O(i__carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [12]),
        .I1(DIST[12]),
        .I2(DIST[13]),
        .I3(\DATA_OUT_INT_reg[5]_5 [13]),
        .O(i__carry__0_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [12]),
        .I1(DIST[12]),
        .I2(DIST[13]),
        .I3(\DATA_OUT_INT_reg[6]_6 [13]),
        .O(i__carry__0_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [12]),
        .I1(DIST[12]),
        .I2(DIST[13]),
        .I3(\DATA_OUT_INT_reg[7]_7 [13]),
        .O(i__carry__0_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [12]),
        .I1(DIST[12]),
        .I2(DIST[13]),
        .I3(\DATA_OUT_INT_reg[8]_8 [13]),
        .O(i__carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__7
       (.I0(p_1_out__1_n_100),
        .I1(p_1_out_n_100),
        .O(i__carry__0_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__8
       (.I0(p_1_out__4_n_100),
        .I1(p_1_out__2_n_100),
        .O(i__carry__0_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__9
       (.I0(Q[22]),
        .I1(p_1_out__1_0[22]),
        .O(i__carry__0_i_2__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3
       (.I0(\DATA_OUT_INT_reg[1]_1 [10]),
        .I1(DIST[10]),
        .I2(DIST[11]),
        .I3(\DATA_OUT_INT_reg[1]_1 [11]),
        .O(i__carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [10]),
        .I1(DIST[10]),
        .I2(DIST[11]),
        .I3(\DATA_OUT_INT_reg[2]_2 [11]),
        .O(i__carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [10]),
        .I1(DIST[10]),
        .I2(DIST[11]),
        .I3(\DATA_OUT_INT_reg[3]_3 [11]),
        .O(i__carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__10
       (.I0(Q[5]),
        .I1(p_1_out__1_0[5]),
        .O(i__carry__0_i_3__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [10]),
        .I1(DIST[10]),
        .I2(DIST[11]),
        .I3(\DATA_OUT_INT_reg[4]_4 [11]),
        .O(i__carry__0_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [10]),
        .I1(DIST[10]),
        .I2(DIST[11]),
        .I3(\DATA_OUT_INT_reg[5]_5 [11]),
        .O(i__carry__0_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [10]),
        .I1(DIST[10]),
        .I2(DIST[11]),
        .I3(\DATA_OUT_INT_reg[6]_6 [11]),
        .O(i__carry__0_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [10]),
        .I1(DIST[10]),
        .I2(DIST[11]),
        .I3(\DATA_OUT_INT_reg[7]_7 [11]),
        .O(i__carry__0_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [10]),
        .I1(DIST[10]),
        .I2(DIST[11]),
        .I3(\DATA_OUT_INT_reg[8]_8 [11]),
        .O(i__carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__7
       (.I0(p_1_out__1_n_101),
        .I1(p_1_out_n_101),
        .O(i__carry__0_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__8
       (.I0(p_1_out__4_n_101),
        .I1(p_1_out__2_n_101),
        .O(i__carry__0_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__9
       (.I0(Q[21]),
        .I1(p_1_out__1_0[21]),
        .O(i__carry__0_i_3__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4
       (.I0(\DATA_OUT_INT_reg[1]_1 [8]),
        .I1(DIST[8]),
        .I2(DIST[9]),
        .I3(\DATA_OUT_INT_reg[1]_1 [9]),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [8]),
        .I1(DIST[8]),
        .I2(DIST[9]),
        .I3(\DATA_OUT_INT_reg[2]_2 [9]),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [8]),
        .I1(DIST[8]),
        .I2(DIST[9]),
        .I3(\DATA_OUT_INT_reg[3]_3 [9]),
        .O(i__carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__10
       (.I0(Q[4]),
        .I1(p_1_out__1_0[4]),
        .O(i__carry__0_i_4__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [8]),
        .I1(DIST[8]),
        .I2(DIST[9]),
        .I3(\DATA_OUT_INT_reg[4]_4 [9]),
        .O(i__carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [8]),
        .I1(DIST[8]),
        .I2(DIST[9]),
        .I3(\DATA_OUT_INT_reg[5]_5 [9]),
        .O(i__carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [8]),
        .I1(DIST[8]),
        .I2(DIST[9]),
        .I3(\DATA_OUT_INT_reg[6]_6 [9]),
        .O(i__carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [8]),
        .I1(DIST[8]),
        .I2(DIST[9]),
        .I3(\DATA_OUT_INT_reg[7]_7 [9]),
        .O(i__carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_4__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [8]),
        .I1(DIST[8]),
        .I2(DIST[9]),
        .I3(\DATA_OUT_INT_reg[8]_8 [9]),
        .O(i__carry__0_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__7
       (.I0(p_1_out__1_n_102),
        .I1(p_1_out_n_102),
        .O(i__carry__0_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__8
       (.I0(p_1_out__4_n_102),
        .I1(p_1_out__2_n_102),
        .O(i__carry__0_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__9
       (.I0(Q[20]),
        .I1(p_1_out__1_0[20]),
        .O(i__carry__0_i_4__9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5
       (.I0(\DATA_OUT_INT_reg[1]_1 [14]),
        .I1(DIST[14]),
        .I2(\DATA_OUT_INT_reg[1]_1 [15]),
        .I3(DIST[15]),
        .O(i__carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [14]),
        .I1(DIST[14]),
        .I2(\DATA_OUT_INT_reg[2]_2 [15]),
        .I3(DIST[15]),
        .O(i__carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [14]),
        .I1(DIST[14]),
        .I2(\DATA_OUT_INT_reg[3]_3 [15]),
        .I3(DIST[15]),
        .O(i__carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [14]),
        .I1(DIST[14]),
        .I2(\DATA_OUT_INT_reg[4]_4 [15]),
        .I3(DIST[15]),
        .O(i__carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [14]),
        .I1(DIST[14]),
        .I2(\DATA_OUT_INT_reg[5]_5 [15]),
        .I3(DIST[15]),
        .O(i__carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [14]),
        .I1(DIST[14]),
        .I2(\DATA_OUT_INT_reg[6]_6 [15]),
        .I3(DIST[15]),
        .O(i__carry__0_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [14]),
        .I1(DIST[14]),
        .I2(\DATA_OUT_INT_reg[7]_7 [15]),
        .I3(DIST[15]),
        .O(i__carry__0_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [14]),
        .I1(DIST[14]),
        .I2(\DATA_OUT_INT_reg[8]_8 [15]),
        .I3(DIST[15]),
        .O(i__carry__0_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(\DATA_OUT_INT_reg[1]_1 [12]),
        .I1(DIST[12]),
        .I2(\DATA_OUT_INT_reg[1]_1 [13]),
        .I3(DIST[13]),
        .O(i__carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [12]),
        .I1(DIST[12]),
        .I2(\DATA_OUT_INT_reg[2]_2 [13]),
        .I3(DIST[13]),
        .O(i__carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [12]),
        .I1(DIST[12]),
        .I2(\DATA_OUT_INT_reg[3]_3 [13]),
        .I3(DIST[13]),
        .O(i__carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [12]),
        .I1(DIST[12]),
        .I2(\DATA_OUT_INT_reg[4]_4 [13]),
        .I3(DIST[13]),
        .O(i__carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [12]),
        .I1(DIST[12]),
        .I2(\DATA_OUT_INT_reg[5]_5 [13]),
        .I3(DIST[13]),
        .O(i__carry__0_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [12]),
        .I1(DIST[12]),
        .I2(\DATA_OUT_INT_reg[6]_6 [13]),
        .I3(DIST[13]),
        .O(i__carry__0_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [12]),
        .I1(DIST[12]),
        .I2(\DATA_OUT_INT_reg[7]_7 [13]),
        .I3(DIST[13]),
        .O(i__carry__0_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [12]),
        .I1(DIST[12]),
        .I2(\DATA_OUT_INT_reg[8]_8 [13]),
        .I3(DIST[13]),
        .O(i__carry__0_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7
       (.I0(\DATA_OUT_INT_reg[1]_1 [10]),
        .I1(DIST[10]),
        .I2(\DATA_OUT_INT_reg[1]_1 [11]),
        .I3(DIST[11]),
        .O(i__carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [10]),
        .I1(DIST[10]),
        .I2(\DATA_OUT_INT_reg[2]_2 [11]),
        .I3(DIST[11]),
        .O(i__carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [10]),
        .I1(DIST[10]),
        .I2(\DATA_OUT_INT_reg[3]_3 [11]),
        .I3(DIST[11]),
        .O(i__carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [10]),
        .I1(DIST[10]),
        .I2(\DATA_OUT_INT_reg[4]_4 [11]),
        .I3(DIST[11]),
        .O(i__carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [10]),
        .I1(DIST[10]),
        .I2(\DATA_OUT_INT_reg[5]_5 [11]),
        .I3(DIST[11]),
        .O(i__carry__0_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [10]),
        .I1(DIST[10]),
        .I2(\DATA_OUT_INT_reg[6]_6 [11]),
        .I3(DIST[11]),
        .O(i__carry__0_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [10]),
        .I1(DIST[10]),
        .I2(\DATA_OUT_INT_reg[7]_7 [11]),
        .I3(DIST[11]),
        .O(i__carry__0_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_7__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [10]),
        .I1(DIST[10]),
        .I2(\DATA_OUT_INT_reg[8]_8 [11]),
        .I3(DIST[11]),
        .O(i__carry__0_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8
       (.I0(\DATA_OUT_INT_reg[1]_1 [8]),
        .I1(DIST[8]),
        .I2(\DATA_OUT_INT_reg[1]_1 [9]),
        .I3(DIST[9]),
        .O(i__carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [8]),
        .I1(DIST[8]),
        .I2(\DATA_OUT_INT_reg[2]_2 [9]),
        .I3(DIST[9]),
        .O(i__carry__0_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [8]),
        .I1(DIST[8]),
        .I2(\DATA_OUT_INT_reg[3]_3 [9]),
        .I3(DIST[9]),
        .O(i__carry__0_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [8]),
        .I1(DIST[8]),
        .I2(\DATA_OUT_INT_reg[4]_4 [9]),
        .I3(DIST[9]),
        .O(i__carry__0_i_8__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [8]),
        .I1(DIST[8]),
        .I2(\DATA_OUT_INT_reg[5]_5 [9]),
        .I3(DIST[9]),
        .O(i__carry__0_i_8__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [8]),
        .I1(DIST[8]),
        .I2(\DATA_OUT_INT_reg[6]_6 [9]),
        .I3(DIST[9]),
        .O(i__carry__0_i_8__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [8]),
        .I1(DIST[8]),
        .I2(\DATA_OUT_INT_reg[7]_7 [9]),
        .I3(DIST[9]),
        .O(i__carry__0_i_8__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_8__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [8]),
        .I1(DIST[8]),
        .I2(\DATA_OUT_INT_reg[8]_8 [9]),
        .I3(DIST[9]),
        .O(i__carry__0_i_8__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1
       (.I0(\DATA_OUT_INT_reg[1]_1 [22]),
        .I1(DIST[22]),
        .I2(DIST[23]),
        .I3(\DATA_OUT_INT_reg[1]_1 [23]),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [22]),
        .I1(DIST[22]),
        .I2(DIST[23]),
        .I3(\DATA_OUT_INT_reg[2]_2 [23]),
        .O(i__carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [22]),
        .I1(DIST[22]),
        .I2(DIST[23]),
        .I3(\DATA_OUT_INT_reg[3]_3 [23]),
        .O(i__carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__10
       (.I0(Q[11]),
        .I1(p_1_out__1_0[11]),
        .O(i__carry__1_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [22]),
        .I1(DIST[22]),
        .I2(DIST[23]),
        .I3(\DATA_OUT_INT_reg[4]_4 [23]),
        .O(i__carry__1_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [22]),
        .I1(DIST[22]),
        .I2(DIST[23]),
        .I3(\DATA_OUT_INT_reg[5]_5 [23]),
        .O(i__carry__1_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [22]),
        .I1(DIST[22]),
        .I2(DIST[23]),
        .I3(\DATA_OUT_INT_reg[6]_6 [23]),
        .O(i__carry__1_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [22]),
        .I1(DIST[22]),
        .I2(DIST[23]),
        .I3(\DATA_OUT_INT_reg[7]_7 [23]),
        .O(i__carry__1_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_1__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [22]),
        .I1(DIST[22]),
        .I2(DIST[23]),
        .I3(\DATA_OUT_INT_reg[8]_8 [23]),
        .O(i__carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__7
       (.I0(p_1_out__1_n_95),
        .I1(p_1_out_n_95),
        .O(i__carry__1_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__8
       (.I0(p_1_out__4_n_95),
        .I1(p_1_out__2_n_95),
        .O(i__carry__1_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__9
       (.I0(Q[27]),
        .I1(p_1_out__1_0[27]),
        .O(i__carry__1_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2
       (.I0(\DATA_OUT_INT_reg[1]_1 [20]),
        .I1(DIST[20]),
        .I2(DIST[21]),
        .I3(\DATA_OUT_INT_reg[1]_1 [21]),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [20]),
        .I1(DIST[20]),
        .I2(DIST[21]),
        .I3(\DATA_OUT_INT_reg[2]_2 [21]),
        .O(i__carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [20]),
        .I1(DIST[20]),
        .I2(DIST[21]),
        .I3(\DATA_OUT_INT_reg[3]_3 [21]),
        .O(i__carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__10
       (.I0(Q[10]),
        .I1(p_1_out__1_0[10]),
        .O(i__carry__1_i_2__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [20]),
        .I1(DIST[20]),
        .I2(DIST[21]),
        .I3(\DATA_OUT_INT_reg[4]_4 [21]),
        .O(i__carry__1_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [20]),
        .I1(DIST[20]),
        .I2(DIST[21]),
        .I3(\DATA_OUT_INT_reg[5]_5 [21]),
        .O(i__carry__1_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [20]),
        .I1(DIST[20]),
        .I2(DIST[21]),
        .I3(\DATA_OUT_INT_reg[6]_6 [21]),
        .O(i__carry__1_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [20]),
        .I1(DIST[20]),
        .I2(DIST[21]),
        .I3(\DATA_OUT_INT_reg[7]_7 [21]),
        .O(i__carry__1_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_2__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [20]),
        .I1(DIST[20]),
        .I2(DIST[21]),
        .I3(\DATA_OUT_INT_reg[8]_8 [21]),
        .O(i__carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__7
       (.I0(p_1_out__1_n_96),
        .I1(p_1_out_n_96),
        .O(i__carry__1_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__8
       (.I0(p_1_out__4_n_96),
        .I1(p_1_out__2_n_96),
        .O(i__carry__1_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__9
       (.I0(Q[26]),
        .I1(p_1_out__1_0[26]),
        .O(i__carry__1_i_2__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3
       (.I0(\DATA_OUT_INT_reg[1]_1 [18]),
        .I1(DIST[18]),
        .I2(DIST[19]),
        .I3(\DATA_OUT_INT_reg[1]_1 [19]),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [18]),
        .I1(DIST[18]),
        .I2(DIST[19]),
        .I3(\DATA_OUT_INT_reg[2]_2 [19]),
        .O(i__carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [18]),
        .I1(DIST[18]),
        .I2(DIST[19]),
        .I3(\DATA_OUT_INT_reg[3]_3 [19]),
        .O(i__carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__10
       (.I0(Q[9]),
        .I1(p_1_out__1_0[9]),
        .O(i__carry__1_i_3__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [18]),
        .I1(DIST[18]),
        .I2(DIST[19]),
        .I3(\DATA_OUT_INT_reg[4]_4 [19]),
        .O(i__carry__1_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [18]),
        .I1(DIST[18]),
        .I2(DIST[19]),
        .I3(\DATA_OUT_INT_reg[5]_5 [19]),
        .O(i__carry__1_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [18]),
        .I1(DIST[18]),
        .I2(DIST[19]),
        .I3(\DATA_OUT_INT_reg[6]_6 [19]),
        .O(i__carry__1_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [18]),
        .I1(DIST[18]),
        .I2(DIST[19]),
        .I3(\DATA_OUT_INT_reg[7]_7 [19]),
        .O(i__carry__1_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_3__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [18]),
        .I1(DIST[18]),
        .I2(DIST[19]),
        .I3(\DATA_OUT_INT_reg[8]_8 [19]),
        .O(i__carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__7
       (.I0(p_1_out__1_n_97),
        .I1(p_1_out_n_97),
        .O(i__carry__1_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__8
       (.I0(p_1_out__4_n_97),
        .I1(p_1_out__2_n_97),
        .O(i__carry__1_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__9
       (.I0(Q[25]),
        .I1(p_1_out__1_0[25]),
        .O(i__carry__1_i_3__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4
       (.I0(\DATA_OUT_INT_reg[1]_1 [16]),
        .I1(DIST[16]),
        .I2(DIST[17]),
        .I3(\DATA_OUT_INT_reg[1]_1 [17]),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [16]),
        .I1(DIST[16]),
        .I2(DIST[17]),
        .I3(\DATA_OUT_INT_reg[2]_2 [17]),
        .O(i__carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [16]),
        .I1(DIST[16]),
        .I2(DIST[17]),
        .I3(\DATA_OUT_INT_reg[3]_3 [17]),
        .O(i__carry__1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__10
       (.I0(Q[8]),
        .I1(p_1_out__1_0[8]),
        .O(i__carry__1_i_4__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [16]),
        .I1(DIST[16]),
        .I2(DIST[17]),
        .I3(\DATA_OUT_INT_reg[4]_4 [17]),
        .O(i__carry__1_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [16]),
        .I1(DIST[16]),
        .I2(DIST[17]),
        .I3(\DATA_OUT_INT_reg[5]_5 [17]),
        .O(i__carry__1_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [16]),
        .I1(DIST[16]),
        .I2(DIST[17]),
        .I3(\DATA_OUT_INT_reg[6]_6 [17]),
        .O(i__carry__1_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [16]),
        .I1(DIST[16]),
        .I2(DIST[17]),
        .I3(\DATA_OUT_INT_reg[7]_7 [17]),
        .O(i__carry__1_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__1_i_4__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [16]),
        .I1(DIST[16]),
        .I2(DIST[17]),
        .I3(\DATA_OUT_INT_reg[8]_8 [17]),
        .O(i__carry__1_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__7
       (.I0(p_1_out__1_n_98),
        .I1(p_1_out_n_98),
        .O(i__carry__1_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__8
       (.I0(p_1_out__4_n_98),
        .I1(p_1_out__2_n_98),
        .O(i__carry__1_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__9
       (.I0(Q[24]),
        .I1(p_1_out__1_0[24]),
        .O(i__carry__1_i_4__9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5
       (.I0(\DATA_OUT_INT_reg[1]_1 [22]),
        .I1(DIST[22]),
        .I2(\DATA_OUT_INT_reg[1]_1 [23]),
        .I3(DIST[23]),
        .O(i__carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [22]),
        .I1(DIST[22]),
        .I2(\DATA_OUT_INT_reg[2]_2 [23]),
        .I3(DIST[23]),
        .O(i__carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [22]),
        .I1(DIST[22]),
        .I2(\DATA_OUT_INT_reg[3]_3 [23]),
        .I3(DIST[23]),
        .O(i__carry__1_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [22]),
        .I1(DIST[22]),
        .I2(\DATA_OUT_INT_reg[4]_4 [23]),
        .I3(DIST[23]),
        .O(i__carry__1_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [22]),
        .I1(DIST[22]),
        .I2(\DATA_OUT_INT_reg[5]_5 [23]),
        .I3(DIST[23]),
        .O(i__carry__1_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [22]),
        .I1(DIST[22]),
        .I2(\DATA_OUT_INT_reg[6]_6 [23]),
        .I3(DIST[23]),
        .O(i__carry__1_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [22]),
        .I1(DIST[22]),
        .I2(\DATA_OUT_INT_reg[7]_7 [23]),
        .I3(DIST[23]),
        .O(i__carry__1_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_5__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [22]),
        .I1(DIST[22]),
        .I2(\DATA_OUT_INT_reg[8]_8 [23]),
        .I3(DIST[23]),
        .O(i__carry__1_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6
       (.I0(\DATA_OUT_INT_reg[1]_1 [20]),
        .I1(DIST[20]),
        .I2(\DATA_OUT_INT_reg[1]_1 [21]),
        .I3(DIST[21]),
        .O(i__carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [20]),
        .I1(DIST[20]),
        .I2(\DATA_OUT_INT_reg[2]_2 [21]),
        .I3(DIST[21]),
        .O(i__carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [20]),
        .I1(DIST[20]),
        .I2(\DATA_OUT_INT_reg[3]_3 [21]),
        .I3(DIST[21]),
        .O(i__carry__1_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [20]),
        .I1(DIST[20]),
        .I2(\DATA_OUT_INT_reg[4]_4 [21]),
        .I3(DIST[21]),
        .O(i__carry__1_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [20]),
        .I1(DIST[20]),
        .I2(\DATA_OUT_INT_reg[5]_5 [21]),
        .I3(DIST[21]),
        .O(i__carry__1_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [20]),
        .I1(DIST[20]),
        .I2(\DATA_OUT_INT_reg[6]_6 [21]),
        .I3(DIST[21]),
        .O(i__carry__1_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [20]),
        .I1(DIST[20]),
        .I2(\DATA_OUT_INT_reg[7]_7 [21]),
        .I3(DIST[21]),
        .O(i__carry__1_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_6__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [20]),
        .I1(DIST[20]),
        .I2(\DATA_OUT_INT_reg[8]_8 [21]),
        .I3(DIST[21]),
        .O(i__carry__1_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7
       (.I0(\DATA_OUT_INT_reg[1]_1 [18]),
        .I1(DIST[18]),
        .I2(\DATA_OUT_INT_reg[1]_1 [19]),
        .I3(DIST[19]),
        .O(i__carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [18]),
        .I1(DIST[18]),
        .I2(\DATA_OUT_INT_reg[2]_2 [19]),
        .I3(DIST[19]),
        .O(i__carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [18]),
        .I1(DIST[18]),
        .I2(\DATA_OUT_INT_reg[3]_3 [19]),
        .I3(DIST[19]),
        .O(i__carry__1_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [18]),
        .I1(DIST[18]),
        .I2(\DATA_OUT_INT_reg[4]_4 [19]),
        .I3(DIST[19]),
        .O(i__carry__1_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [18]),
        .I1(DIST[18]),
        .I2(\DATA_OUT_INT_reg[5]_5 [19]),
        .I3(DIST[19]),
        .O(i__carry__1_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [18]),
        .I1(DIST[18]),
        .I2(\DATA_OUT_INT_reg[6]_6 [19]),
        .I3(DIST[19]),
        .O(i__carry__1_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [18]),
        .I1(DIST[18]),
        .I2(\DATA_OUT_INT_reg[7]_7 [19]),
        .I3(DIST[19]),
        .O(i__carry__1_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_7__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [18]),
        .I1(DIST[18]),
        .I2(\DATA_OUT_INT_reg[8]_8 [19]),
        .I3(DIST[19]),
        .O(i__carry__1_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8
       (.I0(\DATA_OUT_INT_reg[1]_1 [16]),
        .I1(DIST[16]),
        .I2(\DATA_OUT_INT_reg[1]_1 [17]),
        .I3(DIST[17]),
        .O(i__carry__1_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [16]),
        .I1(DIST[16]),
        .I2(\DATA_OUT_INT_reg[2]_2 [17]),
        .I3(DIST[17]),
        .O(i__carry__1_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [16]),
        .I1(DIST[16]),
        .I2(\DATA_OUT_INT_reg[3]_3 [17]),
        .I3(DIST[17]),
        .O(i__carry__1_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [16]),
        .I1(DIST[16]),
        .I2(\DATA_OUT_INT_reg[4]_4 [17]),
        .I3(DIST[17]),
        .O(i__carry__1_i_8__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [16]),
        .I1(DIST[16]),
        .I2(\DATA_OUT_INT_reg[5]_5 [17]),
        .I3(DIST[17]),
        .O(i__carry__1_i_8__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [16]),
        .I1(DIST[16]),
        .I2(\DATA_OUT_INT_reg[6]_6 [17]),
        .I3(DIST[17]),
        .O(i__carry__1_i_8__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [16]),
        .I1(DIST[16]),
        .I2(\DATA_OUT_INT_reg[7]_7 [17]),
        .I3(DIST[17]),
        .O(i__carry__1_i_8__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__1_i_8__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [16]),
        .I1(DIST[16]),
        .I2(\DATA_OUT_INT_reg[8]_8 [17]),
        .I3(DIST[17]),
        .O(i__carry__1_i_8__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1
       (.I0(\DATA_OUT_INT_reg[1]_1 [30]),
        .I1(DIST[30]),
        .I2(DIST[31]),
        .I3(\DATA_OUT_INT_reg[1]_1 [31]),
        .O(i__carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [30]),
        .I1(DIST[30]),
        .I2(DIST[31]),
        .I3(\DATA_OUT_INT_reg[2]_2 [31]),
        .O(i__carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [30]),
        .I1(DIST[30]),
        .I2(DIST[31]),
        .I3(\DATA_OUT_INT_reg[3]_3 [31]),
        .O(i__carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__10
       (.I0(Q[15]),
        .I1(p_1_out__1_0[15]),
        .O(i__carry__2_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [30]),
        .I1(DIST[30]),
        .I2(DIST[31]),
        .I3(\DATA_OUT_INT_reg[4]_4 [31]),
        .O(i__carry__2_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [30]),
        .I1(DIST[30]),
        .I2(DIST[31]),
        .I3(\DATA_OUT_INT_reg[5]_5 [31]),
        .O(i__carry__2_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [30]),
        .I1(DIST[30]),
        .I2(DIST[31]),
        .I3(\DATA_OUT_INT_reg[6]_6 [31]),
        .O(i__carry__2_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [30]),
        .I1(DIST[30]),
        .I2(DIST[31]),
        .I3(\DATA_OUT_INT_reg[7]_7 [31]),
        .O(i__carry__2_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_1__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [30]),
        .I1(DIST[30]),
        .I2(DIST[31]),
        .I3(\DATA_OUT_INT_reg[8]_8 [31]),
        .O(i__carry__2_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1__7
       (.I0(p_1_out__1_n_91),
        .I1(p_1_out_n_91),
        .O(i__carry__2_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_1__8
       (.I0(p_1_out__4_n_91),
        .I1(p_1_out__2_n_91),
        .O(i__carry__2_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__9
       (.I0(Q[31]),
        .I1(p_1_out__1_0[31]),
        .O(i__carry__2_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2
       (.I0(\DATA_OUT_INT_reg[1]_1 [28]),
        .I1(DIST[28]),
        .I2(DIST[29]),
        .I3(\DATA_OUT_INT_reg[1]_1 [29]),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [28]),
        .I1(DIST[28]),
        .I2(DIST[29]),
        .I3(\DATA_OUT_INT_reg[2]_2 [29]),
        .O(i__carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [28]),
        .I1(DIST[28]),
        .I2(DIST[29]),
        .I3(\DATA_OUT_INT_reg[3]_3 [29]),
        .O(i__carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__10
       (.I0(Q[14]),
        .I1(p_1_out__1_0[14]),
        .O(i__carry__2_i_2__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [28]),
        .I1(DIST[28]),
        .I2(DIST[29]),
        .I3(\DATA_OUT_INT_reg[4]_4 [29]),
        .O(i__carry__2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [28]),
        .I1(DIST[28]),
        .I2(DIST[29]),
        .I3(\DATA_OUT_INT_reg[5]_5 [29]),
        .O(i__carry__2_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [28]),
        .I1(DIST[28]),
        .I2(DIST[29]),
        .I3(\DATA_OUT_INT_reg[6]_6 [29]),
        .O(i__carry__2_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [28]),
        .I1(DIST[28]),
        .I2(DIST[29]),
        .I3(\DATA_OUT_INT_reg[7]_7 [29]),
        .O(i__carry__2_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_2__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [28]),
        .I1(DIST[28]),
        .I2(DIST[29]),
        .I3(\DATA_OUT_INT_reg[8]_8 [29]),
        .O(i__carry__2_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__7
       (.I0(p_1_out__1_n_92),
        .I1(p_1_out_n_92),
        .O(i__carry__2_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__8
       (.I0(p_1_out__4_n_92),
        .I1(p_1_out__2_n_92),
        .O(i__carry__2_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__9
       (.I0(Q[30]),
        .I1(p_1_out__1_0[30]),
        .O(i__carry__2_i_2__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3
       (.I0(\DATA_OUT_INT_reg[1]_1 [26]),
        .I1(DIST[26]),
        .I2(DIST[27]),
        .I3(\DATA_OUT_INT_reg[1]_1 [27]),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [26]),
        .I1(DIST[26]),
        .I2(DIST[27]),
        .I3(\DATA_OUT_INT_reg[2]_2 [27]),
        .O(i__carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [26]),
        .I1(DIST[26]),
        .I2(DIST[27]),
        .I3(\DATA_OUT_INT_reg[3]_3 [27]),
        .O(i__carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__10
       (.I0(Q[13]),
        .I1(p_1_out__1_0[13]),
        .O(i__carry__2_i_3__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [26]),
        .I1(DIST[26]),
        .I2(DIST[27]),
        .I3(\DATA_OUT_INT_reg[4]_4 [27]),
        .O(i__carry__2_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [26]),
        .I1(DIST[26]),
        .I2(DIST[27]),
        .I3(\DATA_OUT_INT_reg[5]_5 [27]),
        .O(i__carry__2_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [26]),
        .I1(DIST[26]),
        .I2(DIST[27]),
        .I3(\DATA_OUT_INT_reg[6]_6 [27]),
        .O(i__carry__2_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [26]),
        .I1(DIST[26]),
        .I2(DIST[27]),
        .I3(\DATA_OUT_INT_reg[7]_7 [27]),
        .O(i__carry__2_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_3__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [26]),
        .I1(DIST[26]),
        .I2(DIST[27]),
        .I3(\DATA_OUT_INT_reg[8]_8 [27]),
        .O(i__carry__2_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__7
       (.I0(p_1_out__1_n_93),
        .I1(p_1_out_n_93),
        .O(i__carry__2_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__8
       (.I0(p_1_out__4_n_93),
        .I1(p_1_out__2_n_93),
        .O(i__carry__2_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__9
       (.I0(Q[29]),
        .I1(p_1_out__1_0[29]),
        .O(i__carry__2_i_3__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4
       (.I0(\DATA_OUT_INT_reg[1]_1 [24]),
        .I1(DIST[24]),
        .I2(DIST[25]),
        .I3(\DATA_OUT_INT_reg[1]_1 [25]),
        .O(i__carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [24]),
        .I1(DIST[24]),
        .I2(DIST[25]),
        .I3(\DATA_OUT_INT_reg[2]_2 [25]),
        .O(i__carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [24]),
        .I1(DIST[24]),
        .I2(DIST[25]),
        .I3(\DATA_OUT_INT_reg[3]_3 [25]),
        .O(i__carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__10
       (.I0(Q[12]),
        .I1(p_1_out__1_0[12]),
        .O(i__carry__2_i_4__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [24]),
        .I1(DIST[24]),
        .I2(DIST[25]),
        .I3(\DATA_OUT_INT_reg[4]_4 [25]),
        .O(i__carry__2_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [24]),
        .I1(DIST[24]),
        .I2(DIST[25]),
        .I3(\DATA_OUT_INT_reg[5]_5 [25]),
        .O(i__carry__2_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [24]),
        .I1(DIST[24]),
        .I2(DIST[25]),
        .I3(\DATA_OUT_INT_reg[6]_6 [25]),
        .O(i__carry__2_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [24]),
        .I1(DIST[24]),
        .I2(DIST[25]),
        .I3(\DATA_OUT_INT_reg[7]_7 [25]),
        .O(i__carry__2_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__2_i_4__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [24]),
        .I1(DIST[24]),
        .I2(DIST[25]),
        .I3(\DATA_OUT_INT_reg[8]_8 [25]),
        .O(i__carry__2_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__7
       (.I0(p_1_out__1_n_94),
        .I1(p_1_out_n_94),
        .O(i__carry__2_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__8
       (.I0(p_1_out__4_n_94),
        .I1(p_1_out__2_n_94),
        .O(i__carry__2_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__9
       (.I0(Q[28]),
        .I1(p_1_out__1_0[28]),
        .O(i__carry__2_i_4__9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5
       (.I0(\DATA_OUT_INT_reg[1]_1 [30]),
        .I1(DIST[30]),
        .I2(\DATA_OUT_INT_reg[1]_1 [31]),
        .I3(DIST[31]),
        .O(i__carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [30]),
        .I1(DIST[30]),
        .I2(\DATA_OUT_INT_reg[2]_2 [31]),
        .I3(DIST[31]),
        .O(i__carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [30]),
        .I1(DIST[30]),
        .I2(\DATA_OUT_INT_reg[3]_3 [31]),
        .I3(DIST[31]),
        .O(i__carry__2_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [30]),
        .I1(DIST[30]),
        .I2(\DATA_OUT_INT_reg[4]_4 [31]),
        .I3(DIST[31]),
        .O(i__carry__2_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [30]),
        .I1(DIST[30]),
        .I2(\DATA_OUT_INT_reg[5]_5 [31]),
        .I3(DIST[31]),
        .O(i__carry__2_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [30]),
        .I1(DIST[30]),
        .I2(\DATA_OUT_INT_reg[6]_6 [31]),
        .I3(DIST[31]),
        .O(i__carry__2_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [30]),
        .I1(DIST[30]),
        .I2(\DATA_OUT_INT_reg[7]_7 [31]),
        .I3(DIST[31]),
        .O(i__carry__2_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_5__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [30]),
        .I1(DIST[30]),
        .I2(\DATA_OUT_INT_reg[8]_8 [31]),
        .I3(DIST[31]),
        .O(i__carry__2_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6
       (.I0(\DATA_OUT_INT_reg[1]_1 [28]),
        .I1(DIST[28]),
        .I2(\DATA_OUT_INT_reg[1]_1 [29]),
        .I3(DIST[29]),
        .O(i__carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [28]),
        .I1(DIST[28]),
        .I2(\DATA_OUT_INT_reg[2]_2 [29]),
        .I3(DIST[29]),
        .O(i__carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [28]),
        .I1(DIST[28]),
        .I2(\DATA_OUT_INT_reg[3]_3 [29]),
        .I3(DIST[29]),
        .O(i__carry__2_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [28]),
        .I1(DIST[28]),
        .I2(\DATA_OUT_INT_reg[4]_4 [29]),
        .I3(DIST[29]),
        .O(i__carry__2_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [28]),
        .I1(DIST[28]),
        .I2(\DATA_OUT_INT_reg[5]_5 [29]),
        .I3(DIST[29]),
        .O(i__carry__2_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [28]),
        .I1(DIST[28]),
        .I2(\DATA_OUT_INT_reg[6]_6 [29]),
        .I3(DIST[29]),
        .O(i__carry__2_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [28]),
        .I1(DIST[28]),
        .I2(\DATA_OUT_INT_reg[7]_7 [29]),
        .I3(DIST[29]),
        .O(i__carry__2_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_6__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [28]),
        .I1(DIST[28]),
        .I2(\DATA_OUT_INT_reg[8]_8 [29]),
        .I3(DIST[29]),
        .O(i__carry__2_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7
       (.I0(\DATA_OUT_INT_reg[1]_1 [26]),
        .I1(DIST[26]),
        .I2(\DATA_OUT_INT_reg[1]_1 [27]),
        .I3(DIST[27]),
        .O(i__carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [26]),
        .I1(DIST[26]),
        .I2(\DATA_OUT_INT_reg[2]_2 [27]),
        .I3(DIST[27]),
        .O(i__carry__2_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [26]),
        .I1(DIST[26]),
        .I2(\DATA_OUT_INT_reg[3]_3 [27]),
        .I3(DIST[27]),
        .O(i__carry__2_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [26]),
        .I1(DIST[26]),
        .I2(\DATA_OUT_INT_reg[4]_4 [27]),
        .I3(DIST[27]),
        .O(i__carry__2_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [26]),
        .I1(DIST[26]),
        .I2(\DATA_OUT_INT_reg[5]_5 [27]),
        .I3(DIST[27]),
        .O(i__carry__2_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [26]),
        .I1(DIST[26]),
        .I2(\DATA_OUT_INT_reg[6]_6 [27]),
        .I3(DIST[27]),
        .O(i__carry__2_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [26]),
        .I1(DIST[26]),
        .I2(\DATA_OUT_INT_reg[7]_7 [27]),
        .I3(DIST[27]),
        .O(i__carry__2_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_7__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [26]),
        .I1(DIST[26]),
        .I2(\DATA_OUT_INT_reg[8]_8 [27]),
        .I3(DIST[27]),
        .O(i__carry__2_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8
       (.I0(\DATA_OUT_INT_reg[1]_1 [24]),
        .I1(DIST[24]),
        .I2(\DATA_OUT_INT_reg[1]_1 [25]),
        .I3(DIST[25]),
        .O(i__carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [24]),
        .I1(DIST[24]),
        .I2(\DATA_OUT_INT_reg[2]_2 [25]),
        .I3(DIST[25]),
        .O(i__carry__2_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [24]),
        .I1(DIST[24]),
        .I2(\DATA_OUT_INT_reg[3]_3 [25]),
        .I3(DIST[25]),
        .O(i__carry__2_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [24]),
        .I1(DIST[24]),
        .I2(\DATA_OUT_INT_reg[4]_4 [25]),
        .I3(DIST[25]),
        .O(i__carry__2_i_8__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [24]),
        .I1(DIST[24]),
        .I2(\DATA_OUT_INT_reg[5]_5 [25]),
        .I3(DIST[25]),
        .O(i__carry__2_i_8__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [24]),
        .I1(DIST[24]),
        .I2(\DATA_OUT_INT_reg[6]_6 [25]),
        .I3(DIST[25]),
        .O(i__carry__2_i_8__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [24]),
        .I1(DIST[24]),
        .I2(\DATA_OUT_INT_reg[7]_7 [25]),
        .I3(DIST[25]),
        .O(i__carry__2_i_8__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__2_i_8__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [24]),
        .I1(DIST[24]),
        .I2(\DATA_OUT_INT_reg[8]_8 [25]),
        .I3(DIST[25]),
        .O(i__carry__2_i_8__6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_1
       (.I0(\DATA_OUT_INT_reg[8]_8 [32]),
        .I1(DIST[32]),
        .O(i__carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_1__0
       (.I0(\DATA_OUT_INT_reg[7]_7 [32]),
        .I1(DIST[32]),
        .O(i__carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_1__1
       (.I0(\DATA_OUT_INT_reg[6]_6 [32]),
        .I1(DIST[32]),
        .O(i__carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_1__2
       (.I0(\DATA_OUT_INT_reg[5]_5 [32]),
        .I1(DIST[32]),
        .O(i__carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_1__3
       (.I0(\DATA_OUT_INT_reg[4]_4 [32]),
        .I1(DIST[32]),
        .O(i__carry__3_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_1__4
       (.I0(\DATA_OUT_INT_reg[3]_3 [32]),
        .I1(DIST[32]),
        .O(i__carry__3_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_1__5
       (.I0(\DATA_OUT_INT_reg[2]_2 [32]),
        .I1(DIST[32]),
        .O(i__carry__3_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_1__6
       (.I0(\DATA_OUT_INT_reg[1]_1 [32]),
        .I1(DIST[32]),
        .O(i__carry__3_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2
       (.I0(DIST[32]),
        .I1(\DATA_OUT_INT_reg[1]_1 [32]),
        .O(i__carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2__0
       (.I0(DIST[32]),
        .I1(\DATA_OUT_INT_reg[2]_2 [32]),
        .O(i__carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2__1
       (.I0(DIST[32]),
        .I1(\DATA_OUT_INT_reg[3]_3 [32]),
        .O(i__carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2__2
       (.I0(DIST[32]),
        .I1(\DATA_OUT_INT_reg[4]_4 [32]),
        .O(i__carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2__3
       (.I0(DIST[32]),
        .I1(\DATA_OUT_INT_reg[5]_5 [32]),
        .O(i__carry__3_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2__4
       (.I0(DIST[32]),
        .I1(\DATA_OUT_INT_reg[6]_6 [32]),
        .O(i__carry__3_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2__5
       (.I0(DIST[32]),
        .I1(\DATA_OUT_INT_reg[7]_7 [32]),
        .O(i__carry__3_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__3_i_2__6
       (.I0(DIST[32]),
        .I1(\DATA_OUT_INT_reg[8]_8 [32]),
        .O(i__carry__3_i_2__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1
       (.I0(\DATA_OUT_INT_reg[1]_1 [6]),
        .I1(DIST[6]),
        .I2(DIST[7]),
        .I3(\DATA_OUT_INT_reg[1]_1 [7]),
        .O(i__carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [6]),
        .I1(DIST[6]),
        .I2(DIST[7]),
        .I3(\DATA_OUT_INT_reg[2]_2 [7]),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [6]),
        .I1(DIST[6]),
        .I2(DIST[7]),
        .I3(\DATA_OUT_INT_reg[3]_3 [7]),
        .O(i__carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__10
       (.I0(Q[3]),
        .I1(p_1_out__1_0[3]),
        .O(i__carry_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [6]),
        .I1(DIST[6]),
        .I2(DIST[7]),
        .I3(\DATA_OUT_INT_reg[4]_4 [7]),
        .O(i__carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [6]),
        .I1(DIST[6]),
        .I2(DIST[7]),
        .I3(\DATA_OUT_INT_reg[5]_5 [7]),
        .O(i__carry_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [6]),
        .I1(DIST[6]),
        .I2(DIST[7]),
        .I3(\DATA_OUT_INT_reg[6]_6 [7]),
        .O(i__carry_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [6]),
        .I1(DIST[6]),
        .I2(DIST[7]),
        .I3(\DATA_OUT_INT_reg[7]_7 [7]),
        .O(i__carry_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [6]),
        .I1(DIST[6]),
        .I2(DIST[7]),
        .I3(\DATA_OUT_INT_reg[8]_8 [7]),
        .O(i__carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__7
       (.I0(p_1_out__1_n_103),
        .I1(p_1_out_n_103),
        .O(i__carry_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__8
       (.I0(p_1_out__4_n_103),
        .I1(p_1_out__2_n_103),
        .O(i__carry_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__9
       (.I0(Q[19]),
        .I1(p_1_out__1_0[19]),
        .O(i__carry_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2
       (.I0(\DATA_OUT_INT_reg[1]_1 [4]),
        .I1(DIST[4]),
        .I2(DIST[5]),
        .I3(\DATA_OUT_INT_reg[1]_1 [5]),
        .O(i__carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [4]),
        .I1(DIST[4]),
        .I2(DIST[5]),
        .I3(\DATA_OUT_INT_reg[2]_2 [5]),
        .O(i__carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [4]),
        .I1(DIST[4]),
        .I2(DIST[5]),
        .I3(\DATA_OUT_INT_reg[3]_3 [5]),
        .O(i__carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__10
       (.I0(Q[2]),
        .I1(p_1_out__1_0[2]),
        .O(i__carry_i_2__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [4]),
        .I1(DIST[4]),
        .I2(DIST[5]),
        .I3(\DATA_OUT_INT_reg[4]_4 [5]),
        .O(i__carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [4]),
        .I1(DIST[4]),
        .I2(DIST[5]),
        .I3(\DATA_OUT_INT_reg[5]_5 [5]),
        .O(i__carry_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [4]),
        .I1(DIST[4]),
        .I2(DIST[5]),
        .I3(\DATA_OUT_INT_reg[6]_6 [5]),
        .O(i__carry_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [4]),
        .I1(DIST[4]),
        .I2(DIST[5]),
        .I3(\DATA_OUT_INT_reg[7]_7 [5]),
        .O(i__carry_i_2__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [4]),
        .I1(DIST[4]),
        .I2(DIST[5]),
        .I3(\DATA_OUT_INT_reg[8]_8 [5]),
        .O(i__carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__7
       (.I0(p_1_out__1_n_104),
        .I1(p_1_out_n_104),
        .O(i__carry_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__8
       (.I0(p_1_out__4_n_104),
        .I1(p_1_out__2_n_104),
        .O(i__carry_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__9
       (.I0(Q[18]),
        .I1(p_1_out__1_0[18]),
        .O(i__carry_i_2__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3
       (.I0(\DATA_OUT_INT_reg[1]_1 [2]),
        .I1(DIST[2]),
        .I2(DIST[3]),
        .I3(\DATA_OUT_INT_reg[1]_1 [3]),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [2]),
        .I1(DIST[2]),
        .I2(DIST[3]),
        .I3(\DATA_OUT_INT_reg[2]_2 [3]),
        .O(i__carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [2]),
        .I1(DIST[2]),
        .I2(DIST[3]),
        .I3(\DATA_OUT_INT_reg[3]_3 [3]),
        .O(i__carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__10
       (.I0(Q[1]),
        .I1(p_1_out__1_0[1]),
        .O(i__carry_i_3__10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [2]),
        .I1(DIST[2]),
        .I2(DIST[3]),
        .I3(\DATA_OUT_INT_reg[4]_4 [3]),
        .O(i__carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [2]),
        .I1(DIST[2]),
        .I2(DIST[3]),
        .I3(\DATA_OUT_INT_reg[5]_5 [3]),
        .O(i__carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [2]),
        .I1(DIST[2]),
        .I2(DIST[3]),
        .I3(\DATA_OUT_INT_reg[6]_6 [3]),
        .O(i__carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [2]),
        .I1(DIST[2]),
        .I2(DIST[3]),
        .I3(\DATA_OUT_INT_reg[7]_7 [3]),
        .O(i__carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [2]),
        .I1(DIST[2]),
        .I2(DIST[3]),
        .I3(\DATA_OUT_INT_reg[8]_8 [3]),
        .O(i__carry_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__7
       (.I0(p_1_out__1_n_105),
        .I1(p_1_out_n_105),
        .O(i__carry_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__8
       (.I0(p_1_out__4_n_105),
        .I1(p_1_out__2_n_105),
        .O(i__carry_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__9
       (.I0(Q[17]),
        .I1(p_1_out__1_0[17]),
        .O(i__carry_i_3__9_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4
       (.I0(\DATA_OUT_INT_reg[1]_1 [0]),
        .I1(DIST[0]),
        .I2(DIST[1]),
        .I3(\DATA_OUT_INT_reg[1]_1 [1]),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [0]),
        .I1(DIST[0]),
        .I2(DIST[1]),
        .I3(\DATA_OUT_INT_reg[2]_2 [1]),
        .O(i__carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [0]),
        .I1(DIST[0]),
        .I2(DIST[1]),
        .I3(\DATA_OUT_INT_reg[3]_3 [1]),
        .O(i__carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [0]),
        .I1(DIST[0]),
        .I2(DIST[1]),
        .I3(\DATA_OUT_INT_reg[4]_4 [1]),
        .O(i__carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [0]),
        .I1(DIST[0]),
        .I2(DIST[1]),
        .I3(\DATA_OUT_INT_reg[5]_5 [1]),
        .O(i__carry_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [0]),
        .I1(DIST[0]),
        .I2(DIST[1]),
        .I3(\DATA_OUT_INT_reg[6]_6 [1]),
        .O(i__carry_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [0]),
        .I1(DIST[0]),
        .I2(DIST[1]),
        .I3(\DATA_OUT_INT_reg[7]_7 [1]),
        .O(i__carry_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [0]),
        .I1(DIST[0]),
        .I2(DIST[1]),
        .I3(\DATA_OUT_INT_reg[8]_8 [1]),
        .O(i__carry_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__7
       (.I0(Q[16]),
        .I1(p_1_out__1_0[16]),
        .O(i__carry_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__8
       (.I0(Q[0]),
        .I1(p_1_out__1_0[0]),
        .O(i__carry_i_4__8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(\DATA_OUT_INT_reg[1]_1 [6]),
        .I1(DIST[6]),
        .I2(\DATA_OUT_INT_reg[1]_1 [7]),
        .I3(DIST[7]),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [6]),
        .I1(DIST[6]),
        .I2(\DATA_OUT_INT_reg[2]_2 [7]),
        .I3(DIST[7]),
        .O(i__carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [6]),
        .I1(DIST[6]),
        .I2(\DATA_OUT_INT_reg[3]_3 [7]),
        .I3(DIST[7]),
        .O(i__carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [6]),
        .I1(DIST[6]),
        .I2(\DATA_OUT_INT_reg[4]_4 [7]),
        .I3(DIST[7]),
        .O(i__carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [6]),
        .I1(DIST[6]),
        .I2(\DATA_OUT_INT_reg[5]_5 [7]),
        .I3(DIST[7]),
        .O(i__carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [6]),
        .I1(DIST[6]),
        .I2(\DATA_OUT_INT_reg[6]_6 [7]),
        .I3(DIST[7]),
        .O(i__carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [6]),
        .I1(DIST[6]),
        .I2(\DATA_OUT_INT_reg[7]_7 [7]),
        .I3(DIST[7]),
        .O(i__carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [6]),
        .I1(DIST[6]),
        .I2(\DATA_OUT_INT_reg[8]_8 [7]),
        .I3(DIST[7]),
        .O(i__carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(\DATA_OUT_INT_reg[1]_1 [4]),
        .I1(DIST[4]),
        .I2(\DATA_OUT_INT_reg[1]_1 [5]),
        .I3(DIST[5]),
        .O(i__carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [4]),
        .I1(DIST[4]),
        .I2(\DATA_OUT_INT_reg[2]_2 [5]),
        .I3(DIST[5]),
        .O(i__carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [4]),
        .I1(DIST[4]),
        .I2(\DATA_OUT_INT_reg[3]_3 [5]),
        .I3(DIST[5]),
        .O(i__carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [4]),
        .I1(DIST[4]),
        .I2(\DATA_OUT_INT_reg[4]_4 [5]),
        .I3(DIST[5]),
        .O(i__carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [4]),
        .I1(DIST[4]),
        .I2(\DATA_OUT_INT_reg[5]_5 [5]),
        .I3(DIST[5]),
        .O(i__carry_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [4]),
        .I1(DIST[4]),
        .I2(\DATA_OUT_INT_reg[6]_6 [5]),
        .I3(DIST[5]),
        .O(i__carry_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [4]),
        .I1(DIST[4]),
        .I2(\DATA_OUT_INT_reg[7]_7 [5]),
        .I3(DIST[5]),
        .O(i__carry_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [4]),
        .I1(DIST[4]),
        .I2(\DATA_OUT_INT_reg[8]_8 [5]),
        .I3(DIST[5]),
        .O(i__carry_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(\DATA_OUT_INT_reg[1]_1 [2]),
        .I1(DIST[2]),
        .I2(\DATA_OUT_INT_reg[1]_1 [3]),
        .I3(DIST[3]),
        .O(i__carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [2]),
        .I1(DIST[2]),
        .I2(\DATA_OUT_INT_reg[2]_2 [3]),
        .I3(DIST[3]),
        .O(i__carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [2]),
        .I1(DIST[2]),
        .I2(\DATA_OUT_INT_reg[3]_3 [3]),
        .I3(DIST[3]),
        .O(i__carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [2]),
        .I1(DIST[2]),
        .I2(\DATA_OUT_INT_reg[4]_4 [3]),
        .I3(DIST[3]),
        .O(i__carry_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [2]),
        .I1(DIST[2]),
        .I2(\DATA_OUT_INT_reg[5]_5 [3]),
        .I3(DIST[3]),
        .O(i__carry_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [2]),
        .I1(DIST[2]),
        .I2(\DATA_OUT_INT_reg[6]_6 [3]),
        .I3(DIST[3]),
        .O(i__carry_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [2]),
        .I1(DIST[2]),
        .I2(\DATA_OUT_INT_reg[7]_7 [3]),
        .I3(DIST[3]),
        .O(i__carry_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [2]),
        .I1(DIST[2]),
        .I2(\DATA_OUT_INT_reg[8]_8 [3]),
        .I3(DIST[3]),
        .O(i__carry_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(\DATA_OUT_INT_reg[1]_1 [0]),
        .I1(DIST[0]),
        .I2(\DATA_OUT_INT_reg[1]_1 [1]),
        .I3(DIST[1]),
        .O(i__carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__0
       (.I0(\DATA_OUT_INT_reg[2]_2 [0]),
        .I1(DIST[0]),
        .I2(\DATA_OUT_INT_reg[2]_2 [1]),
        .I3(DIST[1]),
        .O(i__carry_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__1
       (.I0(\DATA_OUT_INT_reg[3]_3 [0]),
        .I1(DIST[0]),
        .I2(\DATA_OUT_INT_reg[3]_3 [1]),
        .I3(DIST[1]),
        .O(i__carry_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__2
       (.I0(\DATA_OUT_INT_reg[4]_4 [0]),
        .I1(DIST[0]),
        .I2(\DATA_OUT_INT_reg[4]_4 [1]),
        .I3(DIST[1]),
        .O(i__carry_i_8__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__3
       (.I0(\DATA_OUT_INT_reg[5]_5 [0]),
        .I1(DIST[0]),
        .I2(\DATA_OUT_INT_reg[5]_5 [1]),
        .I3(DIST[1]),
        .O(i__carry_i_8__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__4
       (.I0(\DATA_OUT_INT_reg[6]_6 [0]),
        .I1(DIST[0]),
        .I2(\DATA_OUT_INT_reg[6]_6 [1]),
        .I3(DIST[1]),
        .O(i__carry_i_8__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__5
       (.I0(\DATA_OUT_INT_reg[7]_7 [0]),
        .I1(DIST[0]),
        .I2(\DATA_OUT_INT_reg[7]_7 [1]),
        .I3(DIST[1]),
        .O(i__carry_i_8__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__6
       (.I0(\DATA_OUT_INT_reg[8]_8 [0]),
        .I1(DIST[0]),
        .I2(\DATA_OUT_INT_reg[8]_8 [1]),
        .I3(DIST[1]),
        .O(i__carry_i_8__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \idx_cnt[0]_i_1 
       (.I0(idx_cnt_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_cnt[1]_i_1 
       (.I0(idx_cnt_reg[0]),
        .I1(idx_cnt_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_cnt[2]_i_1 
       (.I0(idx_cnt_reg[0]),
        .I1(idx_cnt_reg[1]),
        .I2(idx_cnt_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \idx_cnt[3]_i_1 
       (.I0(idx_cnt_reg[1]),
        .I1(idx_cnt_reg[0]),
        .I2(idx_cnt_reg[2]),
        .I3(idx_cnt_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \idx_cnt[4]_i_1 
       (.I0(idx_cnt_reg[2]),
        .I1(idx_cnt_reg[0]),
        .I2(idx_cnt_reg[1]),
        .I3(idx_cnt_reg[3]),
        .I4(idx_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \idx_cnt[5]_i_1 
       (.I0(idx_cnt_reg[3]),
        .I1(idx_cnt_reg[1]),
        .I2(idx_cnt_reg[0]),
        .I3(idx_cnt_reg[2]),
        .I4(idx_cnt_reg[4]),
        .I5(idx_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \idx_cnt[6]_i_1 
       (.I0(\idx_cnt[7]_i_3_n_0 ),
        .I1(idx_cnt_reg[6]),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \idx_cnt[7]_i_1 
       (.I0(ready),
        .I1(\idx_cnt_reg[0]_0 ),
        .O(idx_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \idx_cnt[7]_i_2 
       (.I0(\idx_cnt[7]_i_3_n_0 ),
        .I1(idx_cnt_reg[6]),
        .I2(idx_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \idx_cnt[7]_i_3 
       (.I0(idx_cnt_reg[5]),
        .I1(idx_cnt_reg[3]),
        .I2(idx_cnt_reg[1]),
        .I3(idx_cnt_reg[0]),
        .I4(idx_cnt_reg[2]),
        .I5(idx_cnt_reg[4]),
        .O(\idx_cnt[7]_i_3_n_0 ));
  FDCE \idx_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(idx_cnt0),
        .CLR(rst_int),
        .D(p_0_in[0]),
        .Q(idx_cnt_reg[0]));
  FDCE \idx_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(idx_cnt0),
        .CLR(rst_int),
        .D(p_0_in[1]),
        .Q(idx_cnt_reg[1]));
  FDCE \idx_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(idx_cnt0),
        .CLR(rst_int),
        .D(p_0_in[2]),
        .Q(idx_cnt_reg[2]));
  FDCE \idx_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(idx_cnt0),
        .CLR(rst_int),
        .D(p_0_in[3]),
        .Q(idx_cnt_reg[3]));
  FDCE \idx_cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(idx_cnt0),
        .CLR(rst_int),
        .D(p_0_in[4]),
        .Q(idx_cnt_reg[4]));
  FDCE \idx_cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(idx_cnt0),
        .CLR(rst_int),
        .D(p_0_in[5]),
        .Q(idx_cnt_reg[5]));
  FDCE \idx_cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(idx_cnt0),
        .CLR(rst_int),
        .D(p_0_in[6]),
        .Q(idx_cnt_reg[6]));
  FDCE \idx_cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(idx_cnt0),
        .CLR(rst_int),
        .D(p_0_in[7]),
        .Q(idx_cnt_reg[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[1][0]_i_1 
       (.I0(\idx_out_int_reg[0]_10 [0]),
        .I1(idx_cnt_reg[0]),
        .I2(\c[0]_38 ),
        .O(\idx_cnt_int[1]_29 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[1][1]_i_1 
       (.I0(\idx_out_int_reg[0]_10 [1]),
        .I1(idx_cnt_reg[1]),
        .I2(\c[0]_38 ),
        .O(\idx_cnt_int[1]_29 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[1][2]_i_1 
       (.I0(\idx_out_int_reg[0]_10 [2]),
        .I1(idx_cnt_reg[2]),
        .I2(\c[0]_38 ),
        .O(\idx_cnt_int[1]_29 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[1][3]_i_1 
       (.I0(\idx_out_int_reg[0]_10 [3]),
        .I1(idx_cnt_reg[3]),
        .I2(\c[0]_38 ),
        .O(\idx_cnt_int[1]_29 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[1][4]_i_1 
       (.I0(\idx_out_int_reg[0]_10 [4]),
        .I1(idx_cnt_reg[4]),
        .I2(\c[0]_38 ),
        .O(\idx_cnt_int[1]_29 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[1][5]_i_1 
       (.I0(\idx_out_int_reg[0]_10 [5]),
        .I1(idx_cnt_reg[5]),
        .I2(\c[0]_38 ),
        .O(\idx_cnt_int[1]_29 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[1][6]_i_1 
       (.I0(\idx_out_int_reg[0]_10 [6]),
        .I1(idx_cnt_reg[6]),
        .I2(\c[0]_38 ),
        .O(\idx_cnt_int[1]_29 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[1][7]_i_1 
       (.I0(\idx_out_int_reg[0]_10 [7]),
        .I1(idx_cnt_reg[7]),
        .I2(\c[0]_38 ),
        .O(\idx_cnt_int[1]_29 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[2][0]_i_1 
       (.I0(\idx_out_int_reg[1]_11 [0]),
        .I1(idx_cnt_reg[0]),
        .I2(\c[1]_39 ),
        .O(\idx_cnt_int[2]_30 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[2][1]_i_1 
       (.I0(\idx_out_int_reg[1]_11 [1]),
        .I1(idx_cnt_reg[1]),
        .I2(\c[1]_39 ),
        .O(\idx_cnt_int[2]_30 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[2][2]_i_1 
       (.I0(\idx_out_int_reg[1]_11 [2]),
        .I1(idx_cnt_reg[2]),
        .I2(\c[1]_39 ),
        .O(\idx_cnt_int[2]_30 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[2][3]_i_1 
       (.I0(\idx_out_int_reg[1]_11 [3]),
        .I1(idx_cnt_reg[3]),
        .I2(\c[1]_39 ),
        .O(\idx_cnt_int[2]_30 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[2][4]_i_1 
       (.I0(\idx_out_int_reg[1]_11 [4]),
        .I1(idx_cnt_reg[4]),
        .I2(\c[1]_39 ),
        .O(\idx_cnt_int[2]_30 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[2][5]_i_1 
       (.I0(\idx_out_int_reg[1]_11 [5]),
        .I1(idx_cnt_reg[5]),
        .I2(\c[1]_39 ),
        .O(\idx_cnt_int[2]_30 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[2][6]_i_1 
       (.I0(\idx_out_int_reg[1]_11 [6]),
        .I1(idx_cnt_reg[6]),
        .I2(\c[1]_39 ),
        .O(\idx_cnt_int[2]_30 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[2][7]_i_1 
       (.I0(\idx_out_int_reg[1]_11 [7]),
        .I1(idx_cnt_reg[7]),
        .I2(\c[1]_39 ),
        .O(\idx_cnt_int[2]_30 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[3][0]_i_1 
       (.I0(\idx_out_int_reg[2]_12 [0]),
        .I1(idx_cnt_reg[0]),
        .I2(\c[2]_40 ),
        .O(\idx_cnt_int[3]_31 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[3][1]_i_1 
       (.I0(\idx_out_int_reg[2]_12 [1]),
        .I1(idx_cnt_reg[1]),
        .I2(\c[2]_40 ),
        .O(\idx_cnt_int[3]_31 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[3][2]_i_1 
       (.I0(\idx_out_int_reg[2]_12 [2]),
        .I1(idx_cnt_reg[2]),
        .I2(\c[2]_40 ),
        .O(\idx_cnt_int[3]_31 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[3][3]_i_1 
       (.I0(\idx_out_int_reg[2]_12 [3]),
        .I1(idx_cnt_reg[3]),
        .I2(\c[2]_40 ),
        .O(\idx_cnt_int[3]_31 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[3][4]_i_1 
       (.I0(\idx_out_int_reg[2]_12 [4]),
        .I1(idx_cnt_reg[4]),
        .I2(\c[2]_40 ),
        .O(\idx_cnt_int[3]_31 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[3][5]_i_1 
       (.I0(\idx_out_int_reg[2]_12 [5]),
        .I1(idx_cnt_reg[5]),
        .I2(\c[2]_40 ),
        .O(\idx_cnt_int[3]_31 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[3][6]_i_1 
       (.I0(\idx_out_int_reg[2]_12 [6]),
        .I1(idx_cnt_reg[6]),
        .I2(\c[2]_40 ),
        .O(\idx_cnt_int[3]_31 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[3][7]_i_1 
       (.I0(\idx_out_int_reg[2]_12 [7]),
        .I1(idx_cnt_reg[7]),
        .I2(\c[2]_40 ),
        .O(\idx_cnt_int[3]_31 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[4][0]_i_1 
       (.I0(\idx_out_int_reg[3]_13 [0]),
        .I1(idx_cnt_reg[0]),
        .I2(\c[3]_41 ),
        .O(\idx_cnt_int[4]_32 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[4][1]_i_1 
       (.I0(\idx_out_int_reg[3]_13 [1]),
        .I1(idx_cnt_reg[1]),
        .I2(\c[3]_41 ),
        .O(\idx_cnt_int[4]_32 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[4][2]_i_1 
       (.I0(\idx_out_int_reg[3]_13 [2]),
        .I1(idx_cnt_reg[2]),
        .I2(\c[3]_41 ),
        .O(\idx_cnt_int[4]_32 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[4][3]_i_1 
       (.I0(\idx_out_int_reg[3]_13 [3]),
        .I1(idx_cnt_reg[3]),
        .I2(\c[3]_41 ),
        .O(\idx_cnt_int[4]_32 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[4][4]_i_1 
       (.I0(\idx_out_int_reg[3]_13 [4]),
        .I1(idx_cnt_reg[4]),
        .I2(\c[3]_41 ),
        .O(\idx_cnt_int[4]_32 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[4][5]_i_1 
       (.I0(\idx_out_int_reg[3]_13 [5]),
        .I1(idx_cnt_reg[5]),
        .I2(\c[3]_41 ),
        .O(\idx_cnt_int[4]_32 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[4][6]_i_1 
       (.I0(\idx_out_int_reg[3]_13 [6]),
        .I1(idx_cnt_reg[6]),
        .I2(\c[3]_41 ),
        .O(\idx_cnt_int[4]_32 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[4][7]_i_1 
       (.I0(\idx_out_int_reg[3]_13 [7]),
        .I1(idx_cnt_reg[7]),
        .I2(\c[3]_41 ),
        .O(\idx_cnt_int[4]_32 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[5][0]_i_1 
       (.I0(\idx_out_int_reg[4]_14 [0]),
        .I1(idx_cnt_reg[0]),
        .I2(\c[4]_42 ),
        .O(\idx_cnt_int[5]_33 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[5][1]_i_1 
       (.I0(\idx_out_int_reg[4]_14 [1]),
        .I1(idx_cnt_reg[1]),
        .I2(\c[4]_42 ),
        .O(\idx_cnt_int[5]_33 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[5][2]_i_1 
       (.I0(\idx_out_int_reg[4]_14 [2]),
        .I1(idx_cnt_reg[2]),
        .I2(\c[4]_42 ),
        .O(\idx_cnt_int[5]_33 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[5][3]_i_1 
       (.I0(\idx_out_int_reg[4]_14 [3]),
        .I1(idx_cnt_reg[3]),
        .I2(\c[4]_42 ),
        .O(\idx_cnt_int[5]_33 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[5][4]_i_1 
       (.I0(\idx_out_int_reg[4]_14 [4]),
        .I1(idx_cnt_reg[4]),
        .I2(\c[4]_42 ),
        .O(\idx_cnt_int[5]_33 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[5][5]_i_1 
       (.I0(\idx_out_int_reg[4]_14 [5]),
        .I1(idx_cnt_reg[5]),
        .I2(\c[4]_42 ),
        .O(\idx_cnt_int[5]_33 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[5][6]_i_1 
       (.I0(\idx_out_int_reg[4]_14 [6]),
        .I1(idx_cnt_reg[6]),
        .I2(\c[4]_42 ),
        .O(\idx_cnt_int[5]_33 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[5][7]_i_1 
       (.I0(\idx_out_int_reg[4]_14 [7]),
        .I1(idx_cnt_reg[7]),
        .I2(\c[4]_42 ),
        .O(\idx_cnt_int[5]_33 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[6][0]_i_1 
       (.I0(\idx_out_int_reg[5]_15 [0]),
        .I1(idx_cnt_reg[0]),
        .I2(\c[5]_43 ),
        .O(\idx_cnt_int[6]_34 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[6][1]_i_1 
       (.I0(\idx_out_int_reg[5]_15 [1]),
        .I1(idx_cnt_reg[1]),
        .I2(\c[5]_43 ),
        .O(\idx_cnt_int[6]_34 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[6][2]_i_1 
       (.I0(\idx_out_int_reg[5]_15 [2]),
        .I1(idx_cnt_reg[2]),
        .I2(\c[5]_43 ),
        .O(\idx_cnt_int[6]_34 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[6][3]_i_1 
       (.I0(\idx_out_int_reg[5]_15 [3]),
        .I1(idx_cnt_reg[3]),
        .I2(\c[5]_43 ),
        .O(\idx_cnt_int[6]_34 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[6][4]_i_1 
       (.I0(\idx_out_int_reg[5]_15 [4]),
        .I1(idx_cnt_reg[4]),
        .I2(\c[5]_43 ),
        .O(\idx_cnt_int[6]_34 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[6][5]_i_1 
       (.I0(\idx_out_int_reg[5]_15 [5]),
        .I1(idx_cnt_reg[5]),
        .I2(\c[5]_43 ),
        .O(\idx_cnt_int[6]_34 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[6][6]_i_1 
       (.I0(\idx_out_int_reg[5]_15 [6]),
        .I1(idx_cnt_reg[6]),
        .I2(\c[5]_43 ),
        .O(\idx_cnt_int[6]_34 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[6][7]_i_1 
       (.I0(\idx_out_int_reg[5]_15 [7]),
        .I1(idx_cnt_reg[7]),
        .I2(\c[5]_43 ),
        .O(\idx_cnt_int[6]_34 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[7][0]_i_1 
       (.I0(\idx_out_int_reg[6]_16 [0]),
        .I1(idx_cnt_reg[0]),
        .I2(\c[6]_44 ),
        .O(\idx_cnt_int[7]_35 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[7][1]_i_1 
       (.I0(\idx_out_int_reg[6]_16 [1]),
        .I1(idx_cnt_reg[1]),
        .I2(\c[6]_44 ),
        .O(\idx_cnt_int[7]_35 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[7][2]_i_1 
       (.I0(\idx_out_int_reg[6]_16 [2]),
        .I1(idx_cnt_reg[2]),
        .I2(\c[6]_44 ),
        .O(\idx_cnt_int[7]_35 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[7][3]_i_1 
       (.I0(\idx_out_int_reg[6]_16 [3]),
        .I1(idx_cnt_reg[3]),
        .I2(\c[6]_44 ),
        .O(\idx_cnt_int[7]_35 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[7][4]_i_1 
       (.I0(\idx_out_int_reg[6]_16 [4]),
        .I1(idx_cnt_reg[4]),
        .I2(\c[6]_44 ),
        .O(\idx_cnt_int[7]_35 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[7][5]_i_1 
       (.I0(\idx_out_int_reg[6]_16 [5]),
        .I1(idx_cnt_reg[5]),
        .I2(\c[6]_44 ),
        .O(\idx_cnt_int[7]_35 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[7][6]_i_1 
       (.I0(\idx_out_int_reg[6]_16 [6]),
        .I1(idx_cnt_reg[6]),
        .I2(\c[6]_44 ),
        .O(\idx_cnt_int[7]_35 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[7][7]_i_1 
       (.I0(\idx_out_int_reg[6]_16 [7]),
        .I1(idx_cnt_reg[7]),
        .I2(\c[6]_44 ),
        .O(\idx_cnt_int[7]_35 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[8][0]_i_1 
       (.I0(\idx_out_int_reg[7]_17 [0]),
        .I1(idx_cnt_reg[0]),
        .I2(\c[7]_45 ),
        .O(\idx_cnt_int[8]_36 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[8][1]_i_1 
       (.I0(\idx_out_int_reg[7]_17 [1]),
        .I1(idx_cnt_reg[1]),
        .I2(\c[7]_45 ),
        .O(\idx_cnt_int[8]_36 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[8][2]_i_1 
       (.I0(\idx_out_int_reg[7]_17 [2]),
        .I1(idx_cnt_reg[2]),
        .I2(\c[7]_45 ),
        .O(\idx_cnt_int[8]_36 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[8][3]_i_1 
       (.I0(\idx_out_int_reg[7]_17 [3]),
        .I1(idx_cnt_reg[3]),
        .I2(\c[7]_45 ),
        .O(\idx_cnt_int[8]_36 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[8][4]_i_1 
       (.I0(\idx_out_int_reg[7]_17 [4]),
        .I1(idx_cnt_reg[4]),
        .I2(\c[7]_45 ),
        .O(\idx_cnt_int[8]_36 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[8][5]_i_1 
       (.I0(\idx_out_int_reg[7]_17 [5]),
        .I1(idx_cnt_reg[5]),
        .I2(\c[7]_45 ),
        .O(\idx_cnt_int[8]_36 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[8][6]_i_1 
       (.I0(\idx_out_int_reg[7]_17 [6]),
        .I1(idx_cnt_reg[6]),
        .I2(\c[7]_45 ),
        .O(\idx_cnt_int[8]_36 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[8][7]_i_1 
       (.I0(\idx_out_int_reg[7]_17 [7]),
        .I1(idx_cnt_reg[7]),
        .I2(\c[7]_45 ),
        .O(\idx_cnt_int[8]_36 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[9][0]_i_1 
       (.I0(\idx_out_int_reg[8]_18 [0]),
        .I1(idx_cnt_reg[0]),
        .I2(\c[8]_46 ),
        .O(\idx_cnt_int[9]_37 [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[9][1]_i_1 
       (.I0(\idx_out_int_reg[8]_18 [1]),
        .I1(idx_cnt_reg[1]),
        .I2(\c[8]_46 ),
        .O(\idx_cnt_int[9]_37 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[9][2]_i_1 
       (.I0(\idx_out_int_reg[8]_18 [2]),
        .I1(idx_cnt_reg[2]),
        .I2(\c[8]_46 ),
        .O(\idx_cnt_int[9]_37 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[9][3]_i_1 
       (.I0(\idx_out_int_reg[8]_18 [3]),
        .I1(idx_cnt_reg[3]),
        .I2(\c[8]_46 ),
        .O(\idx_cnt_int[9]_37 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[9][4]_i_1 
       (.I0(\idx_out_int_reg[8]_18 [4]),
        .I1(idx_cnt_reg[4]),
        .I2(\c[8]_46 ),
        .O(\idx_cnt_int[9]_37 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[9][5]_i_1 
       (.I0(\idx_out_int_reg[8]_18 [5]),
        .I1(idx_cnt_reg[5]),
        .I2(\c[8]_46 ),
        .O(\idx_cnt_int[9]_37 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[9][6]_i_1 
       (.I0(\idx_out_int_reg[8]_18 [6]),
        .I1(idx_cnt_reg[6]),
        .I2(\c[8]_46 ),
        .O(\idx_cnt_int[9]_37 [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \idx_out_int[9][7]_i_1 
       (.I0(\idx_out_int_reg[8]_18 [7]),
        .I1(idx_cnt_reg[7]),
        .I2(\c[8]_46 ),
        .O(\idx_cnt_int[9]_37 [7]));
  FDRE \idx_out_int_reg[0][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(idx_cnt_reg[0]),
        .Q(\idx_out_int_reg[0]_10 [0]),
        .R(rst_int));
  FDRE \idx_out_int_reg[0][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(idx_cnt_reg[1]),
        .Q(\idx_out_int_reg[0]_10 [1]),
        .R(rst_int));
  FDRE \idx_out_int_reg[0][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(idx_cnt_reg[2]),
        .Q(\idx_out_int_reg[0]_10 [2]),
        .R(rst_int));
  FDRE \idx_out_int_reg[0][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(idx_cnt_reg[3]),
        .Q(\idx_out_int_reg[0]_10 [3]),
        .R(rst_int));
  FDRE \idx_out_int_reg[0][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(idx_cnt_reg[4]),
        .Q(\idx_out_int_reg[0]_10 [4]),
        .R(rst_int));
  FDRE \idx_out_int_reg[0][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(idx_cnt_reg[5]),
        .Q(\idx_out_int_reg[0]_10 [5]),
        .R(rst_int));
  FDRE \idx_out_int_reg[0][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(idx_cnt_reg[6]),
        .Q(\idx_out_int_reg[0]_10 [6]),
        .R(rst_int));
  FDRE \idx_out_int_reg[0][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_9_out),
        .D(idx_cnt_reg[7]),
        .Q(\idx_out_int_reg[0]_10 [7]),
        .R(rst_int));
  FDRE \idx_out_int_reg[1][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\idx_cnt_int[1]_29 [0]),
        .Q(\idx_out_int_reg[1]_11 [0]),
        .R(rst_int));
  FDRE \idx_out_int_reg[1][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\idx_cnt_int[1]_29 [1]),
        .Q(\idx_out_int_reg[1]_11 [1]),
        .R(rst_int));
  FDRE \idx_out_int_reg[1][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\idx_cnt_int[1]_29 [2]),
        .Q(\idx_out_int_reg[1]_11 [2]),
        .R(rst_int));
  FDRE \idx_out_int_reg[1][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\idx_cnt_int[1]_29 [3]),
        .Q(\idx_out_int_reg[1]_11 [3]),
        .R(rst_int));
  FDRE \idx_out_int_reg[1][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\idx_cnt_int[1]_29 [4]),
        .Q(\idx_out_int_reg[1]_11 [4]),
        .R(rst_int));
  FDRE \idx_out_int_reg[1][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\idx_cnt_int[1]_29 [5]),
        .Q(\idx_out_int_reg[1]_11 [5]),
        .R(rst_int));
  FDRE \idx_out_int_reg[1][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\idx_cnt_int[1]_29 [6]),
        .Q(\idx_out_int_reg[1]_11 [6]),
        .R(rst_int));
  FDRE \idx_out_int_reg[1][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_8_out),
        .D(\idx_cnt_int[1]_29 [7]),
        .Q(\idx_out_int_reg[1]_11 [7]),
        .R(rst_int));
  FDRE \idx_out_int_reg[2][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\idx_cnt_int[2]_30 [0]),
        .Q(\idx_out_int_reg[2]_12 [0]),
        .R(rst_int));
  FDRE \idx_out_int_reg[2][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\idx_cnt_int[2]_30 [1]),
        .Q(\idx_out_int_reg[2]_12 [1]),
        .R(rst_int));
  FDRE \idx_out_int_reg[2][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\idx_cnt_int[2]_30 [2]),
        .Q(\idx_out_int_reg[2]_12 [2]),
        .R(rst_int));
  FDRE \idx_out_int_reg[2][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\idx_cnt_int[2]_30 [3]),
        .Q(\idx_out_int_reg[2]_12 [3]),
        .R(rst_int));
  FDRE \idx_out_int_reg[2][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\idx_cnt_int[2]_30 [4]),
        .Q(\idx_out_int_reg[2]_12 [4]),
        .R(rst_int));
  FDRE \idx_out_int_reg[2][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\idx_cnt_int[2]_30 [5]),
        .Q(\idx_out_int_reg[2]_12 [5]),
        .R(rst_int));
  FDRE \idx_out_int_reg[2][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\idx_cnt_int[2]_30 [6]),
        .Q(\idx_out_int_reg[2]_12 [6]),
        .R(rst_int));
  FDRE \idx_out_int_reg[2][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_7_out),
        .D(\idx_cnt_int[2]_30 [7]),
        .Q(\idx_out_int_reg[2]_12 [7]),
        .R(rst_int));
  FDRE \idx_out_int_reg[3][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\idx_cnt_int[3]_31 [0]),
        .Q(\idx_out_int_reg[3]_13 [0]),
        .R(rst_int));
  FDRE \idx_out_int_reg[3][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\idx_cnt_int[3]_31 [1]),
        .Q(\idx_out_int_reg[3]_13 [1]),
        .R(rst_int));
  FDRE \idx_out_int_reg[3][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\idx_cnt_int[3]_31 [2]),
        .Q(\idx_out_int_reg[3]_13 [2]),
        .R(rst_int));
  FDRE \idx_out_int_reg[3][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\idx_cnt_int[3]_31 [3]),
        .Q(\idx_out_int_reg[3]_13 [3]),
        .R(rst_int));
  FDRE \idx_out_int_reg[3][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\idx_cnt_int[3]_31 [4]),
        .Q(\idx_out_int_reg[3]_13 [4]),
        .R(rst_int));
  FDRE \idx_out_int_reg[3][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\idx_cnt_int[3]_31 [5]),
        .Q(\idx_out_int_reg[3]_13 [5]),
        .R(rst_int));
  FDRE \idx_out_int_reg[3][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\idx_cnt_int[3]_31 [6]),
        .Q(\idx_out_int_reg[3]_13 [6]),
        .R(rst_int));
  FDRE \idx_out_int_reg[3][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_6_out),
        .D(\idx_cnt_int[3]_31 [7]),
        .Q(\idx_out_int_reg[3]_13 [7]),
        .R(rst_int));
  FDRE \idx_out_int_reg[4][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\idx_cnt_int[4]_32 [0]),
        .Q(\idx_out_int_reg[4]_14 [0]),
        .R(rst_int));
  FDRE \idx_out_int_reg[4][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\idx_cnt_int[4]_32 [1]),
        .Q(\idx_out_int_reg[4]_14 [1]),
        .R(rst_int));
  FDRE \idx_out_int_reg[4][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\idx_cnt_int[4]_32 [2]),
        .Q(\idx_out_int_reg[4]_14 [2]),
        .R(rst_int));
  FDRE \idx_out_int_reg[4][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\idx_cnt_int[4]_32 [3]),
        .Q(\idx_out_int_reg[4]_14 [3]),
        .R(rst_int));
  FDRE \idx_out_int_reg[4][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\idx_cnt_int[4]_32 [4]),
        .Q(\idx_out_int_reg[4]_14 [4]),
        .R(rst_int));
  FDRE \idx_out_int_reg[4][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\idx_cnt_int[4]_32 [5]),
        .Q(\idx_out_int_reg[4]_14 [5]),
        .R(rst_int));
  FDRE \idx_out_int_reg[4][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\idx_cnt_int[4]_32 [6]),
        .Q(\idx_out_int_reg[4]_14 [6]),
        .R(rst_int));
  FDRE \idx_out_int_reg[4][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_5_out),
        .D(\idx_cnt_int[4]_32 [7]),
        .Q(\idx_out_int_reg[4]_14 [7]),
        .R(rst_int));
  FDRE \idx_out_int_reg[5][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\idx_cnt_int[5]_33 [0]),
        .Q(\idx_out_int_reg[5]_15 [0]),
        .R(rst_int));
  FDRE \idx_out_int_reg[5][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\idx_cnt_int[5]_33 [1]),
        .Q(\idx_out_int_reg[5]_15 [1]),
        .R(rst_int));
  FDRE \idx_out_int_reg[5][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\idx_cnt_int[5]_33 [2]),
        .Q(\idx_out_int_reg[5]_15 [2]),
        .R(rst_int));
  FDRE \idx_out_int_reg[5][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\idx_cnt_int[5]_33 [3]),
        .Q(\idx_out_int_reg[5]_15 [3]),
        .R(rst_int));
  FDRE \idx_out_int_reg[5][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\idx_cnt_int[5]_33 [4]),
        .Q(\idx_out_int_reg[5]_15 [4]),
        .R(rst_int));
  FDRE \idx_out_int_reg[5][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\idx_cnt_int[5]_33 [5]),
        .Q(\idx_out_int_reg[5]_15 [5]),
        .R(rst_int));
  FDRE \idx_out_int_reg[5][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\idx_cnt_int[5]_33 [6]),
        .Q(\idx_out_int_reg[5]_15 [6]),
        .R(rst_int));
  FDRE \idx_out_int_reg[5][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_out),
        .D(\idx_cnt_int[5]_33 [7]),
        .Q(\idx_out_int_reg[5]_15 [7]),
        .R(rst_int));
  FDRE \idx_out_int_reg[6][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\idx_cnt_int[6]_34 [0]),
        .Q(\idx_out_int_reg[6]_16 [0]),
        .R(rst_int));
  FDRE \idx_out_int_reg[6][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\idx_cnt_int[6]_34 [1]),
        .Q(\idx_out_int_reg[6]_16 [1]),
        .R(rst_int));
  FDRE \idx_out_int_reg[6][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\idx_cnt_int[6]_34 [2]),
        .Q(\idx_out_int_reg[6]_16 [2]),
        .R(rst_int));
  FDRE \idx_out_int_reg[6][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\idx_cnt_int[6]_34 [3]),
        .Q(\idx_out_int_reg[6]_16 [3]),
        .R(rst_int));
  FDRE \idx_out_int_reg[6][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\idx_cnt_int[6]_34 [4]),
        .Q(\idx_out_int_reg[6]_16 [4]),
        .R(rst_int));
  FDRE \idx_out_int_reg[6][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\idx_cnt_int[6]_34 [5]),
        .Q(\idx_out_int_reg[6]_16 [5]),
        .R(rst_int));
  FDRE \idx_out_int_reg[6][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\idx_cnt_int[6]_34 [6]),
        .Q(\idx_out_int_reg[6]_16 [6]),
        .R(rst_int));
  FDRE \idx_out_int_reg[6][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_3_out),
        .D(\idx_cnt_int[6]_34 [7]),
        .Q(\idx_out_int_reg[6]_16 [7]),
        .R(rst_int));
  FDRE \idx_out_int_reg[7][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\idx_cnt_int[7]_35 [0]),
        .Q(\idx_out_int_reg[7]_17 [0]),
        .R(rst_int));
  FDRE \idx_out_int_reg[7][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\idx_cnt_int[7]_35 [1]),
        .Q(\idx_out_int_reg[7]_17 [1]),
        .R(rst_int));
  FDRE \idx_out_int_reg[7][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\idx_cnt_int[7]_35 [2]),
        .Q(\idx_out_int_reg[7]_17 [2]),
        .R(rst_int));
  FDRE \idx_out_int_reg[7][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\idx_cnt_int[7]_35 [3]),
        .Q(\idx_out_int_reg[7]_17 [3]),
        .R(rst_int));
  FDRE \idx_out_int_reg[7][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\idx_cnt_int[7]_35 [4]),
        .Q(\idx_out_int_reg[7]_17 [4]),
        .R(rst_int));
  FDRE \idx_out_int_reg[7][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\idx_cnt_int[7]_35 [5]),
        .Q(\idx_out_int_reg[7]_17 [5]),
        .R(rst_int));
  FDRE \idx_out_int_reg[7][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\idx_cnt_int[7]_35 [6]),
        .Q(\idx_out_int_reg[7]_17 [6]),
        .R(rst_int));
  FDRE \idx_out_int_reg[7][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_2_out),
        .D(\idx_cnt_int[7]_35 [7]),
        .Q(\idx_out_int_reg[7]_17 [7]),
        .R(rst_int));
  FDRE \idx_out_int_reg[8][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\idx_cnt_int[8]_36 [0]),
        .Q(\idx_out_int_reg[8]_18 [0]),
        .R(rst_int));
  FDRE \idx_out_int_reg[8][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\idx_cnt_int[8]_36 [1]),
        .Q(\idx_out_int_reg[8]_18 [1]),
        .R(rst_int));
  FDRE \idx_out_int_reg[8][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\idx_cnt_int[8]_36 [2]),
        .Q(\idx_out_int_reg[8]_18 [2]),
        .R(rst_int));
  FDRE \idx_out_int_reg[8][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\idx_cnt_int[8]_36 [3]),
        .Q(\idx_out_int_reg[8]_18 [3]),
        .R(rst_int));
  FDRE \idx_out_int_reg[8][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\idx_cnt_int[8]_36 [4]),
        .Q(\idx_out_int_reg[8]_18 [4]),
        .R(rst_int));
  FDRE \idx_out_int_reg[8][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\idx_cnt_int[8]_36 [5]),
        .Q(\idx_out_int_reg[8]_18 [5]),
        .R(rst_int));
  FDRE \idx_out_int_reg[8][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\idx_cnt_int[8]_36 [6]),
        .Q(\idx_out_int_reg[8]_18 [6]),
        .R(rst_int));
  FDRE \idx_out_int_reg[8][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_1_out__7),
        .D(\idx_cnt_int[8]_36 [7]),
        .Q(\idx_out_int_reg[8]_18 [7]),
        .R(rst_int));
  FDRE \idx_out_int_reg[9][0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\idx_cnt_int[9]_37 [0]),
        .Q(\idx_out_int_reg[9]_19 [0]),
        .R(rst_int));
  FDRE \idx_out_int_reg[9][1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\idx_cnt_int[9]_37 [1]),
        .Q(\idx_out_int_reg[9]_19 [1]),
        .R(rst_int));
  FDRE \idx_out_int_reg[9][2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\idx_cnt_int[9]_37 [2]),
        .Q(\idx_out_int_reg[9]_19 [2]),
        .R(rst_int));
  FDRE \idx_out_int_reg[9][3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\idx_cnt_int[9]_37 [3]),
        .Q(\idx_out_int_reg[9]_19 [3]),
        .R(rst_int));
  FDRE \idx_out_int_reg[9][4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\idx_cnt_int[9]_37 [4]),
        .Q(\idx_out_int_reg[9]_19 [4]),
        .R(rst_int));
  FDRE \idx_out_int_reg[9][5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\idx_cnt_int[9]_37 [5]),
        .Q(\idx_out_int_reg[9]_19 [5]),
        .R(rst_int));
  FDRE \idx_out_int_reg[9][6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\idx_cnt_int[9]_37 [6]),
        .Q(\idx_out_int_reg[9]_19 [6]),
        .R(rst_int));
  FDRE \idx_out_int_reg[9][7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_0_out),
        .D(\idx_cnt_int[9]_37 [7]),
        .Q(\idx_out_int_reg[9]_19 [7]),
        .R(rst_int));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \idx_out_reg[0] 
       (.CLR(GND_2),
        .D(\idx_out_reg[0]_i_1_n_0 ),
        .G(\idx_out_reg[7]_i_2_n_0 ),
        .GE(VCC_2),
        .Q(\SEL_reg[3] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \idx_out_reg[0]_i_1 
       (.I0(\idx_out_reg[0]_i_2_n_0 ),
        .I1(\idx_out_reg[0]_0 [3]),
        .I2(\idx_out_reg[0]_i_3_n_0 ),
        .I3(\idx_out_reg[0]_0 [2]),
        .I4(\idx_out_reg[0]_i_4_n_0 ),
        .O(\idx_out_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \idx_out_reg[0]_i_2 
       (.I0(\idx_out_int_reg[0]_10 [0]),
        .I1(\idx_out_reg[0]_0 [1]),
        .I2(\idx_out_reg[0]_0 [2]),
        .I3(\idx_out_int_reg[9]_19 [0]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[8]_18 [0]),
        .O(\idx_out_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[0]_i_3 
       (.I0(\idx_out_int_reg[7]_17 [0]),
        .I1(\idx_out_int_reg[6]_16 [0]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[5]_15 [0]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[4]_14 [0]),
        .O(\idx_out_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[0]_i_4 
       (.I0(\idx_out_int_reg[3]_13 [0]),
        .I1(\idx_out_int_reg[2]_12 [0]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[1]_11 [0]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[0]_10 [0]),
        .O(\idx_out_reg[0]_i_4_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \idx_out_reg[1] 
       (.CLR(GND_2),
        .D(\idx_out_reg[1]_i_1_n_0 ),
        .G(\idx_out_reg[7]_i_2_n_0 ),
        .GE(VCC_2),
        .Q(\SEL_reg[3] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \idx_out_reg[1]_i_1 
       (.I0(\idx_out_reg[1]_i_2_n_0 ),
        .I1(\idx_out_reg[0]_0 [3]),
        .I2(\idx_out_reg[1]_i_3_n_0 ),
        .I3(\idx_out_reg[0]_0 [2]),
        .I4(\idx_out_reg[1]_i_4_n_0 ),
        .O(\idx_out_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \idx_out_reg[1]_i_2 
       (.I0(\idx_out_int_reg[0]_10 [1]),
        .I1(\idx_out_reg[0]_0 [1]),
        .I2(\idx_out_reg[0]_0 [2]),
        .I3(\idx_out_int_reg[9]_19 [1]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[8]_18 [1]),
        .O(\idx_out_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[1]_i_3 
       (.I0(\idx_out_int_reg[7]_17 [1]),
        .I1(\idx_out_int_reg[6]_16 [1]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[5]_15 [1]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[4]_14 [1]),
        .O(\idx_out_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[1]_i_4 
       (.I0(\idx_out_int_reg[3]_13 [1]),
        .I1(\idx_out_int_reg[2]_12 [1]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[1]_11 [1]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[0]_10 [1]),
        .O(\idx_out_reg[1]_i_4_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \idx_out_reg[2] 
       (.CLR(GND_2),
        .D(\idx_out_reg[2]_i_1_n_0 ),
        .G(\idx_out_reg[7]_i_2_n_0 ),
        .GE(VCC_2),
        .Q(\SEL_reg[3] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \idx_out_reg[2]_i_1 
       (.I0(\idx_out_reg[2]_i_2_n_0 ),
        .I1(\idx_out_reg[0]_0 [3]),
        .I2(\idx_out_reg[2]_i_3_n_0 ),
        .I3(\idx_out_reg[0]_0 [2]),
        .I4(\idx_out_reg[2]_i_4_n_0 ),
        .O(\idx_out_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \idx_out_reg[2]_i_2 
       (.I0(\idx_out_int_reg[0]_10 [2]),
        .I1(\idx_out_reg[0]_0 [1]),
        .I2(\idx_out_reg[0]_0 [2]),
        .I3(\idx_out_int_reg[9]_19 [2]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[8]_18 [2]),
        .O(\idx_out_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[2]_i_3 
       (.I0(\idx_out_int_reg[7]_17 [2]),
        .I1(\idx_out_int_reg[6]_16 [2]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[5]_15 [2]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[4]_14 [2]),
        .O(\idx_out_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[2]_i_4 
       (.I0(\idx_out_int_reg[3]_13 [2]),
        .I1(\idx_out_int_reg[2]_12 [2]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[1]_11 [2]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[0]_10 [2]),
        .O(\idx_out_reg[2]_i_4_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \idx_out_reg[3] 
       (.CLR(GND_2),
        .D(\idx_out_reg[3]_i_1_n_0 ),
        .G(\idx_out_reg[7]_i_2_n_0 ),
        .GE(VCC_2),
        .Q(\SEL_reg[3] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \idx_out_reg[3]_i_1 
       (.I0(\idx_out_reg[3]_i_2_n_0 ),
        .I1(\idx_out_reg[0]_0 [3]),
        .I2(\idx_out_reg[3]_i_3_n_0 ),
        .I3(\idx_out_reg[0]_0 [2]),
        .I4(\idx_out_reg[3]_i_4_n_0 ),
        .O(\idx_out_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \idx_out_reg[3]_i_2 
       (.I0(\idx_out_int_reg[0]_10 [3]),
        .I1(\idx_out_reg[0]_0 [1]),
        .I2(\idx_out_reg[0]_0 [2]),
        .I3(\idx_out_int_reg[9]_19 [3]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[8]_18 [3]),
        .O(\idx_out_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[3]_i_3 
       (.I0(\idx_out_int_reg[7]_17 [3]),
        .I1(\idx_out_int_reg[6]_16 [3]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[5]_15 [3]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[4]_14 [3]),
        .O(\idx_out_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[3]_i_4 
       (.I0(\idx_out_int_reg[3]_13 [3]),
        .I1(\idx_out_int_reg[2]_12 [3]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[1]_11 [3]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[0]_10 [3]),
        .O(\idx_out_reg[3]_i_4_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \idx_out_reg[4] 
       (.CLR(GND_2),
        .D(\idx_out_reg[4]_i_1_n_0 ),
        .G(\idx_out_reg[7]_i_2_n_0 ),
        .GE(VCC_2),
        .Q(\SEL_reg[3] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \idx_out_reg[4]_i_1 
       (.I0(\idx_out_reg[4]_i_2_n_0 ),
        .I1(\idx_out_reg[0]_0 [3]),
        .I2(\idx_out_reg[4]_i_3_n_0 ),
        .I3(\idx_out_reg[0]_0 [2]),
        .I4(\idx_out_reg[4]_i_4_n_0 ),
        .O(\idx_out_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \idx_out_reg[4]_i_2 
       (.I0(\idx_out_int_reg[0]_10 [4]),
        .I1(\idx_out_reg[0]_0 [1]),
        .I2(\idx_out_reg[0]_0 [2]),
        .I3(\idx_out_int_reg[9]_19 [4]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[8]_18 [4]),
        .O(\idx_out_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[4]_i_3 
       (.I0(\idx_out_int_reg[7]_17 [4]),
        .I1(\idx_out_int_reg[6]_16 [4]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[5]_15 [4]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[4]_14 [4]),
        .O(\idx_out_reg[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[4]_i_4 
       (.I0(\idx_out_int_reg[3]_13 [4]),
        .I1(\idx_out_int_reg[2]_12 [4]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[1]_11 [4]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[0]_10 [4]),
        .O(\idx_out_reg[4]_i_4_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \idx_out_reg[5] 
       (.CLR(GND_2),
        .D(\idx_out_reg[5]_i_1_n_0 ),
        .G(\idx_out_reg[7]_i_2_n_0 ),
        .GE(VCC_2),
        .Q(\SEL_reg[3] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \idx_out_reg[5]_i_1 
       (.I0(\idx_out_reg[5]_i_2_n_0 ),
        .I1(\idx_out_reg[0]_0 [3]),
        .I2(\idx_out_reg[5]_i_3_n_0 ),
        .I3(\idx_out_reg[0]_0 [2]),
        .I4(\idx_out_reg[5]_i_4_n_0 ),
        .O(\idx_out_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \idx_out_reg[5]_i_2 
       (.I0(\idx_out_int_reg[0]_10 [5]),
        .I1(\idx_out_reg[0]_0 [1]),
        .I2(\idx_out_reg[0]_0 [2]),
        .I3(\idx_out_int_reg[9]_19 [5]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[8]_18 [5]),
        .O(\idx_out_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[5]_i_3 
       (.I0(\idx_out_int_reg[7]_17 [5]),
        .I1(\idx_out_int_reg[6]_16 [5]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[5]_15 [5]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[4]_14 [5]),
        .O(\idx_out_reg[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[5]_i_4 
       (.I0(\idx_out_int_reg[3]_13 [5]),
        .I1(\idx_out_int_reg[2]_12 [5]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[1]_11 [5]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[0]_10 [5]),
        .O(\idx_out_reg[5]_i_4_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \idx_out_reg[6] 
       (.CLR(GND_2),
        .D(\idx_out_reg[6]_i_1_n_0 ),
        .G(\idx_out_reg[7]_i_2_n_0 ),
        .GE(VCC_2),
        .Q(\SEL_reg[3] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \idx_out_reg[6]_i_1 
       (.I0(\idx_out_reg[6]_i_2_n_0 ),
        .I1(\idx_out_reg[0]_0 [3]),
        .I2(\idx_out_reg[6]_i_3_n_0 ),
        .I3(\idx_out_reg[0]_0 [2]),
        .I4(\idx_out_reg[6]_i_4_n_0 ),
        .O(\idx_out_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \idx_out_reg[6]_i_2 
       (.I0(\idx_out_int_reg[0]_10 [6]),
        .I1(\idx_out_reg[0]_0 [1]),
        .I2(\idx_out_reg[0]_0 [2]),
        .I3(\idx_out_int_reg[9]_19 [6]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[8]_18 [6]),
        .O(\idx_out_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[6]_i_3 
       (.I0(\idx_out_int_reg[7]_17 [6]),
        .I1(\idx_out_int_reg[6]_16 [6]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[5]_15 [6]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[4]_14 [6]),
        .O(\idx_out_reg[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[6]_i_4 
       (.I0(\idx_out_int_reg[3]_13 [6]),
        .I1(\idx_out_int_reg[2]_12 [6]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[1]_11 [6]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[0]_10 [6]),
        .O(\idx_out_reg[6]_i_4_n_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \idx_out_reg[7] 
       (.CLR(GND_2),
        .D(\idx_out_reg[7]_i_1_n_0 ),
        .G(\idx_out_reg[7]_i_2_n_0 ),
        .GE(VCC_2),
        .Q(\SEL_reg[3] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \idx_out_reg[7]_i_1 
       (.I0(\idx_out_reg[7]_i_3_n_0 ),
        .I1(\idx_out_reg[0]_0 [3]),
        .I2(\idx_out_reg[7]_i_4_n_0 ),
        .I3(\idx_out_reg[0]_0 [2]),
        .I4(\idx_out_reg[7]_i_5_n_0 ),
        .O(\idx_out_reg[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h57)) 
    \idx_out_reg[7]_i_2 
       (.I0(\idx_out_reg[0]_0 [3]),
        .I1(\idx_out_reg[0]_0 [2]),
        .I2(\idx_out_reg[0]_0 [1]),
        .O(\idx_out_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \idx_out_reg[7]_i_3 
       (.I0(\idx_out_int_reg[0]_10 [7]),
        .I1(\idx_out_reg[0]_0 [1]),
        .I2(\idx_out_reg[0]_0 [2]),
        .I3(\idx_out_int_reg[9]_19 [7]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[8]_18 [7]),
        .O(\idx_out_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[7]_i_4 
       (.I0(\idx_out_int_reg[7]_17 [7]),
        .I1(\idx_out_int_reg[6]_16 [7]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[5]_15 [7]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[4]_14 [7]),
        .O(\idx_out_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \idx_out_reg[7]_i_5 
       (.I0(\idx_out_int_reg[3]_13 [7]),
        .I1(\idx_out_int_reg[2]_12 [7]),
        .I2(\idx_out_reg[0]_0 [1]),
        .I3(\idx_out_int_reg[1]_11 [7]),
        .I4(\idx_out_reg[0]_0 [0]),
        .I5(\idx_out_int_reg[0]_10 [7]),
        .O(\idx_out_reg[7]_i_5_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_1_out
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__2_n_4 ,\p_1_out_inferred__0/i__carry__2_n_5 ,\p_1_out_inferred__0/i__carry__2_n_6 ,\p_1_out_inferred__0/i__carry__2_n_7 ,\p_1_out_inferred__0/i__carry__1_n_4 ,\p_1_out_inferred__0/i__carry__1_n_5 ,\p_1_out_inferred__0/i__carry__1_n_6 ,\p_1_out_inferred__0/i__carry__1_n_7 ,\p_1_out_inferred__0/i__carry__0_n_4 ,\p_1_out_inferred__0/i__carry__0_n_5 ,\p_1_out_inferred__0/i__carry__0_n_6 ,\p_1_out_inferred__0/i__carry__0_n_7 ,\p_1_out_inferred__0/i__carry_n_4 ,\p_1_out_inferred__0/i__carry_n_5 ,\p_1_out_inferred__0/i__carry_n_6 ,\p_1_out_inferred__0/i__carry_n_7 }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 }),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(\<const0> ),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({p_1_out_n_91,p_1_out_n_92,p_1_out_n_93,p_1_out_n_94,p_1_out_n_95,p_1_out_n_96,p_1_out_n_97,p_1_out_n_98,p_1_out_n_99,p_1_out_n_100,p_1_out_n_101,p_1_out_n_102,p_1_out_n_103,p_1_out_n_104,p_1_out_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_1_out__0
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__2_n_4 ,\p_1_out_inferred__0/i__carry__2_n_5 ,\p_1_out_inferred__0/i__carry__2_n_6 ,\p_1_out_inferred__0/i__carry__2_n_7 ,\p_1_out_inferred__0/i__carry__1_n_4 ,\p_1_out_inferred__0/i__carry__1_n_5 ,\p_1_out_inferred__0/i__carry__1_n_6 ,\p_1_out_inferred__0/i__carry__1_n_7 ,\p_1_out_inferred__0/i__carry__0_n_4 ,\p_1_out_inferred__0/i__carry__0_n_5 ,\p_1_out_inferred__0/i__carry__0_n_6 ,\p_1_out_inferred__0/i__carry__0_n_7 ,\p_1_out_inferred__0/i__carry_n_4 ,\p_1_out_inferred__0/i__carry_n_5 ,\p_1_out_inferred__0/i__carry_n_6 ,\p_1_out_inferred__0/i__carry_n_7 }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\<const0> ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__2_n_4 ,\p_1_out_inferred__0/i__carry__2_n_5 ,\p_1_out_inferred__0/i__carry__2_n_6 ,\p_1_out_inferred__0/i__carry__2_n_7 ,\p_1_out_inferred__0/i__carry__1_n_4 ,\p_1_out_inferred__0/i__carry__1_n_5 ,\p_1_out_inferred__0/i__carry__1_n_6 ,\p_1_out_inferred__0/i__carry__1_n_7 ,\p_1_out_inferred__0/i__carry__0_n_4 ,\p_1_out_inferred__0/i__carry__0_n_5 ,\p_1_out_inferred__0/i__carry__0_n_6 ,\p_1_out_inferred__0/i__carry__0_n_7 ,\p_1_out_inferred__0/i__carry_n_4 ,\p_1_out_inferred__0/i__carry_n_5 ,\p_1_out_inferred__0/i__carry_n_6 ,\p_1_out_inferred__0/i__carry_n_7 }),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(\<const0> ),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({p_1_out__0_n_89,p_1_out__0_n_90,p_1_out__0_n_91,p_1_out__0_n_92,p_1_out__0_n_93,p_1_out__0_n_94,p_1_out__0_n_95,p_1_out__0_n_96,p_1_out__0_n_97,p_1_out__0_n_98,p_1_out__0_n_99,p_1_out__0_n_100,p_1_out__0_n_101,p_1_out__0_n_102,p_1_out__0_n_103,p_1_out__0_n_104,p_1_out__0_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCOUT({p_1_out__0_n_106,p_1_out__0_n_107,p_1_out__0_n_108,p_1_out__0_n_109,p_1_out__0_n_110,p_1_out__0_n_111,p_1_out__0_n_112,p_1_out__0_n_113,p_1_out__0_n_114,p_1_out__0_n_115,p_1_out__0_n_116,p_1_out__0_n_117,p_1_out__0_n_118,p_1_out__0_n_119,p_1_out__0_n_120,p_1_out__0_n_121,p_1_out__0_n_122,p_1_out__0_n_123,p_1_out__0_n_124,p_1_out__0_n_125,p_1_out__0_n_126,p_1_out__0_n_127,p_1_out__0_n_128,p_1_out__0_n_129,p_1_out__0_n_130,p_1_out__0_n_131,p_1_out__0_n_132,p_1_out__0_n_133,p_1_out__0_n_134,p_1_out__0_n_135,p_1_out__0_n_136,p_1_out__0_n_137,p_1_out__0_n_138,p_1_out__0_n_139,p_1_out__0_n_140,p_1_out__0_n_141,p_1_out__0_n_142,p_1_out__0_n_143,p_1_out__0_n_144,p_1_out__0_n_145,p_1_out__0_n_146,p_1_out__0_n_147,p_1_out__0_n_148,p_1_out__0_n_149,p_1_out__0_n_150,p_1_out__0_n_151,p_1_out__0_n_152,p_1_out__0_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_1_out__1
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__2_n_4 ,\p_1_out_inferred__0/i__carry__2_n_5 ,\p_1_out_inferred__0/i__carry__2_n_6 ,\p_1_out_inferred__0/i__carry__2_n_7 ,\p_1_out_inferred__0/i__carry__1_n_4 ,\p_1_out_inferred__0/i__carry__1_n_5 ,\p_1_out_inferred__0/i__carry__1_n_6 ,\p_1_out_inferred__0/i__carry__1_n_7 ,\p_1_out_inferred__0/i__carry__0_n_4 ,\p_1_out_inferred__0/i__carry__0_n_5 ,\p_1_out_inferred__0/i__carry__0_n_6 ,\p_1_out_inferred__0/i__carry__0_n_7 ,\p_1_out_inferred__0/i__carry_n_4 ,\p_1_out_inferred__0/i__carry_n_5 ,\p_1_out_inferred__0/i__carry_n_6 ,\p_1_out_inferred__0/i__carry_n_7 }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 ,\p_1_out_inferred__0/i__carry__3_n_7 }),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(\<const0> ),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({p_1_out__1_n_91,p_1_out__1_n_92,p_1_out__1_n_93,p_1_out__1_n_94,p_1_out__1_n_95,p_1_out__1_n_96,p_1_out__1_n_97,p_1_out__1_n_98,p_1_out__1_n_99,p_1_out__1_n_100,p_1_out__1_n_101,p_1_out__1_n_102,p_1_out__1_n_103,p_1_out__1_n_104,p_1_out__1_n_105}),
        .PCIN({p_1_out__0_n_106,p_1_out__0_n_107,p_1_out__0_n_108,p_1_out__0_n_109,p_1_out__0_n_110,p_1_out__0_n_111,p_1_out__0_n_112,p_1_out__0_n_113,p_1_out__0_n_114,p_1_out__0_n_115,p_1_out__0_n_116,p_1_out__0_n_117,p_1_out__0_n_118,p_1_out__0_n_119,p_1_out__0_n_120,p_1_out__0_n_121,p_1_out__0_n_122,p_1_out__0_n_123,p_1_out__0_n_124,p_1_out__0_n_125,p_1_out__0_n_126,p_1_out__0_n_127,p_1_out__0_n_128,p_1_out__0_n_129,p_1_out__0_n_130,p_1_out__0_n_131,p_1_out__0_n_132,p_1_out__0_n_133,p_1_out__0_n_134,p_1_out__0_n_135,p_1_out__0_n_136,p_1_out__0_n_137,p_1_out__0_n_138,p_1_out__0_n_139,p_1_out__0_n_140,p_1_out__0_n_141,p_1_out__0_n_142,p_1_out__0_n_143,p_1_out__0_n_144,p_1_out__0_n_145,p_1_out__0_n_146,p_1_out__0_n_147,p_1_out__0_n_148,p_1_out__0_n_149,p_1_out__0_n_150,p_1_out__0_n_151,p_1_out__0_n_152,p_1_out__0_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_1_out__2
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__2_n_4 ,\p_1_out_inferred__2/i__carry__2_n_5 ,\p_1_out_inferred__2/i__carry__2_n_6 ,\p_1_out_inferred__2/i__carry__2_n_7 ,\p_1_out_inferred__2/i__carry__1_n_4 ,\p_1_out_inferred__2/i__carry__1_n_5 ,\p_1_out_inferred__2/i__carry__1_n_6 ,\p_1_out_inferred__2/i__carry__1_n_7 ,\p_1_out_inferred__2/i__carry__0_n_4 ,\p_1_out_inferred__2/i__carry__0_n_5 ,\p_1_out_inferred__2/i__carry__0_n_6 ,\p_1_out_inferred__2/i__carry__0_n_7 ,\p_1_out_inferred__2/i__carry_n_4 ,\p_1_out_inferred__2/i__carry_n_5 ,\p_1_out_inferred__2/i__carry_n_6 ,\p_1_out_inferred__2/i__carry_n_7 }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 }),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(\<const0> ),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({p_1_out__2_n_91,p_1_out__2_n_92,p_1_out__2_n_93,p_1_out__2_n_94,p_1_out__2_n_95,p_1_out__2_n_96,p_1_out__2_n_97,p_1_out__2_n_98,p_1_out__2_n_99,p_1_out__2_n_100,p_1_out__2_n_101,p_1_out__2_n_102,p_1_out__2_n_103,p_1_out__2_n_104,p_1_out__2_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_1_out__3
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__2_n_4 ,\p_1_out_inferred__2/i__carry__2_n_5 ,\p_1_out_inferred__2/i__carry__2_n_6 ,\p_1_out_inferred__2/i__carry__2_n_7 ,\p_1_out_inferred__2/i__carry__1_n_4 ,\p_1_out_inferred__2/i__carry__1_n_5 ,\p_1_out_inferred__2/i__carry__1_n_6 ,\p_1_out_inferred__2/i__carry__1_n_7 ,\p_1_out_inferred__2/i__carry__0_n_4 ,\p_1_out_inferred__2/i__carry__0_n_5 ,\p_1_out_inferred__2/i__carry__0_n_6 ,\p_1_out_inferred__2/i__carry__0_n_7 ,\p_1_out_inferred__2/i__carry_n_4 ,\p_1_out_inferred__2/i__carry_n_5 ,\p_1_out_inferred__2/i__carry_n_6 ,\p_1_out_inferred__2/i__carry_n_7 }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\<const0> ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__2_n_4 ,\p_1_out_inferred__2/i__carry__2_n_5 ,\p_1_out_inferred__2/i__carry__2_n_6 ,\p_1_out_inferred__2/i__carry__2_n_7 ,\p_1_out_inferred__2/i__carry__1_n_4 ,\p_1_out_inferred__2/i__carry__1_n_5 ,\p_1_out_inferred__2/i__carry__1_n_6 ,\p_1_out_inferred__2/i__carry__1_n_7 ,\p_1_out_inferred__2/i__carry__0_n_4 ,\p_1_out_inferred__2/i__carry__0_n_5 ,\p_1_out_inferred__2/i__carry__0_n_6 ,\p_1_out_inferred__2/i__carry__0_n_7 ,\p_1_out_inferred__2/i__carry_n_4 ,\p_1_out_inferred__2/i__carry_n_5 ,\p_1_out_inferred__2/i__carry_n_6 ,\p_1_out_inferred__2/i__carry_n_7 }),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(\<const0> ),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({p_1_out__3_n_89,p_1_out__3_n_90,p_1_out__3_n_91,p_1_out__3_n_92,p_1_out__3_n_93,p_1_out__3_n_94,p_1_out__3_n_95,p_1_out__3_n_96,p_1_out__3_n_97,p_1_out__3_n_98,p_1_out__3_n_99,p_1_out__3_n_100,p_1_out__3_n_101,p_1_out__3_n_102,p_1_out__3_n_103,p_1_out__3_n_104,p_1_out__3_n_105}),
        .PCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .PCOUT({p_1_out__3_n_106,p_1_out__3_n_107,p_1_out__3_n_108,p_1_out__3_n_109,p_1_out__3_n_110,p_1_out__3_n_111,p_1_out__3_n_112,p_1_out__3_n_113,p_1_out__3_n_114,p_1_out__3_n_115,p_1_out__3_n_116,p_1_out__3_n_117,p_1_out__3_n_118,p_1_out__3_n_119,p_1_out__3_n_120,p_1_out__3_n_121,p_1_out__3_n_122,p_1_out__3_n_123,p_1_out__3_n_124,p_1_out__3_n_125,p_1_out__3_n_126,p_1_out__3_n_127,p_1_out__3_n_128,p_1_out__3_n_129,p_1_out__3_n_130,p_1_out__3_n_131,p_1_out__3_n_132,p_1_out__3_n_133,p_1_out__3_n_134,p_1_out__3_n_135,p_1_out__3_n_136,p_1_out__3_n_137,p_1_out__3_n_138,p_1_out__3_n_139,p_1_out__3_n_140,p_1_out__3_n_141,p_1_out__3_n_142,p_1_out__3_n_143,p_1_out__3_n_144,p_1_out__3_n_145,p_1_out__3_n_146,p_1_out__3_n_147,p_1_out__3_n_148,p_1_out__3_n_149,p_1_out__3_n_150,p_1_out__3_n_151,p_1_out__3_n_152,p_1_out__3_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_1_out__4
       (.A({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__2_n_4 ,\p_1_out_inferred__2/i__carry__2_n_5 ,\p_1_out_inferred__2/i__carry__2_n_6 ,\p_1_out_inferred__2/i__carry__2_n_7 ,\p_1_out_inferred__2/i__carry__1_n_4 ,\p_1_out_inferred__2/i__carry__1_n_5 ,\p_1_out_inferred__2/i__carry__1_n_6 ,\p_1_out_inferred__2/i__carry__1_n_7 ,\p_1_out_inferred__2/i__carry__0_n_4 ,\p_1_out_inferred__2/i__carry__0_n_5 ,\p_1_out_inferred__2/i__carry__0_n_6 ,\p_1_out_inferred__2/i__carry__0_n_7 ,\p_1_out_inferred__2/i__carry_n_4 ,\p_1_out_inferred__2/i__carry_n_5 ,\p_1_out_inferred__2/i__carry_n_6 ,\p_1_out_inferred__2/i__carry_n_7 }),
        .ACIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .ALUMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .B({\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 ,\p_1_out_inferred__2/i__carry__3_n_7 }),
        .BCIN({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .C({VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2,VCC_2}),
        .CARRYCASCIN(\<const0> ),
        .CARRYIN(\<const0> ),
        .CARRYINSEL({\<const0> ,\<const0> ,\<const0> }),
        .CEA1(\<const0> ),
        .CEA2(\<const0> ),
        .CEAD(\<const0> ),
        .CEALUMODE(\<const0> ),
        .CEB1(\<const0> ),
        .CEB2(\<const0> ),
        .CEC(\<const0> ),
        .CECARRYIN(\<const0> ),
        .CECTRL(\<const0> ),
        .CED(\<const0> ),
        .CEINMODE(\<const0> ),
        .CEM(\<const0> ),
        .CEP(\<const0> ),
        .CLK(\<const0> ),
        .D({GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2,GND_2}),
        .INMODE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .MULTSIGNIN(\<const0> ),
        .OPMODE({\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> ,\<const0> ,\<const1> }),
        .P({p_1_out__4_n_91,p_1_out__4_n_92,p_1_out__4_n_93,p_1_out__4_n_94,p_1_out__4_n_95,p_1_out__4_n_96,p_1_out__4_n_97,p_1_out__4_n_98,p_1_out__4_n_99,p_1_out__4_n_100,p_1_out__4_n_101,p_1_out__4_n_102,p_1_out__4_n_103,p_1_out__4_n_104,p_1_out__4_n_105}),
        .PCIN({p_1_out__3_n_106,p_1_out__3_n_107,p_1_out__3_n_108,p_1_out__3_n_109,p_1_out__3_n_110,p_1_out__3_n_111,p_1_out__3_n_112,p_1_out__3_n_113,p_1_out__3_n_114,p_1_out__3_n_115,p_1_out__3_n_116,p_1_out__3_n_117,p_1_out__3_n_118,p_1_out__3_n_119,p_1_out__3_n_120,p_1_out__3_n_121,p_1_out__3_n_122,p_1_out__3_n_123,p_1_out__3_n_124,p_1_out__3_n_125,p_1_out__3_n_126,p_1_out__3_n_127,p_1_out__3_n_128,p_1_out__3_n_129,p_1_out__3_n_130,p_1_out__3_n_131,p_1_out__3_n_132,p_1_out__3_n_133,p_1_out__3_n_134,p_1_out__3_n_135,p_1_out__3_n_136,p_1_out__3_n_137,p_1_out__3_n_138,p_1_out__3_n_139,p_1_out__3_n_140,p_1_out__3_n_141,p_1_out__3_n_142,p_1_out__3_n_143,p_1_out__3_n_144,p_1_out__3_n_145,p_1_out__3_n_146,p_1_out__3_n_147,p_1_out__3_n_148,p_1_out__3_n_149,p_1_out__3_n_150,p_1_out__3_n_151,p_1_out__3_n_152,p_1_out__3_n_153}),
        .RSTA(\<const0> ),
        .RSTALLCARRYIN(\<const0> ),
        .RSTALUMODE(\<const0> ),
        .RSTB(\<const0> ),
        .RSTC(\<const0> ),
        .RSTCTRL(\<const0> ),
        .RSTD(\<const0> ),
        .RSTINMODE(\<const0> ),
        .RSTM(\<const0> ),
        .RSTP(\<const0> ));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__0/i__carry 
       (.CI(\<const0> ),
        .CO({\p_1_out_inferred__0/i__carry_n_0 ,\NLW_p_1_out_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI(Q[19:16]),
        .O({\p_1_out_inferred__0/i__carry_n_4 ,\p_1_out_inferred__0/i__carry_n_5 ,\p_1_out_inferred__0/i__carry_n_6 ,\p_1_out_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__9_n_0,i__carry_i_2__9_n_0,i__carry_i_3__9_n_0,i__carry_i_4__7_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__0/i__carry__0 
       (.CI(\p_1_out_inferred__0/i__carry_n_0 ),
        .CO({\p_1_out_inferred__0/i__carry__0_n_0 ,\NLW_p_1_out_inferred__0/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[23:20]),
        .O({\p_1_out_inferred__0/i__carry__0_n_4 ,\p_1_out_inferred__0/i__carry__0_n_5 ,\p_1_out_inferred__0/i__carry__0_n_6 ,\p_1_out_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__9_n_0,i__carry__0_i_2__9_n_0,i__carry__0_i_3__9_n_0,i__carry__0_i_4__9_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__0/i__carry__1 
       (.CI(\p_1_out_inferred__0/i__carry__0_n_0 ),
        .CO({\p_1_out_inferred__0/i__carry__1_n_0 ,\NLW_p_1_out_inferred__0/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[27:24]),
        .O({\p_1_out_inferred__0/i__carry__1_n_4 ,\p_1_out_inferred__0/i__carry__1_n_5 ,\p_1_out_inferred__0/i__carry__1_n_6 ,\p_1_out_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__9_n_0,i__carry__1_i_2__9_n_0,i__carry__1_i_3__9_n_0,i__carry__1_i_4__9_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__0/i__carry__2 
       (.CI(\p_1_out_inferred__0/i__carry__1_n_0 ),
        .CO({\p_1_out_inferred__0/i__carry__2_n_0 ,\NLW_p_1_out_inferred__0/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__1_0[31],Q[30:28]}),
        .O({\p_1_out_inferred__0/i__carry__2_n_4 ,\p_1_out_inferred__0/i__carry__2_n_5 ,\p_1_out_inferred__0/i__carry__2_n_6 ,\p_1_out_inferred__0/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__9_n_0,i__carry__2_i_2__9_n_0,i__carry__2_i_3__9_n_0,i__carry__2_i_4__9_n_0}));
  CARRY4 \p_1_out_inferred__0/i__carry__3 
       (.CI(\p_1_out_inferred__0/i__carry__2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\p_1_out_inferred__0/i__carry__3_n_7 ),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \p_1_out_inferred__1/i__carry 
       (.CI(\<const0> ),
        .CO({\p_1_out_inferred__1/i__carry_n_0 ,\NLW_p_1_out_inferred__1/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__1_n_103,p_1_out__1_n_104,p_1_out__1_n_105,\<const0> }),
        .O({\p_1_out_inferred__1/i__carry_n_4 ,\p_1_out_inferred__1/i__carry_n_5 ,\p_1_out_inferred__1/i__carry_n_6 ,\p_1_out_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_1__7_n_0,i__carry_i_2__7_n_0,i__carry_i_3__7_n_0,p_1_out__0_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__1/i__carry__0 
       (.CI(\p_1_out_inferred__1/i__carry_n_0 ),
        .CO({\p_1_out_inferred__1/i__carry__0_n_0 ,\NLW_p_1_out_inferred__1/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__1_n_99,p_1_out__1_n_100,p_1_out__1_n_101,p_1_out__1_n_102}),
        .O({\p_1_out_inferred__1/i__carry__0_n_4 ,\p_1_out_inferred__1/i__carry__0_n_5 ,\p_1_out_inferred__1/i__carry__0_n_6 ,\p_1_out_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__7_n_0,i__carry__0_i_2__7_n_0,i__carry__0_i_3__7_n_0,i__carry__0_i_4__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__1/i__carry__1 
       (.CI(\p_1_out_inferred__1/i__carry__0_n_0 ),
        .CO({\p_1_out_inferred__1/i__carry__1_n_0 ,\NLW_p_1_out_inferred__1/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__1_n_95,p_1_out__1_n_96,p_1_out__1_n_97,p_1_out__1_n_98}),
        .O({\p_1_out_inferred__1/i__carry__1_n_4 ,\p_1_out_inferred__1/i__carry__1_n_5 ,\p_1_out_inferred__1/i__carry__1_n_6 ,\p_1_out_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__7_n_0,i__carry__1_i_2__7_n_0,i__carry__1_i_3__7_n_0,i__carry__1_i_4__7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__1/i__carry__2 
       (.CI(\p_1_out_inferred__1/i__carry__1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,p_1_out__1_n_92,p_1_out__1_n_93,p_1_out__1_n_94}),
        .O({\p_1_out_inferred__1/i__carry__2_n_4 ,\p_1_out_inferred__1/i__carry__2_n_5 ,\p_1_out_inferred__1/i__carry__2_n_6 ,\p_1_out_inferred__1/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__7_n_0,i__carry__2_i_2__7_n_0,i__carry__2_i_3__7_n_0,i__carry__2_i_4__7_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__2/i__carry 
       (.CI(\<const0> ),
        .CO({\p_1_out_inferred__2/i__carry_n_0 ,\NLW_p_1_out_inferred__2/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const1> ),
        .DI(Q[3:0]),
        .O({\p_1_out_inferred__2/i__carry_n_4 ,\p_1_out_inferred__2/i__carry_n_5 ,\p_1_out_inferred__2/i__carry_n_6 ,\p_1_out_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__10_n_0,i__carry_i_2__10_n_0,i__carry_i_3__10_n_0,i__carry_i_4__8_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__2/i__carry__0 
       (.CI(\p_1_out_inferred__2/i__carry_n_0 ),
        .CO({\p_1_out_inferred__2/i__carry__0_n_0 ,\NLW_p_1_out_inferred__2/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[7:4]),
        .O({\p_1_out_inferred__2/i__carry__0_n_4 ,\p_1_out_inferred__2/i__carry__0_n_5 ,\p_1_out_inferred__2/i__carry__0_n_6 ,\p_1_out_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__10_n_0,i__carry__0_i_2__10_n_0,i__carry__0_i_3__10_n_0,i__carry__0_i_4__10_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__2/i__carry__1 
       (.CI(\p_1_out_inferred__2/i__carry__0_n_0 ),
        .CO({\p_1_out_inferred__2/i__carry__1_n_0 ,\NLW_p_1_out_inferred__2/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[11:8]),
        .O({\p_1_out_inferred__2/i__carry__1_n_4 ,\p_1_out_inferred__2/i__carry__1_n_5 ,\p_1_out_inferred__2/i__carry__1_n_6 ,\p_1_out_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__10_n_0,i__carry__1_i_2__10_n_0,i__carry__1_i_3__10_n_0,i__carry__1_i_4__10_n_0}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__2/i__carry__2 
       (.CI(\p_1_out_inferred__2/i__carry__1_n_0 ),
        .CO({\p_1_out_inferred__2/i__carry__2_n_0 ,\NLW_p_1_out_inferred__2/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__1_0[15],Q[14:12]}),
        .O({\p_1_out_inferred__2/i__carry__2_n_4 ,\p_1_out_inferred__2/i__carry__2_n_5 ,\p_1_out_inferred__2/i__carry__2_n_6 ,\p_1_out_inferred__2/i__carry__2_n_7 }),
        .S({i__carry__2_i_1__10_n_0,i__carry__2_i_2__10_n_0,i__carry__2_i_3__10_n_0,i__carry__2_i_4__10_n_0}));
  CARRY4 \p_1_out_inferred__2/i__carry__3 
       (.CI(\p_1_out_inferred__2/i__carry__2_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(\p_1_out_inferred__2/i__carry__3_n_7 ),
        .S({\<const0> ,\<const0> ,\<const0> ,\<const1> }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 \p_1_out_inferred__3/i__carry 
       (.CI(\<const0> ),
        .CO({\p_1_out_inferred__3/i__carry_n_0 ,\NLW_p_1_out_inferred__3/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__4_n_103,p_1_out__4_n_104,p_1_out__4_n_105,\<const0> }),
        .O(p_1_out__8[19:16]),
        .S({i__carry_i_1__8_n_0,i__carry_i_2__8_n_0,i__carry_i_3__8_n_0,p_1_out__3_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__3/i__carry__0 
       (.CI(\p_1_out_inferred__3/i__carry_n_0 ),
        .CO({\p_1_out_inferred__3/i__carry__0_n_0 ,\NLW_p_1_out_inferred__3/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__4_n_99,p_1_out__4_n_100,p_1_out__4_n_101,p_1_out__4_n_102}),
        .O(p_1_out__8[23:20]),
        .S({i__carry__0_i_1__8_n_0,i__carry__0_i_2__8_n_0,i__carry__0_i_3__8_n_0,i__carry__0_i_4__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__3/i__carry__1 
       (.CI(\p_1_out_inferred__3/i__carry__0_n_0 ),
        .CO({\p_1_out_inferred__3/i__carry__1_n_0 ,\NLW_p_1_out_inferred__3/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({p_1_out__4_n_95,p_1_out__4_n_96,p_1_out__4_n_97,p_1_out__4_n_98}),
        .O(p_1_out__8[27:24]),
        .S({i__carry__1_i_1__8_n_0,i__carry__1_i_2__8_n_0,i__carry__1_i_3__8_n_0,i__carry__1_i_4__8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \p_1_out_inferred__3/i__carry__2 
       (.CI(\p_1_out_inferred__3/i__carry__1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,p_1_out__4_n_92,p_1_out__4_n_93,p_1_out__4_n_94}),
        .O(p_1_out__8[31:28]),
        .S({i__carry__2_i_1__8_n_0,i__carry__2_i_2__8_n_0,i__carry__2_i_3__8_n_0,i__carry__2_i_4__8_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    \ready[0]_i_1 
       (.I0(ready),
        .I1(\idx_cnt_reg[0]_0 ),
        .I2(slaves_req),
        .O(\ready[0]_i_1_n_0 ));
  FDCE \ready_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(rst_int),
        .D(\ready[0]_i_1_n_0 ),
        .Q(ready));
endmodule

module sp_rom
   (out,
    clk_IBUF_BUFG,
    rom_r_valid,
    Q,
    pwropt,
    pwropt_2,
    pwropt_3);
  output [31:0]out;
  input clk_IBUF_BUFG;
  input rom_r_valid;
  input [11:0]Q;
  input pwropt;
  input pwropt_2;
  input pwropt_3;

  wire \<const0> ;
  wire \<const1> ;
  wire GND_cooolDelFlop_1;
  wire [11:0]Q;
  wire VCC_cooolDelFlop_1;
  wire clk_IBUF_BUFG;
  wire [31:0]out;
  wire pwropt;
  wire pwropt_2;
  wire pwropt_3;
  wire rdata_reg_0_ENARDEN_cooolgate_en_sig_3;
  wire rdata_reg_1_ENARDEN_cooolgate_en_sig_4;
  wire rdata_reg_2_ENARDEN_cooolgate_en_sig_5;
  wire rdata_reg_3_ENARDEN_cooolgate_en_sig_6;
  wire rom_r_valid;
  wire \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_1 ;
  wire \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_2 ;

  GND GND
       (.G(\<const0> ));
  GND GND_cooolDelFlop
       (.G(GND_cooolDelFlop_1));
  VCC VCC
       (.P(\<const1> ));
  VCC VCC_cooolDelFlop
       (.P(VCC_cooolDelFlop_1));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "boot_ctr0/sp_rom0/rdata" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2313232323232323232323239323136FEF136F13830363031323231373EF1337),
    .INIT_01(256'h636313E31383631393671303830383038303830383EF63031393232323232323),
    .INIT_02(256'h93236F23936F230313836FEF136F13632303231383E31363136F136363136313),
    .INIT_03(256'h93836F239383EF13136313B3B3B3836F936F236303139323636393B3B3131393),
    .INIT_04(256'h13EFEF13EF2323231393932323136F13EF232313039313836FEF231303836F33),
    .INIT_05(256'hEF6713831383030383EF13EFEF13EF139313EF136393339333EFB39313EF93EF),
    .INIT_06(256'hEF1363B3EF13EF1313EF1313EF13EF13EF23239393132313232313136F9323B3),
    .INIT_07(256'h6F13138303E3EFEF13132323136FEF93036F13138303838303EFEF13EF139313),
    .INIT_08(256'h9383B76723E30383B767130383B767E38303B7670383B76723232323239323B7),
    .INIT_09(256'h930383EF63239303B7EF1323232323136F671303E3039383B7670383B767E303),
    .INIT_0A(256'h000000000000000000000000000067E3931313238363136F93EF136713038323),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h46252E6C67616467695225005549000000000000000000000000000000000000),
    .INIT_0F(256'h0000690030394E3A6100000A74647420462500652020666953250A7464646520),
    .INIT_10(256'h64445525445525656C424932703300017300006D327604166300410070303205),
    .INIT_11(256'h13EF139313933737EFEF2323232323232323233793132E727073757443615225),
    .INIT_12(256'h006D32760416630041006F23EF13936FEF13836F93EF03E36363EF37B7B71393),
    .INIT_13(256'h04166300416F6F936FEFB3933323936363936713031383132363139313232313),
    .INIT_14(256'h2363139393EF2313931313932323B71323130077736F6B6763383430006D3276),
    .INIT_15(256'h6F13239323833303E333933323E33393A383B333139393B36713038303138313),
    .INIT_16(256'h00000000000000000000000000000032703300017300006D327604166300416F),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    rdata_reg_0
       (.ADDRARDADDR({\<const1> ,Q,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(out[7:0]),
        .ENARDEN(rdata_reg_0_ENARDEN_cooolgate_en_sig_3),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* OPT_MODIFIED = "POST_PROCESS_NETLIST" *) 
  LUT5 #(
    .INIT(32'hFFEF0000)) 
    rdata_reg_0_ENARDEN_cooolgate_en_gate_3_LOPT_REMAP
       (.I0(pwropt_2),
        .I1(pwropt_3),
        .I2(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_2 ),
        .I3(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_1 ),
        .I4(rom_r_valid),
        .O(rdata_reg_0_ENARDEN_cooolgate_en_sig_3));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "boot_ctr0/sp_rom0/rdata" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h22032C2E242E202226282A2C072A01F00004000120241A450426240100000101),
    .INIT_01(256'h6084078C0A47160A0780012C2B2B2A2A2929242420001C450B0A262E2C282624),
    .INIT_02(256'h062AF00E07F026C58727F0000500051C2CA726872796078407F0038E86078407),
    .INIT_03(256'h8747F02A872700750560F5D7F79726F005F00E5A270C0B2A848286F717860505),
    .INIT_04(256'h04000005F02A2C2E050509262801F005002C2687A5050627F0F02687A527F005),
    .INIT_05(256'h0080012485292924200005000005F005058600059804E417E400E49415000400),
    .INIT_06(256'h00059489005500755500755500750005F0262E0584052A04282C0601F0848087),
    .INIT_07(256'h00010520241A00000504262401F00084C50001052929242024000005F0050506),
    .INIT_08(256'h87A71780A41EA7A7178035A5A717809E27A71780A5A717802A2C22262607A817),
    .INIT_09(256'h072420F0C42C04A917F0042620222401008075A50EA786A71780A5A717800EA7),
    .INIT_0A(256'h0000000000000000000000000000801685030600830E03F084F005800129242C),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h69730A652064202076657300414F000000000000000000000000000000000000),
    .INIT_0F(256'h00017300002E55204700000065202073697300736228696E6573006520206972),
    .INIT_10(256'h0A524E64445373726F6F4F7030320514630041327033100076722000305F6972),
    .INIT_11(256'h0BF0050506061514F0F02226282A2C2E2024260505012E6172656E6F50726573),
    .INIT_12(256'h00327033100076722040F020F08505F0F085A5F004F0A51A040EF00A1A19090B),
    .INIT_13(256'h1000767220F0F005F000050505800750120780012405200480F0840707262401),
    .INIT_14(256'h00F4070786F02E0585060904282A15842C01007874706C686439353100327033),
    .INIT_15(256'hF007008700450645D486070700FC59070FC78706070605778001292424052004),
    .INIT_16(256'h00000000000000000000000000000070303205146300413270331000767220F0),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    rdata_reg_1
       (.ADDRARDADDR({\<const1> ,Q,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(out[15:8]),
        .ENARDEN(rdata_reg_1_ENARDEN_cooolgate_en_sig_4),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* OPT_MODIFIED = "POST_PROCESS_NETLIST" *) 
  LUT5 #(
    .INIT(32'hFFEF0000)) 
    rdata_reg_1_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP
       (.I0(pwropt_2),
        .I1(pwropt_3),
        .I2(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_2 ),
        .I3(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_1 ),
        .I4(rom_r_valid),
        .O(rdata_reg_1_ENARDEN_cooolgate_en_sig_4));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "boot_ctr0/sp_rom0/rdata" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hB1058171411161513121918141F1011F00140001C18105040511810110100101),
    .INIT_01(256'hF7E740072313F51350000181C1014181C1014181C1C0050310C0F11101E1D1C1),
    .INIT_02(256'hC0509FF0109FE10747C11FC050800007E007E147C1E780E7309F0AA7E730E780),
    .INIT_03(256'h67C09FF0C74080F505FCF7E7D7EB809F10DF60074090F0C00507C6E7C506F000),
    .INIT_04(256'h054080309F9181114080053121015F8000A0E1470780A0C19F9FE14707C1DFF5),
    .INIT_05(256'h0000014104C10181C140204000301F8080048020840087858440A484054005C0),
    .INIT_06(256'h00203484008480F50440F58400F480309F31118005809105218105011F14A799),
    .INIT_07(256'h000120C1818580C05060118101DF801404400120C10141C181C080309F808004),
    .INIT_08(256'h07070000A707070700001507070000070707000047070000F5F5B505F510A700),
    .INIT_09(256'h1081C15F8409000700DF051121918101C000F587070607070000070700000707),
    .INIT_0A(256'h000000000000000000000000000000061513F673050605DF145F3000010141F9),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h6C3A002E66696C6169633A005262000000000000000000000000000000000000),
    .INIT_0F(256'h041663004132292843000000736228656C3A002979256C676E3A007362287665),
    .INIT_10(256'h003D5F2052453A00616F62305F69720076721E703032050000690000006D3276),
    .INIT_11(256'h30CF4544000000001F9F9171615141312181110040010A6D6F7220205574733A),
    .INIT_12(256'h007030320500006900001F2A8F0A445F5F04895F051F892575659F0000002040),
    .INIT_13(256'h05000069009F1F009F00B410A0F5D005F6A000018104C10005E70520E6118101),
    .INIT_14(256'h04D70020E4DF118105500506219100058101007975716D696561363200703032),
    .INIT_15(256'hDFF7B717A606F407C7F600D406979909F687F5E417070199000101418104C100),
    .INIT_16(256'h000000000000000000000000000000305F69720076721E70303205000069009F),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    rdata_reg_2
       (.ADDRARDADDR({\<const1> ,Q,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(out[23:16]),
        .ENARDEN(rdata_reg_2_ENARDEN_cooolgate_en_sig_5),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* OPT_MODIFIED = "POST_PROCESS_NETLIST" *) 
  LUT5 #(
    .INIT(32'hFFEF0000)) 
    rdata_reg_2_ENARDEN_cooolgate_en_gate_7_LOPT_REMAP
       (.I0(pwropt_2),
        .I1(pwropt_3),
        .I2(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_2 ),
        .I3(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_1 ),
        .I4(rom_r_valid),
        .O(rdata_reg_2_ENARDEN_cooolgate_en_sig_5));
  (* IS_CLOCK_GATED *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=AUG" *) 
  (* RTL_RAM_BITS = "131072" *) 
  (* RTL_RAM_NAME = "boot_ctr0/sp_rom0/rdata" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "4095" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0400010103020303030302020404FAFE4200400100000000000000FF000A0000),
    .INIT_01(256'h021206FA00000600020006010102020202030303033802000601000505040404),
    .INIT_02(256'h017DFB7C04FE00000000FC30020003027C00000000FE070E07F8000204060605),
    .INIT_03(256'hFF7DFB7CFF7D270F03020F0000007DFC00F57D007D00007C0002FF0000000000),
    .INIT_04(256'h00221E00DD0000007574000101FEFD54287C000000540000EFDF00000000FD00),
    .INIT_05(256'h1A000201000001010118001A1900D87774001A00040000010020000001210021),
    .INIT_06(256'h0E0005000F010F0F01100F00110F1100D001007400790000010000FEFA000000),
    .INIT_07(256'h0601000000FE0B0700000000FFFA0900000A020000010101010D0C00CB7B7400),
    .INIT_08(256'h0181000000FE008100000000810000FE00810000008100000000000000008000),
    .INIT_09(256'h000000F40200008100F50000010000FF52000F00FE000181000001810000FE00),
    .INIT_0A(256'h000000000000000000000000000000FE0000FF00000000FC00F4060001000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h6520002E696E6F6E6E652000542D000000000000000000000000000000000000),
    .INIT_0F(256'h10007672202E2047430000002979256E6520000A746465206420002979256563),
    .INIT_10(256'h002544523D5F200064742D006D327600006900305F6972000173000000327033),
    .INIT_11(256'h00F4868500000000AFB20201010101010302028036FD002E6720757220207420),
    .INIT_12(256'h00305F69720001730000FC01EF8885FD9D0095FE009295FF0301B84000000000),
    .INIT_13(256'h7200017300F9FF00FC06000040000202020000010000000000020002FF0000FF),
    .INIT_14(256'h00020002FFAB0200A10200000302000002FC007A76726E6A6662373300305F69),
    .INIT_15(256'hFDFF000000000000FA40000000FC0200FEFD0000000003020004030303000300),
    .INIT_16(256'h000000000000000000000000000000006D327600006900305F697200017300F3),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    rdata_reg_3
       (.ADDRARDADDR({\<const1> ,Q,\<const0> ,\<const0> ,\<const0> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(clk_IBUF_BUFG),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(out[31:24]),
        .ENARDEN(rdata_reg_3_ENARDEN_cooolgate_en_sig_6),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* OPT_MODIFIED = "POST_PROCESS_NETLIST" *) 
  LUT5 #(
    .INIT(32'hFFEF0000)) 
    rdata_reg_3_ENARDEN_cooolgate_en_gate_9_LOPT_REMAP
       (.I0(pwropt_2),
        .I1(pwropt_3),
        .I2(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_2 ),
        .I3(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_1 ),
        .I4(rom_r_valid),
        .O(rdata_reg_3_ENARDEN_cooolgate_en_sig_6));
  FDCE #(
    .INIT(1'b1)) 
    \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_gate_1_cooolDelFlop 
       (.C(clk_IBUF_BUFG),
        .CE(VCC_cooolDelFlop_1),
        .CLR(GND_cooolDelFlop_1),
        .D(pwropt),
        .Q(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_1 ));
  FDCE #(
    .INIT(1'b0)) 
    \system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_gate_2_cooolDelFlop 
       (.C(clk_IBUF_BUFG),
        .CE(VCC_cooolDelFlop_1),
        .CLR(GND_cooolDelFlop_1),
        .D(rom_r_valid),
        .Q(\system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_cooolgate_en_sig_2 ));
endmodule

module split
   (s_sel_reg,
    \s_sel_reg_reg[0]_0 ,
    clk_IBUF_BUFG,
    sys_rst_int);
  output [0:0]s_sel_reg;
  input \s_sel_reg_reg[0]_0 ;
  input clk_IBUF_BUFG;
  input sys_rst_int;

  wire \<const1> ;
  wire clk_IBUF_BUFG;
  wire [0:0]s_sel_reg;
  wire \s_sel_reg_reg[0]_0 ;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\s_sel_reg_reg[0]_0 ),
        .Q(s_sel_reg));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized0
   (\s_sel_reg_reg[0]_0 ,
    cpu_d_resp,
    pbus_req,
    \mem_addr_reg[30] ,
    cpu_d_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    \mem_rdata_q_reg[15] ,
    Q,
    \mem_rdata_q_reg[15]_0 ,
    q_a,
    \mem_rdata_q_reg[15]_1 ,
    \mem_rdata_word_reg[14]_i_2 ,
    \mem_rdata_word_reg[14]_i_2_0 ,
    \mem_rdata_word_reg[13]_i_2 ,
    \mem_rdata_word_reg[13]_i_2_0 ,
    \mem_rdata_word_reg[12]_i_2 ,
    \mem_rdata_word_reg[12]_i_2_0 ,
    \mem_rdata_q_reg[11] ,
    \mem_rdata_q_reg[11]_0 ,
    \mem_rdata_q_reg[10] ,
    \mem_rdata_q_reg[10]_0 ,
    \mem_rdata_q_reg[9] ,
    \mem_rdata_q_reg[9]_0 ,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[8]_0 ,
    \mem_rdata_q_reg[7] ,
    \mem_rdata_q_reg[7]_0 ,
    \mem_rdata_q_reg[7]_1 ,
    \mem_rdata_q_reg[6] ,
    \mem_rdata_q_reg[6]_0 ,
    \mem_rdata_q_reg[5] ,
    \mem_rdata_q_reg[5]_0 ,
    \mem_rdata_q_reg[4] ,
    \mem_rdata_q_reg[4]_0 ,
    \mem_rdata_q_reg[3] ,
    \mem_rdata_q_reg[3]_0 ,
    \mem_rdata_q_reg[2] ,
    \mem_rdata_q_reg[2]_0 ,
    \mem_rdata_q_reg[1] ,
    \mem_rdata_q_reg[1]_0 ,
    \s_sel_reg_reg[0]_1 ,
    \s_sel_reg_reg[0]_2 ,
    cpu_valid,
    \ready_int_reg[0] ,
    p_0_in);
  output \s_sel_reg_reg[0]_0 ;
  output [14:0]cpu_d_resp;
  output [3:0]pbus_req;
  output \mem_addr_reg[30] ;
  input [0:0]cpu_d_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input \mem_rdata_q_reg[15] ;
  input [0:0]Q;
  input \mem_rdata_q_reg[15]_0 ;
  input [7:0]q_a;
  input \mem_rdata_q_reg[15]_1 ;
  input \mem_rdata_word_reg[14]_i_2 ;
  input \mem_rdata_word_reg[14]_i_2_0 ;
  input \mem_rdata_word_reg[13]_i_2 ;
  input \mem_rdata_word_reg[13]_i_2_0 ;
  input \mem_rdata_word_reg[12]_i_2 ;
  input \mem_rdata_word_reg[12]_i_2_0 ;
  input \mem_rdata_q_reg[11] ;
  input \mem_rdata_q_reg[11]_0 ;
  input \mem_rdata_q_reg[10] ;
  input \mem_rdata_q_reg[10]_0 ;
  input \mem_rdata_q_reg[9] ;
  input \mem_rdata_q_reg[9]_0 ;
  input \mem_rdata_q_reg[8] ;
  input \mem_rdata_q_reg[8]_0 ;
  input \mem_rdata_q_reg[7] ;
  input \mem_rdata_q_reg[7]_0 ;
  input [6:0]\mem_rdata_q_reg[7]_1 ;
  input \mem_rdata_q_reg[6] ;
  input \mem_rdata_q_reg[6]_0 ;
  input \mem_rdata_q_reg[5] ;
  input \mem_rdata_q_reg[5]_0 ;
  input \mem_rdata_q_reg[4] ;
  input \mem_rdata_q_reg[4]_0 ;
  input \mem_rdata_q_reg[3] ;
  input \mem_rdata_q_reg[3]_0 ;
  input \mem_rdata_q_reg[2] ;
  input \mem_rdata_q_reg[2]_0 ;
  input \mem_rdata_q_reg[1] ;
  input \mem_rdata_q_reg[1]_0 ;
  input [2:0]\s_sel_reg_reg[0]_1 ;
  input \s_sel_reg_reg[0]_2 ;
  input cpu_valid;
  input \ready_int_reg[0] ;
  input [0:0]p_0_in;

  wire \<const1> ;
  wire [0:0]Q;
  wire clk_IBUF_BUFG;
  wire [0:0]cpu_d_req;
  wire [14:0]cpu_d_resp;
  wire cpu_valid;
  wire \mem_addr_reg[30] ;
  wire \mem_rdata_q_reg[10] ;
  wire \mem_rdata_q_reg[10]_0 ;
  wire \mem_rdata_q_reg[11] ;
  wire \mem_rdata_q_reg[11]_0 ;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[15]_0 ;
  wire \mem_rdata_q_reg[15]_1 ;
  wire \mem_rdata_q_reg[1] ;
  wire \mem_rdata_q_reg[1]_0 ;
  wire \mem_rdata_q_reg[2] ;
  wire \mem_rdata_q_reg[2]_0 ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[3]_0 ;
  wire \mem_rdata_q_reg[4] ;
  wire \mem_rdata_q_reg[4]_0 ;
  wire \mem_rdata_q_reg[5] ;
  wire \mem_rdata_q_reg[5]_0 ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[6]_0 ;
  wire \mem_rdata_q_reg[7] ;
  wire \mem_rdata_q_reg[7]_0 ;
  wire [6:0]\mem_rdata_q_reg[7]_1 ;
  wire \mem_rdata_q_reg[8] ;
  wire \mem_rdata_q_reg[8]_0 ;
  wire \mem_rdata_q_reg[9] ;
  wire \mem_rdata_q_reg[9]_0 ;
  wire \mem_rdata_word_reg[12]_i_2 ;
  wire \mem_rdata_word_reg[12]_i_2_0 ;
  wire \mem_rdata_word_reg[13]_i_2 ;
  wire \mem_rdata_word_reg[13]_i_2_0 ;
  wire \mem_rdata_word_reg[14]_i_2 ;
  wire \mem_rdata_word_reg[14]_i_2_0 ;
  wire [0:0]p_0_in;
  wire [3:0]pbus_req;
  wire [7:0]q_a;
  wire \ready_int_reg[0] ;
  wire \s_sel_reg_reg[0]_0 ;
  wire [2:0]\s_sel_reg_reg[0]_1 ;
  wire \s_sel_reg_reg[0]_2 ;
  wire sys_rst_int;

  LUT3 #(
    .INIT(8'h20)) 
    \DATA_2[31]_i_2 
       (.I0(\s_sel_reg_reg[0]_1 [2]),
        .I1(\s_sel_reg_reg[0]_2 ),
        .I2(p_0_in),
        .O(pbus_req[0]));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[10]_i_2 
       (.I0(\mem_rdata_q_reg[10] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[10]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(q_a[2]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[9]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[11]_i_2 
       (.I0(\mem_rdata_q_reg[11] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[11]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(q_a[3]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[10]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[15]_i_2 
       (.I0(\mem_rdata_q_reg[15] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[15]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(q_a[7]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[14]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[1]_i_3 
       (.I0(\mem_rdata_q_reg[1] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[1]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(\mem_rdata_q_reg[7]_1 [0]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[0]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[2]_i_3 
       (.I0(\mem_rdata_q_reg[2] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[2]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(\mem_rdata_q_reg[7]_1 [1]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[1]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[3]_i_3 
       (.I0(\mem_rdata_q_reg[3] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[3]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(\mem_rdata_q_reg[7]_1 [2]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[2]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[4]_i_3 
       (.I0(\mem_rdata_q_reg[4] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[4]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(\mem_rdata_q_reg[7]_1 [3]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[3]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[5]_i_3 
       (.I0(\mem_rdata_q_reg[5] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[5]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(\mem_rdata_q_reg[7]_1 [4]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[4]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[6]_i_3 
       (.I0(\mem_rdata_q_reg[6] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[6]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(\mem_rdata_q_reg[7]_1 [5]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[5]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[7]_i_2 
       (.I0(\mem_rdata_q_reg[7] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[7]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(\mem_rdata_q_reg[7]_1 [6]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[6]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[8]_i_2 
       (.I0(\mem_rdata_q_reg[8] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[8]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(q_a[0]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[7]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_q[9]_i_2 
       (.I0(\mem_rdata_q_reg[9] ),
        .I1(Q),
        .I2(\mem_rdata_q_reg[9]_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(q_a[1]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[8]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_word_reg[12]_i_3 
       (.I0(\mem_rdata_word_reg[12]_i_2 ),
        .I1(Q),
        .I2(\mem_rdata_word_reg[12]_i_2_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(q_a[4]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[11]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_word_reg[13]_i_3 
       (.I0(\mem_rdata_word_reg[13]_i_2 ),
        .I1(Q),
        .I2(\mem_rdata_word_reg[13]_i_2_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(q_a[5]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[12]));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \mem_rdata_word_reg[14]_i_3 
       (.I0(\mem_rdata_word_reg[14]_i_2 ),
        .I1(Q),
        .I2(\mem_rdata_word_reg[14]_i_2_0 ),
        .I3(\s_sel_reg_reg[0]_0 ),
        .I4(q_a[6]),
        .I5(\mem_rdata_q_reg[15]_1 ),
        .O(cpu_d_resp[13]));
  LUT4 #(
    .INIT(16'h0020)) 
    ready_i_2
       (.I0(\s_sel_reg_reg[0]_1 [2]),
        .I1(\s_sel_reg_reg[0]_2 ),
        .I2(cpu_valid),
        .I3(\ready_int_reg[0] ),
        .O(pbus_req[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \s_sel_reg[0]_i_1 
       (.I0(\s_sel_reg_reg[0]_1 [2]),
        .I1(\s_sel_reg_reg[0]_2 ),
        .I2(\s_sel_reg_reg[0]_1 [0]),
        .O(pbus_req[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \s_sel_reg[0]_i_1__0 
       (.I0(\s_sel_reg_reg[0]_1 [1]),
        .I1(\s_sel_reg_reg[0]_2 ),
        .I2(\s_sel_reg_reg[0]_1 [2]),
        .O(\mem_addr_reg[30] ));
  LUT3 #(
    .INIT(8'h20)) 
    \s_sel_reg[1]_i_1 
       (.I0(\s_sel_reg_reg[0]_1 [2]),
        .I1(\s_sel_reg_reg[0]_2 ),
        .I2(\s_sel_reg_reg[0]_1 [1]),
        .O(pbus_req[2]));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(cpu_d_req),
        .Q(\s_sel_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized1
   (Q,
    \counter_reg_reg[31] ,
    slaves_req,
    \counter_reg_reg[30] ,
    \counter_reg_reg[29] ,
    \counter_reg_reg[28] ,
    \counter_reg_reg[27] ,
    \counter_reg_reg[26] ,
    \counter_reg_reg[25] ,
    \counter_reg_reg[24] ,
    \counter_reg_reg[23] ,
    \counter_reg_reg[22] ,
    \counter_reg_reg[21] ,
    \counter_reg_reg[20] ,
    \counter_reg_reg[19] ,
    \counter_reg_reg[18] ,
    \counter_reg_reg[17] ,
    \counter_reg_reg[16] ,
    \counter_reg_reg[15] ,
    \counter_reg_reg[14] ,
    \counter_reg_reg[13] ,
    \counter_reg_reg[12] ,
    \counter_reg_reg[11] ,
    \counter_reg_reg[10] ,
    \counter_reg_reg[9] ,
    \counter_reg_reg[8] ,
    \counter_reg_reg[7] ,
    pbus_resp,
    \counter_reg_reg[6] ,
    \counter_reg_reg[5] ,
    \counter_reg_reg[4] ,
    \counter_reg_reg[3] ,
    \counter_reg_reg[2] ,
    \counter_reg_reg[1] ,
    \s_sel_reg_reg[1]_0 ,
    \s_sel_reg_reg[1]_1 ,
    \s_sel_reg_reg[1]_2 ,
    \s_sel_reg_reg[1]_3 ,
    \s_sel_reg_reg[1]_4 ,
    \s_sel_reg_reg[1]_5 ,
    \s_sel_reg_reg[1]_6 ,
    \mem_addr_reg[30] ,
    pbus_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    \mem_rdata_q[31]_i_3 ,
    \mem_rdata_q[7]_i_2 ,
    \mem_rdata_q[6]_i_3 ,
    slaves_resp,
    \mem_rdata_q[5]_i_3 ,
    \mem_rdata_q[4]_i_3 ,
    \mem_rdata_q[3]_i_3 ,
    \mem_rdata_q[2]_i_3 ,
    \mem_rdata_q[1]_i_3 ,
    \mem_rdata_word_reg[0]_i_3 ,
    \mem_rdata_word_reg[0]_i_3_0 ,
    \mem_rdata_q[3]_i_3_0 ,
    \mem_rdata_q[1]_i_3_0 ,
    \mem_rdata_q[2]_i_3_0 ,
    \mem_rdata_q[4]_i_3_0 ,
    \mem_rdata_q[5]_i_3_0 ,
    \mem_rdata_q[6]_i_3_0 ,
    \mem_rdata_q[7]_i_2_0 ,
    \mem_rdata_q[3]_i_3_1 ,
    \ready_int_reg[0] ,
    \DATA_1_reg[1] ,
    p_0_in,
    \DATA_1_reg[31] );
  output [1:0]Q;
  output \counter_reg_reg[31] ;
  output [61:0]slaves_req;
  output \counter_reg_reg[30] ;
  output \counter_reg_reg[29] ;
  output \counter_reg_reg[28] ;
  output \counter_reg_reg[27] ;
  output \counter_reg_reg[26] ;
  output \counter_reg_reg[25] ;
  output \counter_reg_reg[24] ;
  output \counter_reg_reg[23] ;
  output \counter_reg_reg[22] ;
  output \counter_reg_reg[21] ;
  output \counter_reg_reg[20] ;
  output \counter_reg_reg[19] ;
  output \counter_reg_reg[18] ;
  output \counter_reg_reg[17] ;
  output \counter_reg_reg[16] ;
  output \counter_reg_reg[15] ;
  output \counter_reg_reg[14] ;
  output \counter_reg_reg[13] ;
  output \counter_reg_reg[12] ;
  output \counter_reg_reg[11] ;
  output \counter_reg_reg[10] ;
  output \counter_reg_reg[9] ;
  output \counter_reg_reg[8] ;
  output \counter_reg_reg[7] ;
  output [7:0]pbus_resp;
  output \counter_reg_reg[6] ;
  output \counter_reg_reg[5] ;
  output \counter_reg_reg[4] ;
  output \counter_reg_reg[3] ;
  output \counter_reg_reg[2] ;
  output \counter_reg_reg[1] ;
  output \s_sel_reg_reg[1]_0 ;
  output \s_sel_reg_reg[1]_1 ;
  output \s_sel_reg_reg[1]_2 ;
  output \s_sel_reg_reg[1]_3 ;
  output \s_sel_reg_reg[1]_4 ;
  output \s_sel_reg_reg[1]_5 ;
  output \s_sel_reg_reg[1]_6 ;
  output \mem_addr_reg[30] ;
  input [2:0]pbus_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input [63:0]\mem_rdata_q[31]_i_3 ;
  input \mem_rdata_q[7]_i_2 ;
  input \mem_rdata_q[6]_i_3 ;
  input [10:0]slaves_resp;
  input \mem_rdata_q[5]_i_3 ;
  input \mem_rdata_q[4]_i_3 ;
  input \mem_rdata_q[3]_i_3 ;
  input \mem_rdata_q[2]_i_3 ;
  input \mem_rdata_q[1]_i_3 ;
  input \mem_rdata_word_reg[0]_i_3 ;
  input \mem_rdata_word_reg[0]_i_3_0 ;
  input \mem_rdata_q[3]_i_3_0 ;
  input \mem_rdata_q[1]_i_3_0 ;
  input \mem_rdata_q[2]_i_3_0 ;
  input \mem_rdata_q[4]_i_3_0 ;
  input \mem_rdata_q[5]_i_3_0 ;
  input \mem_rdata_q[6]_i_3_0 ;
  input [0:0]\mem_rdata_q[7]_i_2_0 ;
  input \mem_rdata_q[3]_i_3_1 ;
  input [5:0]\ready_int_reg[0] ;
  input \DATA_1_reg[1] ;
  input [0:0]p_0_in;
  input [31:0]\DATA_1_reg[31] ;

  wire \<const1> ;
  wire \DATA_1_reg[1] ;
  wire [31:0]\DATA_1_reg[31] ;
  wire [1:0]Q;
  wire clk_IBUF_BUFG;
  wire \counter_reg_reg[10] ;
  wire \counter_reg_reg[11] ;
  wire \counter_reg_reg[12] ;
  wire \counter_reg_reg[13] ;
  wire \counter_reg_reg[14] ;
  wire \counter_reg_reg[15] ;
  wire \counter_reg_reg[16] ;
  wire \counter_reg_reg[17] ;
  wire \counter_reg_reg[18] ;
  wire \counter_reg_reg[19] ;
  wire \counter_reg_reg[1] ;
  wire \counter_reg_reg[20] ;
  wire \counter_reg_reg[21] ;
  wire \counter_reg_reg[22] ;
  wire \counter_reg_reg[23] ;
  wire \counter_reg_reg[24] ;
  wire \counter_reg_reg[25] ;
  wire \counter_reg_reg[26] ;
  wire \counter_reg_reg[27] ;
  wire \counter_reg_reg[28] ;
  wire \counter_reg_reg[29] ;
  wire \counter_reg_reg[2] ;
  wire \counter_reg_reg[30] ;
  wire \counter_reg_reg[31] ;
  wire \counter_reg_reg[3] ;
  wire \counter_reg_reg[4] ;
  wire \counter_reg_reg[5] ;
  wire \counter_reg_reg[6] ;
  wire \counter_reg_reg[7] ;
  wire \counter_reg_reg[8] ;
  wire \counter_reg_reg[9] ;
  wire \mem_addr_reg[30] ;
  wire \mem_rdata_q[1]_i_3 ;
  wire \mem_rdata_q[1]_i_3_0 ;
  wire \mem_rdata_q[2]_i_3 ;
  wire \mem_rdata_q[2]_i_3_0 ;
  wire [63:0]\mem_rdata_q[31]_i_3 ;
  wire \mem_rdata_q[3]_i_3 ;
  wire \mem_rdata_q[3]_i_3_0 ;
  wire \mem_rdata_q[3]_i_3_1 ;
  wire \mem_rdata_q[4]_i_3 ;
  wire \mem_rdata_q[4]_i_3_0 ;
  wire \mem_rdata_q[5]_i_3 ;
  wire \mem_rdata_q[5]_i_3_0 ;
  wire \mem_rdata_q[6]_i_3 ;
  wire \mem_rdata_q[6]_i_3_0 ;
  wire \mem_rdata_q[7]_i_2 ;
  wire [0:0]\mem_rdata_q[7]_i_2_0 ;
  wire \mem_rdata_word_reg[0]_i_3 ;
  wire \mem_rdata_word_reg[0]_i_3_0 ;
  wire \mem_rdata_word_reg[0]_i_7_n_0 ;
  wire [0:0]p_0_in;
  wire [2:0]pbus_req;
  wire [7:0]pbus_resp;
  wire [5:0]\ready_int_reg[0] ;
  wire \s_sel_reg_reg[1]_0 ;
  wire \s_sel_reg_reg[1]_1 ;
  wire \s_sel_reg_reg[1]_2 ;
  wire \s_sel_reg_reg[1]_3 ;
  wire \s_sel_reg_reg[1]_4 ;
  wire \s_sel_reg_reg[1]_5 ;
  wire \s_sel_reg_reg[1]_6 ;
  wire [61:0]slaves_req;
  wire [10:0]slaves_resp;
  wire sys_rst_int;

  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[10]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [10]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[36]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[11]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [11]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[37]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[12]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [12]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[38]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[13]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [13]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[39]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[14]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [14]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[40]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[15]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [15]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[41]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[16]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [16]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[42]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[17]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [17]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[43]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[18]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [18]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[44]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[19]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [19]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[45]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[20]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [20]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[46]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[21]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [21]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[47]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[22]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [22]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[48]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[23]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [23]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[49]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[24]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [24]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[50]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[25]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [25]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[51]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[26]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [26]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[52]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[27]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [27]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[53]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[28]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [28]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[54]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[29]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [29]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[55]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[30]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [30]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[56]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[31]_i_2 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [31]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[57]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[4]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [4]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[30]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[5]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [5]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[31]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[6]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [6]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[32]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[7]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [7]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[33]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[8]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [8]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[34]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \DATA_1[9]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [9]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[35]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \SEL[0]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [0]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[26]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \SEL[1]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [1]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[27]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \SEL[2]_i_1 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [2]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[28]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \SEL[3]_i_2 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\DATA_1_reg[31] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[29]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \SEL[3]_i_3 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(p_0_in),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[25]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \SEL[3]_i_4 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [0]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[58]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \SEL[3]_i_5 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [2]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[60]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \SEL[3]_i_6 
       (.I0(\ready_int_reg[0] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [1]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[59]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \TIMER_SAMPLE[0]_i_2 
       (.I0(\ready_int_reg[0] [4]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\DATA_1_reg[31] [0]),
        .O(slaves_req[20]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \TIMER_SAMPLE[0]_i_4 
       (.I0(\ready_int_reg[0] [4]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [0]),
        .O(slaves_req[21]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \TIMER_SAMPLE[0]_i_5 
       (.I0(\ready_int_reg[0] [4]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [2]),
        .O(slaves_req[23]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \TIMER_SAMPLE[0]_i_6 
       (.I0(\ready_int_reg[0] [4]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [1]),
        .O(slaves_req[22]));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \address_reg[0]_i_1 
       (.I0(\ready_int_reg[0] [0]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[16]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \address_reg[1]_i_1 
       (.I0(\ready_int_reg[0] [1]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[17]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \address_reg[2]_i_1 
       (.I0(\ready_int_reg[0] [2]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[18]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[0]_i_1 
       (.I0(\DATA_1_reg[31] [0]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[0]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[10]_i_1 
       (.I0(\DATA_1_reg[31] [10]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[10]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[11]_i_1 
       (.I0(\DATA_1_reg[31] [11]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[11]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[12]_i_1 
       (.I0(\DATA_1_reg[31] [12]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[12]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[13]_i_1 
       (.I0(\DATA_1_reg[31] [13]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[13]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[14]_i_1 
       (.I0(\DATA_1_reg[31] [14]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[14]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[15]_i_3 
       (.I0(\DATA_1_reg[31] [15]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[15]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[1]_i_1 
       (.I0(\DATA_1_reg[31] [1]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[1]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[2]_i_1 
       (.I0(\DATA_1_reg[31] [2]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[2]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[3]_i_1 
       (.I0(\DATA_1_reg[31] [3]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[3]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[4]_i_1 
       (.I0(\DATA_1_reg[31] [4]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[4]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[5]_i_1 
       (.I0(\DATA_1_reg[31] [5]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[5]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[6]_i_1 
       (.I0(\DATA_1_reg[31] [6]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[6]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[7]_i_1 
       (.I0(\DATA_1_reg[31] [7]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[7]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[8]_i_1 
       (.I0(\DATA_1_reg[31] [8]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[8]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \bit_duration[9]_i_1 
       (.I0(\DATA_1_reg[31] [9]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[9]));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[10]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [10]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [42]),
        .I5(Q[1]),
        .O(\counter_reg_reg[10] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[11]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [11]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [43]),
        .I5(Q[1]),
        .O(\counter_reg_reg[11] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \mem_rdata_q[14]_i_4 
       (.I0(slaves_resp[8]),
        .I1(Q[0]),
        .I2(slaves_resp[9]),
        .I3(Q[1]),
        .I4(slaves_resp[0]),
        .O(pbus_resp[0]));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[15]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [15]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [47]),
        .I5(Q[1]),
        .O(\counter_reg_reg[15] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[16]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [16]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [48]),
        .I5(Q[1]),
        .O(\counter_reg_reg[16] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[17]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [17]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [49]),
        .I5(Q[1]),
        .O(\counter_reg_reg[17] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[18]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [18]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [50]),
        .I5(Q[1]),
        .O(\counter_reg_reg[18] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[19]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [19]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [51]),
        .I5(Q[1]),
        .O(\counter_reg_reg[19] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[1]_i_4 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [1]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [33]),
        .I5(Q[1]),
        .O(\counter_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \mem_rdata_q[1]_i_5 
       (.I0(slaves_req[60]),
        .I1(slaves_req[58]),
        .I2(\mem_rdata_q[1]_i_3 ),
        .I3(Q[1]),
        .I4(\mem_rdata_q[3]_i_3_0 ),
        .I5(\mem_rdata_q[1]_i_3_0 ),
        .O(\s_sel_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[20]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [20]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [52]),
        .I5(Q[1]),
        .O(\counter_reg_reg[20] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[21]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [21]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [53]),
        .I5(Q[1]),
        .O(\counter_reg_reg[21] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[22]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [22]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [54]),
        .I5(Q[1]),
        .O(\counter_reg_reg[22] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[23]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [23]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [55]),
        .I5(Q[1]),
        .O(\counter_reg_reg[23] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[24]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [24]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [56]),
        .I5(Q[1]),
        .O(\counter_reg_reg[24] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[25]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [25]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [57]),
        .I5(Q[1]),
        .O(\counter_reg_reg[25] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[26]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [26]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [58]),
        .I5(Q[1]),
        .O(\counter_reg_reg[26] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[27]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [27]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [59]),
        .I5(Q[1]),
        .O(\counter_reg_reg[27] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[28]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [28]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [60]),
        .I5(Q[1]),
        .O(\counter_reg_reg[28] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[29]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [29]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [61]),
        .I5(Q[1]),
        .O(\counter_reg_reg[29] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[2]_i_4 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [2]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [34]),
        .I5(Q[1]),
        .O(\counter_reg_reg[2] ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \mem_rdata_q[2]_i_5 
       (.I0(slaves_req[60]),
        .I1(slaves_req[58]),
        .I2(\mem_rdata_q[2]_i_3 ),
        .I3(Q[1]),
        .I4(\mem_rdata_q[3]_i_3_0 ),
        .I5(\mem_rdata_q[2]_i_3_0 ),
        .O(\s_sel_reg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[30]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [30]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [62]),
        .I5(Q[1]),
        .O(\counter_reg_reg[30] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[31]_i_4 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [31]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [63]),
        .I5(Q[1]),
        .O(\counter_reg_reg[31] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[3]_i_4 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [3]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [35]),
        .I5(Q[1]),
        .O(\counter_reg_reg[3] ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \mem_rdata_q[3]_i_5 
       (.I0(slaves_req[60]),
        .I1(slaves_req[58]),
        .I2(\mem_rdata_q[3]_i_3 ),
        .I3(Q[1]),
        .I4(\mem_rdata_q[3]_i_3_0 ),
        .I5(\mem_rdata_q[3]_i_3_1 ),
        .O(\s_sel_reg_reg[1]_6 ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[4]_i_4 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [4]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [36]),
        .I5(Q[1]),
        .O(\counter_reg_reg[4] ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \mem_rdata_q[4]_i_5 
       (.I0(slaves_req[60]),
        .I1(slaves_req[58]),
        .I2(\mem_rdata_q[4]_i_3 ),
        .I3(Q[1]),
        .I4(\mem_rdata_q[3]_i_3_0 ),
        .I5(\mem_rdata_q[4]_i_3_0 ),
        .O(\s_sel_reg_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[5]_i_4 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [5]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [37]),
        .I5(Q[1]),
        .O(\counter_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \mem_rdata_q[5]_i_5 
       (.I0(slaves_req[60]),
        .I1(slaves_req[58]),
        .I2(\mem_rdata_q[5]_i_3 ),
        .I3(Q[1]),
        .I4(\mem_rdata_q[3]_i_3_0 ),
        .I5(\mem_rdata_q[5]_i_3_0 ),
        .O(\s_sel_reg_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[6]_i_4 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [6]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [38]),
        .I5(Q[1]),
        .O(\counter_reg_reg[6] ));
  LUT6 #(
    .INIT(64'h0100010001FF0100)) 
    \mem_rdata_q[6]_i_5 
       (.I0(slaves_req[60]),
        .I1(slaves_req[58]),
        .I2(\mem_rdata_q[6]_i_3 ),
        .I3(Q[1]),
        .I4(\mem_rdata_q[3]_i_3_0 ),
        .I5(\mem_rdata_q[6]_i_3_0 ),
        .O(\s_sel_reg_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[7]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [7]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [39]),
        .I5(Q[1]),
        .O(\counter_reg_reg[7] ));
  LUT5 #(
    .INIT(32'h80FF8000)) 
    \mem_rdata_q[7]_i_4 
       (.I0(\mem_rdata_q[7]_i_2 ),
        .I1(\mem_rdata_q[7]_i_2_0 ),
        .I2(slaves_req[59]),
        .I3(Q[1]),
        .I4(slaves_resp[7]),
        .O(\s_sel_reg_reg[1]_5 ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[8]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [8]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [40]),
        .I5(Q[1]),
        .O(\counter_reg_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_q[9]_i_3 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [9]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [41]),
        .I5(Q[1]),
        .O(\counter_reg_reg[9] ));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \mem_rdata_word_reg[0]_i_5 
       (.I0(\mem_rdata_word_reg[0]_i_7_n_0 ),
        .I1(Q[0]),
        .I2(slaves_resp[10]),
        .I3(Q[1]),
        .I4(\mem_rdata_word_reg[0]_i_3 ),
        .I5(\mem_rdata_word_reg[0]_i_3_0 ),
        .O(pbus_resp[1]));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_word_reg[0]_i_7 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [0]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [32]),
        .I5(Q[1]),
        .O(\mem_rdata_word_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_word_reg[12]_i_4 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [12]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [44]),
        .I5(Q[1]),
        .O(\counter_reg_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_word_reg[13]_i_4 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [13]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [45]),
        .I5(Q[1]),
        .O(\counter_reg_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000050080008)) 
    \mem_rdata_word_reg[14]_i_4 
       (.I0(slaves_req[23]),
        .I1(\mem_rdata_q[31]_i_3 [14]),
        .I2(slaves_req[22]),
        .I3(slaves_req[21]),
        .I4(\mem_rdata_q[31]_i_3 [46]),
        .I5(Q[1]),
        .O(\counter_reg_reg[14] ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \mem_rdata_word_reg[1]_i_4 
       (.I0(\counter_reg_reg[1] ),
        .I1(Q[0]),
        .I2(\mem_rdata_q[7]_i_2 ),
        .I3(\mem_rdata_q[1]_i_3 ),
        .I4(Q[1]),
        .I5(slaves_resp[1]),
        .O(pbus_resp[2]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \mem_rdata_word_reg[2]_i_4 
       (.I0(\counter_reg_reg[2] ),
        .I1(Q[0]),
        .I2(\mem_rdata_q[7]_i_2 ),
        .I3(\mem_rdata_q[2]_i_3 ),
        .I4(Q[1]),
        .I5(slaves_resp[2]),
        .O(pbus_resp[3]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \mem_rdata_word_reg[3]_i_4 
       (.I0(\counter_reg_reg[3] ),
        .I1(Q[0]),
        .I2(\mem_rdata_q[7]_i_2 ),
        .I3(\mem_rdata_q[3]_i_3 ),
        .I4(Q[1]),
        .I5(slaves_resp[3]),
        .O(pbus_resp[4]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \mem_rdata_word_reg[4]_i_4 
       (.I0(\counter_reg_reg[4] ),
        .I1(Q[0]),
        .I2(\mem_rdata_q[7]_i_2 ),
        .I3(\mem_rdata_q[4]_i_3 ),
        .I4(Q[1]),
        .I5(slaves_resp[4]),
        .O(pbus_resp[5]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \mem_rdata_word_reg[5]_i_4 
       (.I0(\counter_reg_reg[5] ),
        .I1(Q[0]),
        .I2(\mem_rdata_q[7]_i_2 ),
        .I3(\mem_rdata_q[5]_i_3 ),
        .I4(Q[1]),
        .I5(slaves_resp[5]),
        .O(pbus_resp[6]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \mem_rdata_word_reg[6]_i_4 
       (.I0(\counter_reg_reg[6] ),
        .I1(Q[0]),
        .I2(\mem_rdata_q[7]_i_2 ),
        .I3(\mem_rdata_q[6]_i_3 ),
        .I4(Q[1]),
        .I5(slaves_resp[6]),
        .O(pbus_resp[7]));
  LUT5 #(
    .INIT(32'hA2A2A2AA)) 
    ready_i_1
       (.I0(pbus_req[2]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[19]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \ready_int[0]_i_1 
       (.I0(\ready_int_reg[0] [4]),
        .I1(\ready_int_reg[0] [5]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [3]),
        .I4(pbus_req[2]),
        .O(slaves_req[24]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \ready_int[0]_i_1__0 
       (.I0(\ready_int_reg[0] [3]),
        .I1(pbus_req[2]),
        .I2(\ready_int_reg[0] [5]),
        .I3(\DATA_1_reg[1] ),
        .I4(\ready_int_reg[0] [4]),
        .O(slaves_req[61]));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(pbus_req[0]),
        .Q(Q[0]));
  FDCE \s_sel_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(pbus_req[1]),
        .Q(Q[1]));
  LUT4 #(
    .INIT(16'hF1FF)) 
    wstrb_reg_i_2
       (.I0(\ready_int_reg[0] [4]),
        .I1(\ready_int_reg[0] [3]),
        .I2(\DATA_1_reg[1] ),
        .I3(\ready_int_reg[0] [5]),
        .O(\mem_addr_reg[30] ));
endmodule

(* ORIG_REF_NAME = "split" *) 
module split__parameterized2
   (\s_sel_reg_reg[0]_0 ,
    \s_sel_reg_reg[0]_1 ,
    clk_IBUF_BUFG,
    sys_rst_int);
  output \s_sel_reg_reg[0]_0 ;
  input \s_sel_reg_reg[0]_1 ;
  input clk_IBUF_BUFG;
  input sys_rst_int;

  wire \<const1> ;
  wire clk_IBUF_BUFG;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire sys_rst_int;

  VCC VCC
       (.P(\<const1> ));
  FDCE \s_sel_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(\s_sel_reg_reg[0]_1 ),
        .Q(\s_sel_reg_reg[0]_0 ));
endmodule

module sram
   (ram_reg_3,
    mem_valid_reg,
    mem_valid_reg_0,
    instr_jalr0,
    \mem_rdata_q_reg[14] ,
    \mem_rdata_q_reg[3] ,
    \s_sel_reg_reg[0] ,
    \s_sel_reg_reg[0]_0 ,
    \s_sel_reg_reg[0]_1 ,
    \mem_rdata_q_reg[6] ,
    \s_sel_reg_reg[0]_2 ,
    \mem_rdata_q_reg[11] ,
    \sel_reg_reg[0] ,
    \sel_reg_reg[0]_0 ,
    \sel_reg_reg[0]_1 ,
    \sel_reg_reg[0]_2 ,
    \sel_reg_reg[0]_3 ,
    \sel_reg_reg[0]_4 ,
    \sel_reg_reg[0]_5 ,
    D,
    \sel_reg_reg[0]_6 ,
    mem_instr_reg_rep,
    \s_sel_reg_reg[0]_3 ,
    q_a,
    \s_sel_reg_reg[0]_4 ,
    \s_sel_reg_reg[0]_5 ,
    \s_sel_reg_reg[0]_6 ,
    \s_sel_reg_reg[0]_7 ,
    \s_sel_reg_reg[0]_8 ,
    \s_sel_reg_reg[0]_9 ,
    \s_sel_reg_reg[0]_10 ,
    \s_sel_reg_reg[0]_11 ,
    \s_sel_reg_reg[0]_12 ,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_3_3,
    ram_i_req,
    clk_IBUF_BUFG,
    sys_rst_int,
    ram_reg_3_4,
    instr_jalr_reg,
    instr_jalr_reg_0,
    Q,
    is_beq_bne_blt_bge_bltu_bgeu_reg,
    \decoded_rd_reg[0] ,
    \decoded_rd_reg[0]_0 ,
    \decoded_rd_reg[1] ,
    \decoded_rd_reg[2] ,
    \decoded_rd_reg[3] ,
    \decoded_rd_reg[4] ,
    \decoded_rs1_reg_rep[0] ,
    cpu_valid,
    s_sel_reg,
    \mem_rdata_q_reg[8] ,
    \mem_rdata_q_reg[15] ,
    instr_jal_reg,
    cpu_ready,
    \mem_rdata_q_reg[0] ,
    pbus_resp,
    int_mem_d_resp,
    cpu_d_resp,
    ram_reg_3_5,
    addr_a,
    data_a,
    WEBWE,
    ram_reg_3_6,
    ram_reg_3_7,
    ram_reg_3_8,
    ram_reg_3_9,
    ram_reg_3_10,
    ram_reg_3_11);
  output [1:0]ram_reg_3;
  output mem_valid_reg;
  output mem_valid_reg_0;
  output instr_jalr0;
  output [3:0]\mem_rdata_q_reg[14] ;
  output \mem_rdata_q_reg[3] ;
  output \s_sel_reg_reg[0] ;
  output \s_sel_reg_reg[0]_0 ;
  output \s_sel_reg_reg[0]_1 ;
  output \mem_rdata_q_reg[6] ;
  output \s_sel_reg_reg[0]_2 ;
  output [4:0]\mem_rdata_q_reg[11] ;
  output \sel_reg_reg[0] ;
  output \sel_reg_reg[0]_0 ;
  output \sel_reg_reg[0]_1 ;
  output \sel_reg_reg[0]_2 ;
  output \sel_reg_reg[0]_3 ;
  output \sel_reg_reg[0]_4 ;
  output \sel_reg_reg[0]_5 ;
  output [0:0]D;
  output \sel_reg_reg[0]_6 ;
  output mem_instr_reg_rep;
  output \s_sel_reg_reg[0]_3 ;
  output [7:0]q_a;
  output \s_sel_reg_reg[0]_4 ;
  output \s_sel_reg_reg[0]_5 ;
  output \s_sel_reg_reg[0]_6 ;
  output \s_sel_reg_reg[0]_7 ;
  output \s_sel_reg_reg[0]_8 ;
  output \s_sel_reg_reg[0]_9 ;
  output \s_sel_reg_reg[0]_10 ;
  output \s_sel_reg_reg[0]_11 ;
  output \s_sel_reg_reg[0]_12 ;
  output [7:0]ram_reg_3_0;
  output [15:0]ram_reg_3_1;
  output [7:0]ram_reg_3_2;
  output [7:0]ram_reg_3_3;
  input [6:0]ram_i_req;
  input clk_IBUF_BUFG;
  input sys_rst_int;
  input ram_reg_3_4;
  input instr_jalr_reg;
  input instr_jalr_reg_0;
  input [6:0]Q;
  input is_beq_bne_blt_bge_bltu_bgeu_reg;
  input \decoded_rd_reg[0] ;
  input \decoded_rd_reg[0]_0 ;
  input \decoded_rd_reg[1] ;
  input \decoded_rd_reg[2] ;
  input \decoded_rd_reg[3] ;
  input \decoded_rd_reg[4] ;
  input \decoded_rs1_reg_rep[0] ;
  input cpu_valid;
  input [0:0]s_sel_reg;
  input \mem_rdata_q_reg[8] ;
  input \mem_rdata_q_reg[15] ;
  input instr_jal_reg;
  input cpu_ready;
  input \mem_rdata_q_reg[0] ;
  input [7:0]pbus_resp;
  input [0:0]int_mem_d_resp;
  input [7:0]cpu_d_resp;
  input [43:0]ram_reg_3_5;
  input [13:0]addr_a;
  input [7:0]data_a;
  input [0:0]WEBWE;
  input [7:0]ram_reg_3_6;
  input [0:0]ram_reg_3_7;
  input [7:0]ram_reg_3_8;
  input [0:0]ram_reg_3_9;
  input [7:0]ram_reg_3_10;
  input [0:0]ram_reg_3_11;

  wire \<const1> ;
  wire [0:0]D;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire [13:0]addr_a;
  wire clk_IBUF_BUFG;
  wire [7:0]cpu_d_resp;
  wire cpu_ready;
  wire cpu_valid;
  wire d_ready;
  wire [7:0]data_a;
  wire \decoded_rd_reg[0] ;
  wire \decoded_rd_reg[0]_0 ;
  wire \decoded_rd_reg[1] ;
  wire \decoded_rd_reg[2] ;
  wire \decoded_rd_reg[3] ;
  wire \decoded_rd_reg[4] ;
  wire \decoded_rs1_reg_rep[0] ;
  wire \gen_main_mem_byte[3].main_mem_byte_n_1 ;
  wire instr_jal_reg;
  wire instr_jalr0;
  wire instr_jalr_reg;
  wire instr_jalr_reg_0;
  wire [0:0]int_mem_d_resp;
  wire is_beq_bne_blt_bge_bltu_bgeu_reg;
  wire mem_instr_reg_rep;
  wire \mem_rdata_q_reg[0] ;
  wire [4:0]\mem_rdata_q_reg[11] ;
  wire [3:0]\mem_rdata_q_reg[14] ;
  wire \mem_rdata_q_reg[15] ;
  wire \mem_rdata_q_reg[3] ;
  wire \mem_rdata_q_reg[6] ;
  wire \mem_rdata_q_reg[8] ;
  wire mem_valid_reg;
  wire [7:0]pbus_resp;
  wire [7:0]q_a;
  wire [6:0]ram_i_req;
  wire [1:0]ram_reg_3;
  wire [7:0]ram_reg_3_0;
  wire [15:0]ram_reg_3_1;
  wire [7:0]ram_reg_3_10;
  wire [0:0]ram_reg_3_11;
  wire [7:0]ram_reg_3_2;
  wire [7:0]ram_reg_3_3;
  wire ram_reg_3_4;
  wire [43:0]ram_reg_3_5;
  wire [7:0]ram_reg_3_6;
  wire [0:0]ram_reg_3_7;
  wire [7:0]ram_reg_3_8;
  wire [0:0]ram_reg_3_9;
  wire [0:0]s_sel_reg;
  wire \s_sel_reg_reg[0] ;
  wire \s_sel_reg_reg[0]_0 ;
  wire \s_sel_reg_reg[0]_1 ;
  wire \s_sel_reg_reg[0]_10 ;
  wire \s_sel_reg_reg[0]_11 ;
  wire \s_sel_reg_reg[0]_12 ;
  wire \s_sel_reg_reg[0]_2 ;
  wire \s_sel_reg_reg[0]_3 ;
  wire \s_sel_reg_reg[0]_4 ;
  wire \s_sel_reg_reg[0]_5 ;
  wire \s_sel_reg_reg[0]_6 ;
  wire \s_sel_reg_reg[0]_7 ;
  wire \s_sel_reg_reg[0]_8 ;
  wire \s_sel_reg_reg[0]_9 ;
  wire \sel_reg_reg[0] ;
  wire \sel_reg_reg[0]_0 ;
  wire \sel_reg_reg[0]_1 ;
  wire \sel_reg_reg[0]_2 ;
  wire \sel_reg_reg[0]_3 ;
  wire \sel_reg_reg[0]_4 ;
  wire \sel_reg_reg[0]_5 ;
  wire \sel_reg_reg[0]_6 ;
  wire sys_rst_int;

  assign mem_valid_reg_0 = mem_valid_reg;
  VCC VCC
       (.P(\<const1> ));
  FDCE d_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(ram_reg_3_4),
        .Q(d_ready));
  (* OPT_MODIFIED = "RETARGET" *) 
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \decoded_rd[0]_i_1 
       (.I0(\decoded_rd_reg[0] ),
        .I1(mem_valid_reg),
        .I2(\decoded_rd_reg[0]_0 ),
        .O(\mem_rdata_q_reg[11] [0]));
  iob_tdp_ram \gen_main_mem_byte[0].main_mem_byte 
       (.Q(Q[3:0]),
        .WEBWE(WEBWE),
        .addr_a(addr_a),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .data_a(data_a),
        .instr_jal_reg(instr_jalr_reg),
        .instr_jal_reg_0(mem_valid_reg),
        .instr_jal_reg_1(instr_jal_reg),
        .int_mem_d_resp(int_mem_d_resp),
        .is_beq_bne_blt_bge_bltu_bgeu_reg(is_beq_bne_blt_bge_bltu_bgeu_reg),
        .\mem_rdata_q_reg[0] (\mem_rdata_q_reg[14] [0]),
        .\mem_rdata_q_reg[0]_0 (\mem_rdata_q_reg[0] ),
        .\mem_rdata_q_reg[1] (\mem_rdata_q_reg[8] ),
        .\mem_rdata_q_reg[3] (\mem_rdata_q_reg[3] ),
        .\mem_rdata_q_reg[6] (\mem_rdata_q_reg[6] ),
        .\mem_rdata_q_reg[6]_0 (\mem_rdata_q_reg[15] ),
        .pbus_resp(pbus_resp[7:1]),
        .q_a(q_a),
        .ram_i_req({ram_i_req[6:4],ram_i_req[0]}),
        .ram_reg_0_0(ram_reg_3_4),
        .ram_reg_3_0(ram_reg_3[1]),
        .ram_reg_3_1({ram_reg_3_5[43:32],ram_reg_3_5[7:0]}),
        .s_sel_reg(s_sel_reg),
        .\s_sel_reg_reg[0] (\s_sel_reg_reg[0] ),
        .\s_sel_reg_reg[0]_0 (\s_sel_reg_reg[0]_0 ),
        .\s_sel_reg_reg[0]_1 (\s_sel_reg_reg[0]_1 ),
        .\s_sel_reg_reg[0]_10 (\s_sel_reg_reg[0]_10 ),
        .\s_sel_reg_reg[0]_11 (\s_sel_reg_reg[0]_11 ),
        .\s_sel_reg_reg[0]_12 (\s_sel_reg_reg[0]_12 ),
        .\s_sel_reg_reg[0]_2 (\s_sel_reg_reg[0]_2 ),
        .\s_sel_reg_reg[0]_3 (\s_sel_reg_reg[0]_3 ),
        .\s_sel_reg_reg[0]_4 (\s_sel_reg_reg[0]_4 ),
        .\s_sel_reg_reg[0]_5 (\s_sel_reg_reg[0]_5 ),
        .\s_sel_reg_reg[0]_6 (\s_sel_reg_reg[0]_6 ),
        .\s_sel_reg_reg[0]_7 (\s_sel_reg_reg[0]_7 ),
        .\s_sel_reg_reg[0]_8 (\s_sel_reg_reg[0]_8 ),
        .\s_sel_reg_reg[0]_9 (\s_sel_reg_reg[0]_9 ));
  iob_tdp_ram__parameterized0 \gen_main_mem_byte[1].main_mem_byte 
       (.D(D),
        .Q(Q[6:4]),
        .addr_a(addr_a),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_d_resp(cpu_d_resp),
        .\decoded_rd_reg[1] (\decoded_rd_reg[1] ),
        .\decoded_rd_reg[1]_0 (mem_valid_reg),
        .\decoded_rd_reg[2] (\decoded_rd_reg[2] ),
        .\decoded_rd_reg[3] (\decoded_rd_reg[3] ),
        .\decoded_rd_reg[4] (\decoded_rd_reg[4] ),
        .\decoded_rs1_reg_rep[0] (\decoded_rs1_reg_rep[0] ),
        .instr_jalr0(instr_jalr0),
        .instr_jalr_reg(instr_jalr_reg),
        .instr_jalr_reg_0(instr_jalr_reg_0),
        .\mem_rdata_q_reg[11] (\mem_rdata_q_reg[11] [4:1]),
        .\mem_rdata_q_reg[14] (\mem_rdata_q_reg[14] [3:1]),
        .\mem_rdata_q_reg[15] (\mem_rdata_q_reg[15] ),
        .\mem_rdata_q_reg[8] (\mem_rdata_q_reg[8] ),
        .ram_i_req({ram_i_req[6:4],ram_i_req[1]}),
        .ram_reg_3_0(ram_reg_3_0),
        .ram_reg_3_1(ram_reg_3_4),
        .ram_reg_3_2({ram_reg_3_5[43:32],ram_reg_3_5[15:8]}),
        .ram_reg_3_3(ram_reg_3_6),
        .ram_reg_3_4(ram_reg_3_7),
        .s_sel_reg(s_sel_reg),
        .\sel_reg_reg[0] (\sel_reg_reg[0] ),
        .\sel_reg_reg[0]_0 (\sel_reg_reg[0]_0 ),
        .\sel_reg_reg[0]_1 (\sel_reg_reg[0]_1 ),
        .\sel_reg_reg[0]_2 (\sel_reg_reg[0]_2 ),
        .\sel_reg_reg[0]_3 (\sel_reg_reg[0]_3 ),
        .\sel_reg_reg[0]_4 (\sel_reg_reg[0]_4 ),
        .\sel_reg_reg[0]_5 (\sel_reg_reg[0]_5 ),
        .\sel_reg_reg[0]_6 (\sel_reg_reg[0]_6 ));
  iob_tdp_ram__parameterized1 \gen_main_mem_byte[2].main_mem_byte 
       (.addr_a(addr_a),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .ram_i_req({ram_i_req[6:4],ram_i_req[2]}),
        .ram_reg_0_0(ram_reg_3_4),
        .ram_reg_3_0(ram_reg_3_1[7:0]),
        .ram_reg_3_1(ram_reg_3_2),
        .ram_reg_3_2({ram_reg_3_5[43:32],ram_reg_3_5[23:16]}),
        .ram_reg_3_3(ram_reg_3_8),
        .ram_reg_3_4(ram_reg_3_9));
  iob_tdp_ram__parameterized2 \gen_main_mem_byte[3].main_mem_byte 
       (.addr_a(addr_a),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_ready(cpu_ready),
        .cpu_ready_reg(\mem_rdata_q_reg[15] ),
        .cpu_ready_reg_0(\mem_rdata_q_reg[8] ),
        .cpu_ready_reg_1(ram_reg_3[0]),
        .d_ready(d_ready),
        .mem_instr_reg_rep(mem_instr_reg_rep),
        .mem_instr_reg_rep_0(\gen_main_mem_byte[3].main_mem_byte_n_1 ),
        .\mem_rdata_q[14]_i_2 (instr_jal_reg),
        .\mem_rdata_q[14]_i_2_0 (\mem_rdata_q_reg[0] ),
        .pbus_resp(pbus_resp[0]),
        .ram_i_req(ram_i_req[6:3]),
        .ram_reg_3_0(ram_reg_3_1[15:8]),
        .ram_reg_3_1(ram_reg_3_3),
        .ram_reg_3_2(ram_reg_3_4),
        .ram_reg_3_3(ram_reg_3_5[43:24]),
        .ram_reg_3_4(ram_reg_3_10),
        .ram_reg_3_5(ram_reg_3_11),
        .s_sel_reg(s_sel_reg));
  FDCE i_ready_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(sys_rst_int),
        .D(ram_i_req[6]),
        .Q(ram_reg_3[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h22222A2222222222)) 
    \mem_rdata_q[14]_i_2 
       (.I0(cpu_valid),
        .I1(\gen_main_mem_byte[3].main_mem_byte_n_1 ),
        .I2(s_sel_reg),
        .I3(ram_reg_3[0]),
        .I4(\mem_rdata_q_reg[8] ),
        .I5(\mem_rdata_q_reg[15] ),
        .O(mem_valid_reg));
endmodule

module system
   (\mem_wordsize_reg[1] ,
    uart_txd_OBUF,
    clk_IBUF_BUFG,
    E,
    sys_rst_int,
    D);
  output \mem_wordsize_reg[1] ;
  output uart_txd_OBUF;
  input clk_IBUF_BUFG;
  input [0:0]E;
  input sys_rst_int;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]DATA_11;
  wire [0:0]DATA_21;
  wire [7:0]DATA_OUT;
  wire DONE;
  wire [0:0]E;
  wire KNN_RESET;
  wire [0:0]SEL1;
  wire TIMER_ENABLE;
  wire TIMER_RESET;
  wire TIMER_SAMPLE;
  wire \boot_ctr0/cpu_rst_req ;
  wire [31:0]\boot_ctr0/sp_rom0/rdata_reg ;
  wire [68:68]boot_ctr_req;
  wire clk_IBUF_BUFG;
  wire [63:0]counter_reg;
  wire [67:67]cpu_d_req;
  wire [16:2]cpu_d_resp;
  wire cpu_instr;
  wire cpu_n_0;
  wire cpu_n_10;
  wire cpu_n_100;
  wire cpu_n_101;
  wire cpu_n_102;
  wire cpu_n_103;
  wire cpu_n_104;
  wire cpu_n_105;
  wire cpu_n_106;
  wire cpu_n_107;
  wire cpu_n_108;
  wire cpu_n_109;
  wire cpu_n_11;
  wire cpu_n_110;
  wire cpu_n_111;
  wire cpu_n_112;
  wire cpu_n_113;
  wire cpu_n_114;
  wire cpu_n_115;
  wire cpu_n_116;
  wire cpu_n_117;
  wire cpu_n_118;
  wire cpu_n_119;
  wire cpu_n_12;
  wire cpu_n_120;
  wire cpu_n_121;
  wire cpu_n_122;
  wire cpu_n_123;
  wire cpu_n_124;
  wire cpu_n_125;
  wire cpu_n_126;
  wire cpu_n_127;
  wire cpu_n_13;
  wire cpu_n_14;
  wire cpu_n_15;
  wire cpu_n_16;
  wire cpu_n_17;
  wire cpu_n_172;
  wire cpu_n_174;
  wire cpu_n_175;
  wire cpu_n_176;
  wire cpu_n_177;
  wire cpu_n_178;
  wire cpu_n_179;
  wire cpu_n_18;
  wire cpu_n_180;
  wire cpu_n_181;
  wire cpu_n_182;
  wire cpu_n_183;
  wire cpu_n_184;
  wire cpu_n_185;
  wire cpu_n_186;
  wire cpu_n_187;
  wire cpu_n_188;
  wire cpu_n_189;
  wire cpu_n_19;
  wire cpu_n_190;
  wire cpu_n_191;
  wire cpu_n_192;
  wire cpu_n_193;
  wire cpu_n_194;
  wire cpu_n_195;
  wire cpu_n_196;
  wire cpu_n_197;
  wire cpu_n_198;
  wire cpu_n_199;
  wire cpu_n_200;
  wire cpu_n_202;
  wire cpu_n_203;
  wire cpu_n_204;
  wire cpu_n_205;
  wire cpu_n_206;
  wire cpu_n_207;
  wire cpu_n_208;
  wire cpu_n_210;
  wire cpu_n_211;
  wire cpu_n_212;
  wire cpu_n_213;
  wire cpu_n_214;
  wire cpu_n_215;
  wire cpu_n_216;
  wire cpu_n_27;
  wire cpu_n_3;
  wire cpu_n_4;
  wire cpu_n_41;
  wire cpu_n_42;
  wire cpu_n_43;
  wire cpu_n_44;
  wire cpu_n_45;
  wire cpu_n_46;
  wire cpu_n_47;
  wire cpu_n_48;
  wire cpu_n_49;
  wire cpu_n_5;
  wire cpu_n_52;
  wire cpu_n_53;
  wire cpu_n_6;
  wire cpu_n_88;
  wire cpu_n_93;
  wire cpu_n_94;
  wire cpu_n_95;
  wire cpu_n_96;
  wire cpu_n_97;
  wire cpu_n_98;
  wire cpu_n_99;
  wire cpu_reset;
  wire cpu_valid;
  wire dbus_split_n_0;
  wire dbus_split_n_20;
  wire div_write_en7_out;
  wire \ibus_merge/sel ;
  wire \ibus_merge/sel_reg ;
  wire int_mem0_n_100;
  wire int_mem0_n_101;
  wire int_mem0_n_102;
  wire int_mem0_n_103;
  wire int_mem0_n_104;
  wire int_mem0_n_105;
  wire int_mem0_n_106;
  wire int_mem0_n_18;
  wire int_mem0_n_19;
  wire int_mem0_n_20;
  wire int_mem0_n_22;
  wire int_mem0_n_23;
  wire int_mem0_n_24;
  wire int_mem0_n_25;
  wire int_mem0_n_26;
  wire int_mem0_n_28;
  wire int_mem0_n_29;
  wire int_mem0_n_30;
  wire int_mem0_n_31;
  wire int_mem0_n_32;
  wire int_mem0_n_33;
  wire int_mem0_n_34;
  wire int_mem0_n_35;
  wire int_mem0_n_36;
  wire int_mem0_n_37;
  wire int_mem0_n_38;
  wire int_mem0_n_39;
  wire int_mem0_n_40;
  wire int_mem0_n_41;
  wire int_mem0_n_42;
  wire int_mem0_n_43;
  wire int_mem0_n_44;
  wire int_mem0_n_45;
  wire int_mem0_n_46;
  wire int_mem0_n_47;
  wire int_mem0_n_48;
  wire int_mem0_n_49;
  wire int_mem0_n_50;
  wire int_mem0_n_51;
  wire int_mem0_n_52;
  wire int_mem0_n_53;
  wire int_mem0_n_54;
  wire int_mem0_n_55;
  wire int_mem0_n_56;
  wire int_mem0_n_57;
  wire int_mem0_n_58;
  wire int_mem0_n_59;
  wire int_mem0_n_60;
  wire int_mem0_n_61;
  wire int_mem0_n_62;
  wire int_mem0_n_63;
  wire int_mem0_n_64;
  wire int_mem0_n_65;
  wire int_mem0_n_66;
  wire int_mem0_n_67;
  wire int_mem0_n_68;
  wire int_mem0_n_69;
  wire int_mem0_n_70;
  wire int_mem0_n_83;
  wire int_mem0_n_84;
  wire int_mem0_n_85;
  wire int_mem0_n_86;
  wire int_mem0_n_87;
  wire int_mem0_n_88;
  wire int_mem0_n_89;
  wire int_mem0_n_90;
  wire int_mem0_n_91;
  wire int_mem0_n_92;
  wire int_mem0_n_93;
  wire int_mem0_n_94;
  wire int_mem0_n_95;
  wire int_mem0_n_96;
  wire int_mem0_n_97;
  wire int_mem0_n_98;
  wire int_mem0_n_99;
  wire \mem_wordsize_reg[1] ;
  wire [3:0]p_0_in;
  wire [11:0]p_0_in1_in;
  wire [31:0]p_1_in;
  wire [31:2]p_2_in;
  wire [68:0]pbus_req;
  wire [7:0]pbus_resp;
  wire pbus_split_n_0;
  wire pbus_split_n_1;
  wire pbus_split_n_100;
  wire pbus_split_n_101;
  wire pbus_split_n_102;
  wire pbus_split_n_103;
  wire pbus_split_n_104;
  wire pbus_split_n_105;
  wire pbus_split_n_106;
  wire pbus_split_n_107;
  wire pbus_split_n_108;
  wire pbus_split_n_109;
  wire pbus_split_n_110;
  wire pbus_split_n_2;
  wire pbus_split_n_65;
  wire pbus_split_n_66;
  wire pbus_split_n_67;
  wire pbus_split_n_68;
  wire pbus_split_n_69;
  wire pbus_split_n_70;
  wire pbus_split_n_71;
  wire pbus_split_n_72;
  wire pbus_split_n_73;
  wire pbus_split_n_74;
  wire pbus_split_n_75;
  wire pbus_split_n_76;
  wire pbus_split_n_77;
  wire pbus_split_n_78;
  wire pbus_split_n_79;
  wire pbus_split_n_80;
  wire pbus_split_n_81;
  wire pbus_split_n_82;
  wire pbus_split_n_83;
  wire pbus_split_n_84;
  wire pbus_split_n_85;
  wire pbus_split_n_86;
  wire pbus_split_n_87;
  wire pbus_split_n_88;
  wire pbus_split_n_97;
  wire pbus_split_n_98;
  wire pbus_split_n_99;
  wire \picorv32_core/instr_jalr0 ;
  wire [2:0]\picorv32_core/p_0_in ;
  wire [12:12]ram_d_addr;
  wire [49:4]ram_i_req;
  wire [32:17]ram_i_resp;
  wire [11:0]ram_w_addr;
  wire recv_buf_valid;
  wire rst_soft;
  wire [0:0]s_sel_reg;
  wire [3:0]send_bitcnt;
  wire [0:0]send_counter;
  wire [15:1]send_counter0;
  wire send_counter1;
  wire [206:4]slaves_req;
  wire [67:0]slaves_resp;
  wire sys_rst_int;
  wire tx_en;
  wire uart_n_10;
  wire uart_n_11;
  wire uart_n_12;
  wire uart_n_13;
  wire uart_n_14;
  wire uart_n_15;
  wire uart_n_16;
  wire uart_n_17;
  wire uart_n_23;
  wire uart_n_24;
  wire uart_n_25;
  wire uart_n_26;
  wire uart_n_27;
  wire uart_n_28;
  wire uart_n_29;
  wire uart_n_30;
  wire uart_n_31;
  wire uart_n_32;
  wire uart_n_33;
  wire uart_n_34;
  wire uart_n_35;
  wire uart_n_53;
  wire uart_n_54;
  wire uart_n_55;
  wire uart_n_56;
  wire uart_n_57;
  wire uart_n_58;
  wire uart_n_59;
  wire uart_n_60;
  wire uart_txd_OBUF;
  wire wstrb_reg_i_1_n_0;
  wire wstrb_reg_i_3_n_0;

  iob_picorv32 cpu
       (.CO(send_counter1),
        .D(int_mem0_n_51),
        .DONE(DONE),
        .\DONE_reg[0] (cpu_n_207),
        .E(cpu_n_199),
        .KNN_RESET(KNN_RESET),
        .\KNN_RESET_reg[0] (cpu_n_208),
        .Q({\picorv32_core/p_0_in ,cpu_n_10,cpu_n_11,cpu_n_12,cpu_n_13}),
        .TIMER_ENABLE(TIMER_ENABLE),
        .\TIMER_ENABLE_reg[0] (cpu_n_206),
        .TIMER_RESET(TIMER_RESET),
        .\TIMER_RESET_reg[0] (cpu_n_204),
        .\TIMER_SAMPLE_reg[0] (cpu_n_205),
        .\TIMER_SAMPLE_reg[0]_0 (TIMER_SAMPLE),
        .WEBWE(cpu_n_88),
        .addr_a({cpu_n_27,ram_d_addr,p_0_in1_in}),
        .boot_ctr_req(boot_ctr_req),
        .boot_reg(cpu_n_41),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_d_req(cpu_d_req),
        .cpu_d_resp(cpu_d_resp[8:2]),
        .cpu_instr(cpu_instr),
        .cpu_ready_reg(int_mem0_n_53),
        .cpu_reset(cpu_reset),
        .cpu_rst_req(\boot_ctr0/cpu_rst_req ),
        .\cpu_state_reg[3] (int_mem0_n_23),
        .\cpu_state_reg[5] (cpu_n_14),
        .cpu_valid(cpu_valid),
        .data_a({cpu_n_96,cpu_n_97,cpu_n_98,cpu_n_99,cpu_n_100,cpu_n_101,cpu_n_102,cpu_n_103}),
        .\decoded_imm_uj_reg[14] ({int_mem0_n_28,int_mem0_n_29,int_mem0_n_30,int_mem0_n_31}),
        .\decoded_imm_uj_reg[29] (int_mem0_n_26),
        .\decoded_rd_reg[4] ({int_mem0_n_38,int_mem0_n_39,int_mem0_n_40,int_mem0_n_41,int_mem0_n_42}),
        .instr_jal_reg(int_mem0_n_32),
        .instr_jalr0(\picorv32_core/instr_jalr0 ),
        .instr_jalr_reg(int_mem0_n_37),
        .is_beq_bne_blt_bge_bltu_bgeu_reg(int_mem0_n_35),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_0(int_mem0_n_34),
        .is_beq_bne_blt_bge_bltu_bgeu_reg_1(int_mem0_n_36),
        .\mem_addr_reg[29] (DATA_11),
        .\mem_addr_reg[29]_0 (SEL1),
        .\mem_addr_reg[2] (cpu_n_210),
        .\mem_addr_reg[30] (cpu_n_172),
        .\mem_addr_reg[30]_0 (cpu_n_211),
        .\mem_addr_reg[30]_1 (cpu_n_212),
        .\mem_addr_reg[30]_2 (cpu_n_213),
        .\mem_addr_reg[30]_3 (cpu_n_214),
        .\mem_addr_reg[30]_4 (cpu_n_215),
        .\mem_addr_reg[30]_5 (cpu_n_216),
        .\mem_addr_reg[31] ({p_2_in[31:29],p_2_in[14],p_2_in[4:2]}),
        .\mem_addr_reg[31]_0 (div_write_en7_out),
        .\mem_addr_reg[31]_1 (DATA_21),
        .\mem_addr_reg[4] (cpu_n_19),
        .\mem_addr_reg[4]_0 (cpu_n_200),
        .mem_do_rinst_reg(int_mem0_n_20),
        .mem_instr_reg_rep(cpu_n_4),
        .mem_instr_reg_rep_0(cpu_n_42),
        .mem_instr_reg_rep__0(int_mem0_n_24),
        .\mem_rdata_q[6]_i_5 (DATA_OUT[6:0]),
        .\mem_rdata_q_reg[0] (cpu_n_6),
        .\mem_rdata_q_reg[10] (cpu_n_49),
        .\mem_rdata_q_reg[10]_0 (int_mem0_n_46),
        .\mem_rdata_q_reg[11] (cpu_n_47),
        .\mem_rdata_q_reg[11]_0 (int_mem0_n_47),
        .\mem_rdata_q_reg[15] (cpu_n_45),
        .\mem_rdata_q_reg[15]_0 (int_mem0_n_52),
        .\mem_rdata_q_reg[16] (pbus_split_n_79),
        .\mem_rdata_q_reg[17] (pbus_split_n_78),
        .\mem_rdata_q_reg[18] (pbus_split_n_77),
        .\mem_rdata_q_reg[19] (pbus_split_n_76),
        .\mem_rdata_q_reg[1] (int_mem0_n_54),
        .\mem_rdata_q_reg[20] (pbus_split_n_75),
        .\mem_rdata_q_reg[21] (pbus_split_n_74),
        .\mem_rdata_q_reg[22] (pbus_split_n_73),
        .\mem_rdata_q_reg[23] (pbus_split_n_72),
        .\mem_rdata_q_reg[24] (pbus_split_n_71),
        .\mem_rdata_q_reg[25] (pbus_split_n_70),
        .\mem_rdata_q_reg[26] (pbus_split_n_69),
        .\mem_rdata_q_reg[27] (pbus_split_n_68),
        .\mem_rdata_q_reg[28] (pbus_split_n_67),
        .\mem_rdata_q_reg[29] (pbus_split_n_66),
        .\mem_rdata_q_reg[2] (int_mem0_n_63),
        .\mem_rdata_q_reg[30] (pbus_split_n_65),
        .\mem_rdata_q_reg[31] (int_mem0_n_18),
        .\mem_rdata_q_reg[31]_0 (dbus_split_n_0),
        .\mem_rdata_q_reg[31]_1 (pbus_split_n_1),
        .\mem_rdata_q_reg[31]_2 ({int_mem0_n_99,int_mem0_n_100,int_mem0_n_101,int_mem0_n_102,int_mem0_n_103,int_mem0_n_104,int_mem0_n_105,int_mem0_n_106}),
        .\mem_rdata_q_reg[31]_3 (pbus_split_n_2),
        .\mem_rdata_q_reg[3] (int_mem0_n_64),
        .\mem_rdata_q_reg[4] (int_mem0_n_66),
        .\mem_rdata_q_reg[5] (cpu_n_5),
        .\mem_rdata_q_reg[5]_0 (int_mem0_n_68),
        .\mem_rdata_q_reg[6] (cpu_n_43),
        .\mem_rdata_q_reg[6]_0 (int_mem0_n_69),
        .\mem_rdata_q_reg[7] (cpu_n_15),
        .\mem_rdata_q_reg[7]_0 (int_mem0_n_43),
        .\mem_rdata_q_reg[7]_1 (int_mem0_n_25),
        .\mem_rdata_q_reg[8] (cpu_n_46),
        .\mem_rdata_q_reg[8]_0 (int_mem0_n_44),
        .\mem_rdata_q_reg[9] (cpu_n_48),
        .\mem_rdata_q_reg[9]_0 (int_mem0_n_45),
        .\mem_rdata_word_reg[2] (int_mem0_n_62),
        .\mem_rdata_word_reg[3] (int_mem0_n_33),
        .\mem_rdata_word_reg[4] (int_mem0_n_65),
        .\mem_rdata_word_reg[4]_i_1 (int_mem0_n_48),
        .\mem_rdata_word_reg[5] (int_mem0_n_67),
        .\mem_rdata_word_reg[5]_i_1 (int_mem0_n_49),
        .\mem_rdata_word_reg[6]_i_1 (int_mem0_n_50),
        .\mem_rdata_word_reg[7]_i_1 (int_mem0_n_70),
        .\mem_state_reg[0] (cpu_n_44),
        .mem_valid_reg(cpu_n_52),
        .mem_valid_reg_0(cpu_n_53),
        .\mem_wdata_reg[0] (E),
        .\mem_wdata_reg[15] ({cpu_n_104,cpu_n_105,cpu_n_106,cpu_n_107,cpu_n_108,cpu_n_109,cpu_n_110,cpu_n_111}),
        .\mem_wdata_reg[23] ({cpu_n_112,cpu_n_113,cpu_n_114,cpu_n_115,cpu_n_116,cpu_n_117,cpu_n_118,cpu_n_119}),
        .\mem_wdata_reg[31] (p_1_in),
        .\mem_wdata_reg[31]_0 ({cpu_n_120,cpu_n_121,cpu_n_122,cpu_n_123,cpu_n_124,cpu_n_125,cpu_n_126,cpu_n_127}),
        .\mem_wdata_reg[7] ({cpu_n_174,cpu_n_175,cpu_n_176,cpu_n_177,cpu_n_178,cpu_n_179,cpu_n_180,cpu_n_181,cpu_n_182}),
        .\mem_wordsize_reg[1] (\mem_wordsize_reg[1] ),
        .\mem_wstrb_reg[1] (cpu_n_93),
        .\mem_wstrb_reg[2] (cpu_n_94),
        .\mem_wstrb_reg[3] (cpu_n_95),
        .out(\boot_ctr0/sp_rom0/rdata_reg ),
        .p_0_in(p_0_in),
        .pbus_req({pbus_req[68],pbus_req[66:65],pbus_req[0]}),
        .pcpi_valid_reg(cpu_n_3),
        .q_a({int_mem0_n_91,int_mem0_n_92,int_mem0_n_93,int_mem0_n_94,int_mem0_n_95,int_mem0_n_96,int_mem0_n_97,int_mem0_n_98}),
        .ram_i_req({ram_i_req[49:38],ram_i_req[35:4]}),
        .ram_i_resp(ram_i_resp),
        .ram_reg_3(int_mem0_n_19),
        .ram_reg_3_0(ram_w_addr),
        .rd_reg__0(int_mem0_n_22),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg(cpu_n_203),
        .recv_buf_valid_reg_0(wstrb_reg_i_1_n_0),
        .recv_buf_valid_reg_1(pbus_split_n_110),
        .recv_buf_valid_reg_2(uart_n_27),
        .rst_soft(rst_soft),
        .s_sel_reg(s_sel_reg),
        .sel(\ibus_merge/sel ),
        .sel_reg(\ibus_merge/sel_reg ),
        .\send_bitcnt_reg[0] (uart_n_25),
        .\send_bitcnt_reg[2] ({cpu_n_16,cpu_n_17,cpu_n_18}),
        .\send_bitcnt_reg[3] (send_bitcnt),
        .\send_bitcnt_reg[3]_0 (uart_n_26),
        .send_counter0(send_counter0),
        .\send_counter_reg[0] (send_counter),
        .\send_counter_reg[15] ({cpu_n_183,cpu_n_184,cpu_n_185,cpu_n_186,cpu_n_187,cpu_n_188,cpu_n_189,cpu_n_190,cpu_n_191,cpu_n_192,cpu_n_193,cpu_n_194,cpu_n_195,cpu_n_196,cpu_n_197,cpu_n_198}),
        .\send_counter_reg[15]_0 (uart_n_28),
        .\send_pattern_reg[7] ({uart_n_53,uart_n_54,uart_n_55,uart_n_56,uart_n_57,uart_n_58,uart_n_59,uart_n_60}),
        .slaves_req({slaves_req[206],slaves_req[178:176],slaves_req[142],slaves_req[138],slaves_req[109:107],slaves_req[73],slaves_req[68],slaves_req[40:39],slaves_req[11:4]}),
        .slaves_resp(slaves_resp[67]),
        .trap_reg(cpu_n_0),
        .tx_en(tx_en),
        .tx_en_reg(cpu_n_202));
  split__parameterized0 dbus_split
       (.Q(pbus_split_n_1),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_d_req(cpu_d_req),
        .cpu_d_resp(cpu_d_resp),
        .cpu_valid(cpu_valid),
        .\mem_addr_reg[30] (dbus_split_n_20),
        .\mem_rdata_q_reg[10] (pbus_split_n_85),
        .\mem_rdata_q_reg[10]_0 (uart_n_13),
        .\mem_rdata_q_reg[11] (pbus_split_n_84),
        .\mem_rdata_q_reg[11]_0 (uart_n_16),
        .\mem_rdata_q_reg[15] (pbus_split_n_80),
        .\mem_rdata_q_reg[15]_0 (uart_n_10),
        .\mem_rdata_q_reg[15]_1 (int_mem0_n_18),
        .\mem_rdata_q_reg[1] (pbus_split_n_102),
        .\mem_rdata_q_reg[1]_0 (pbus_split_n_103),
        .\mem_rdata_q_reg[2] (pbus_split_n_101),
        .\mem_rdata_q_reg[2]_0 (pbus_split_n_104),
        .\mem_rdata_q_reg[3] (pbus_split_n_100),
        .\mem_rdata_q_reg[3]_0 (pbus_split_n_109),
        .\mem_rdata_q_reg[4] (pbus_split_n_99),
        .\mem_rdata_q_reg[4]_0 (pbus_split_n_105),
        .\mem_rdata_q_reg[5] (pbus_split_n_98),
        .\mem_rdata_q_reg[5]_0 (pbus_split_n_106),
        .\mem_rdata_q_reg[6] (pbus_split_n_97),
        .\mem_rdata_q_reg[6]_0 (pbus_split_n_107),
        .\mem_rdata_q_reg[7] (pbus_split_n_88),
        .\mem_rdata_q_reg[7]_0 (pbus_split_n_108),
        .\mem_rdata_q_reg[7]_1 ({int_mem0_n_55,int_mem0_n_56,int_mem0_n_57,int_mem0_n_58,int_mem0_n_59,int_mem0_n_60,int_mem0_n_61}),
        .\mem_rdata_q_reg[8] (pbus_split_n_87),
        .\mem_rdata_q_reg[8]_0 (uart_n_14),
        .\mem_rdata_q_reg[9] (pbus_split_n_86),
        .\mem_rdata_q_reg[9]_0 (uart_n_15),
        .\mem_rdata_word_reg[12]_i_2 (pbus_split_n_83),
        .\mem_rdata_word_reg[12]_i_2_0 (uart_n_12),
        .\mem_rdata_word_reg[13]_i_2 (pbus_split_n_82),
        .\mem_rdata_word_reg[13]_i_2_0 (uart_n_11),
        .\mem_rdata_word_reg[14]_i_2 (pbus_split_n_81),
        .\mem_rdata_word_reg[14]_i_2_0 (uart_n_17),
        .p_0_in(p_0_in[0]),
        .pbus_req({pbus_req[68],pbus_req[66:65],pbus_req[0]}),
        .q_a({int_mem0_n_83,int_mem0_n_84,int_mem0_n_85,int_mem0_n_86,int_mem0_n_87,int_mem0_n_88,int_mem0_n_89,int_mem0_n_90}),
        .\ready_int_reg[0] (int_mem0_n_53),
        .\s_sel_reg_reg[0]_0 (dbus_split_n_0),
        .\s_sel_reg_reg[0]_1 (p_2_in[31:29]),
        .\s_sel_reg_reg[0]_2 (cpu_n_4),
        .sys_rst_int(sys_rst_int));
  split ibus_split
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .s_sel_reg(s_sel_reg),
        .\s_sel_reg_reg[0]_0 (cpu_n_42),
        .sys_rst_int(sys_rst_int));
  int_mem int_mem0
       (.D(int_mem0_n_51),
        .Q({\picorv32_core/p_0_in ,cpu_n_10,cpu_n_11,cpu_n_12,cpu_n_13}),
        .WEBWE(cpu_n_88),
        .\active[0]_i_2 (cpu_n_3),
        .addr_a({cpu_n_27,ram_d_addr,p_0_in1_in}),
        .boot_ctr_req(boot_ctr_req),
        .boot_reg(int_mem0_n_19),
        .boot_reg_0(cpu_n_172),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .cpu_d_resp(cpu_d_resp[16:8]),
        .cpu_instr(cpu_instr),
        .cpu_reset(cpu_reset),
        .cpu_rst_req(\boot_ctr0/cpu_rst_req ),
        .\cpu_state[3]_i_3 (cpu_n_14),
        .\cpu_state_reg[5] (int_mem0_n_23),
        .cpu_valid(cpu_valid),
        .data_a({cpu_n_96,cpu_n_97,cpu_n_98,cpu_n_99,cpu_n_100,cpu_n_101,cpu_n_102,cpu_n_103}),
        .\decoded_rd_reg[0] (cpu_n_15),
        .\decoded_rd_reg[1] (cpu_n_46),
        .\decoded_rd_reg[2] (cpu_n_48),
        .\decoded_rd_reg[3] (cpu_n_49),
        .\decoded_rd_reg[4] (cpu_n_47),
        .\decoded_rs1_reg_rep[0] (cpu_n_45),
        .instr_jalr0(\picorv32_core/instr_jalr0 ),
        .instr_jalr_reg(cpu_n_43),
        .instr_jalr_reg_0(cpu_n_6),
        .is_beq_bne_blt_bge_bltu_bgeu_reg(cpu_n_5),
        .mem_do_rinst_reg(cpu_n_44),
        .mem_instr_reg_rep(int_mem0_n_53),
        .mem_instr_reg_rep__0(cpu_n_0),
        .\mem_rdata_q_reg[0] (dbus_split_n_0),
        .\mem_rdata_q_reg[11] ({int_mem0_n_38,int_mem0_n_39,int_mem0_n_40,int_mem0_n_41,int_mem0_n_42}),
        .\mem_rdata_q_reg[14] ({int_mem0_n_28,int_mem0_n_29,int_mem0_n_30,int_mem0_n_31}),
        .\mem_rdata_q_reg[15] (cpu_n_4),
        .\mem_rdata_q_reg[3] (int_mem0_n_32),
        .\mem_rdata_q_reg[6] (int_mem0_n_36),
        .mem_valid_reg(int_mem0_n_25),
        .mem_valid_reg_0(int_mem0_n_26),
        .out(\boot_ctr0/sp_rom0/rdata_reg ),
        .p_0_in(p_0_in),
        .pbus_resp(pbus_resp),
        .pcpi_valid_reg(int_mem0_n_22),
        .q_a({int_mem0_n_55,int_mem0_n_56,int_mem0_n_57,int_mem0_n_58,int_mem0_n_59,int_mem0_n_60,int_mem0_n_61}),
        .ram_reg_0(cpu_n_52),
        .ram_reg_0_0({p_2_in[31],p_2_in[14]}),
        .ram_reg_0_1(cpu_n_41),
        .ram_reg_3(ram_i_resp),
        .ram_reg_3_0({int_mem0_n_83,int_mem0_n_84,int_mem0_n_85,int_mem0_n_86,int_mem0_n_87,int_mem0_n_88,int_mem0_n_89,int_mem0_n_90}),
        .ram_reg_3_1({int_mem0_n_91,int_mem0_n_92,int_mem0_n_93,int_mem0_n_94,int_mem0_n_95,int_mem0_n_96,int_mem0_n_97,int_mem0_n_98}),
        .ram_reg_3_10(cpu_n_95),
        .ram_reg_3_2({int_mem0_n_99,int_mem0_n_100,int_mem0_n_101,int_mem0_n_102,int_mem0_n_103,int_mem0_n_104,int_mem0_n_105,int_mem0_n_106}),
        .ram_reg_3_3({ram_i_req[49:38],ram_i_req[35:4]}),
        .ram_reg_3_4(cpu_n_53),
        .ram_reg_3_5({cpu_n_104,cpu_n_105,cpu_n_106,cpu_n_107,cpu_n_108,cpu_n_109,cpu_n_110,cpu_n_111}),
        .ram_reg_3_6(cpu_n_93),
        .ram_reg_3_7({cpu_n_112,cpu_n_113,cpu_n_114,cpu_n_115,cpu_n_116,cpu_n_117,cpu_n_118,cpu_n_119}),
        .ram_reg_3_8(cpu_n_94),
        .ram_reg_3_9({cpu_n_120,cpu_n_121,cpu_n_122,cpu_n_123,cpu_n_124,cpu_n_125,cpu_n_126,cpu_n_127}),
        .\ram_w_addr_reg[11] (ram_w_addr),
        .s_sel_reg(s_sel_reg),
        .\s_sel_reg_reg[0] (int_mem0_n_18),
        .\s_sel_reg_reg[0]_0 (int_mem0_n_33),
        .\s_sel_reg_reg[0]_1 (int_mem0_n_34),
        .\s_sel_reg_reg[0]_10 (int_mem0_n_67),
        .\s_sel_reg_reg[0]_11 (int_mem0_n_68),
        .\s_sel_reg_reg[0]_12 (int_mem0_n_69),
        .\s_sel_reg_reg[0]_13 (int_mem0_n_70),
        .\s_sel_reg_reg[0]_14 (dbus_split_n_20),
        .\s_sel_reg_reg[0]_2 (int_mem0_n_35),
        .\s_sel_reg_reg[0]_3 (int_mem0_n_37),
        .\s_sel_reg_reg[0]_4 (int_mem0_n_54),
        .\s_sel_reg_reg[0]_5 (int_mem0_n_62),
        .\s_sel_reg_reg[0]_6 (int_mem0_n_63),
        .\s_sel_reg_reg[0]_7 (int_mem0_n_64),
        .\s_sel_reg_reg[0]_8 (int_mem0_n_65),
        .\s_sel_reg_reg[0]_9 (int_mem0_n_66),
        .sel(\ibus_merge/sel ),
        .sel_reg(\ibus_merge/sel_reg ),
        .\sel_reg_reg[0] (int_mem0_n_43),
        .\sel_reg_reg[0]_0 (int_mem0_n_44),
        .\sel_reg_reg[0]_1 (int_mem0_n_45),
        .\sel_reg_reg[0]_2 (int_mem0_n_46),
        .\sel_reg_reg[0]_3 (int_mem0_n_47),
        .\sel_reg_reg[0]_4 (int_mem0_n_48),
        .\sel_reg_reg[0]_5 (int_mem0_n_49),
        .\sel_reg_reg[0]_6 (int_mem0_n_50),
        .\sel_reg_reg[0]_7 (int_mem0_n_52),
        .sys_rst_int(sys_rst_int),
        .sys_rst_int_reg(int_mem0_n_20),
        .trap_reg(int_mem0_n_24));
  iob_knn knn
       (.\DATA_1_reg[31]_0 (DATA_11),
        .\DATA_2_reg[31]_0 (DATA_21),
        .DONE(DONE),
        .\DONE_reg[0]_0 (cpu_n_207),
        .E(SEL1),
        .KNN_RESET(KNN_RESET),
        .\KNN_RESET_reg[0]_0 (cpu_n_208),
        .Q(DATA_OUT),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .slaves_req({slaves_req[206],slaves_req[173:142]}),
        .slaves_resp(slaves_resp[66]),
        .sys_rst_int(sys_rst_int));
  split__parameterized1 pbus_split
       (.\DATA_1_reg[1] (cpu_n_4),
        .\DATA_1_reg[31] (p_1_in),
        .Q({pbus_split_n_0,pbus_split_n_1}),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\counter_reg_reg[10] (pbus_split_n_85),
        .\counter_reg_reg[11] (pbus_split_n_84),
        .\counter_reg_reg[12] (pbus_split_n_83),
        .\counter_reg_reg[13] (pbus_split_n_82),
        .\counter_reg_reg[14] (pbus_split_n_81),
        .\counter_reg_reg[15] (pbus_split_n_80),
        .\counter_reg_reg[16] (pbus_split_n_79),
        .\counter_reg_reg[17] (pbus_split_n_78),
        .\counter_reg_reg[18] (pbus_split_n_77),
        .\counter_reg_reg[19] (pbus_split_n_76),
        .\counter_reg_reg[1] (pbus_split_n_102),
        .\counter_reg_reg[20] (pbus_split_n_75),
        .\counter_reg_reg[21] (pbus_split_n_74),
        .\counter_reg_reg[22] (pbus_split_n_73),
        .\counter_reg_reg[23] (pbus_split_n_72),
        .\counter_reg_reg[24] (pbus_split_n_71),
        .\counter_reg_reg[25] (pbus_split_n_70),
        .\counter_reg_reg[26] (pbus_split_n_69),
        .\counter_reg_reg[27] (pbus_split_n_68),
        .\counter_reg_reg[28] (pbus_split_n_67),
        .\counter_reg_reg[29] (pbus_split_n_66),
        .\counter_reg_reg[2] (pbus_split_n_101),
        .\counter_reg_reg[30] (pbus_split_n_65),
        .\counter_reg_reg[31] (pbus_split_n_2),
        .\counter_reg_reg[3] (pbus_split_n_100),
        .\counter_reg_reg[4] (pbus_split_n_99),
        .\counter_reg_reg[5] (pbus_split_n_98),
        .\counter_reg_reg[6] (pbus_split_n_97),
        .\counter_reg_reg[7] (pbus_split_n_88),
        .\counter_reg_reg[8] (pbus_split_n_87),
        .\counter_reg_reg[9] (pbus_split_n_86),
        .\mem_addr_reg[30] (pbus_split_n_110),
        .\mem_rdata_q[1]_i_3 (cpu_n_216),
        .\mem_rdata_q[1]_i_3_0 (uart_n_31),
        .\mem_rdata_q[2]_i_3 (cpu_n_215),
        .\mem_rdata_q[2]_i_3_0 (uart_n_32),
        .\mem_rdata_q[31]_i_3 (counter_reg),
        .\mem_rdata_q[3]_i_3 (cpu_n_214),
        .\mem_rdata_q[3]_i_3_0 (uart_n_24),
        .\mem_rdata_q[3]_i_3_1 (uart_n_33),
        .\mem_rdata_q[4]_i_3 (cpu_n_213),
        .\mem_rdata_q[4]_i_3_0 (uart_n_30),
        .\mem_rdata_q[5]_i_3 (cpu_n_212),
        .\mem_rdata_q[5]_i_3_0 (uart_n_34),
        .\mem_rdata_q[6]_i_3 (cpu_n_211),
        .\mem_rdata_q[6]_i_3_0 (uart_n_29),
        .\mem_rdata_q[7]_i_2 (cpu_n_210),
        .\mem_rdata_q[7]_i_2_0 (DATA_OUT[7]),
        .\mem_rdata_word_reg[0]_i_3 (uart_n_23),
        .\mem_rdata_word_reg[0]_i_3_0 (uart_n_35),
        .p_0_in(p_0_in[0]),
        .pbus_req({pbus_req[68],pbus_req[66:65]}),
        .pbus_resp(pbus_resp),
        .\ready_int_reg[0] ({p_2_in[31:29],p_2_in[4:2]}),
        .\s_sel_reg_reg[1]_0 (pbus_split_n_103),
        .\s_sel_reg_reg[1]_1 (pbus_split_n_104),
        .\s_sel_reg_reg[1]_2 (pbus_split_n_105),
        .\s_sel_reg_reg[1]_3 (pbus_split_n_106),
        .\s_sel_reg_reg[1]_4 (pbus_split_n_107),
        .\s_sel_reg_reg[1]_5 (pbus_split_n_108),
        .\s_sel_reg_reg[1]_6 (pbus_split_n_109),
        .slaves_req({slaves_req[206],slaves_req[178:176],slaves_req[173:142],slaves_req[138:137],slaves_req[109:107],slaves_req[73],slaves_req[68],slaves_req[40:38],slaves_req[19:4]}),
        .slaves_resp({slaves_resp[67:66],slaves_resp[33],slaves_resp[8:2],slaves_resp[0]}),
        .sys_rst_int(sys_rst_int));
  iob_timer timer
       (.E(TIMER_SAMPLE),
        .Q(counter_reg),
        .TIMER_ENABLE(TIMER_ENABLE),
        .\TIMER_ENABLE_reg[0]_0 (cpu_n_206),
        .TIMER_RESET(TIMER_RESET),
        .\TIMER_RESET_reg[0]_0 (cpu_n_204),
        .\TIMER_SAMPLE_reg[0]_0 (cpu_n_205),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .slaves_req(slaves_req[137]),
        .slaves_resp(slaves_resp[33]),
        .sys_rst_int(sys_rst_int));
  iob_uart uart
       (.CO(send_counter1),
        .D(D),
        .E(uart_n_27),
        .Q(pbus_split_n_0),
        .\address_reg_reg[0]_0 (uart_n_11),
        .\address_reg_reg[0]_1 (uart_n_12),
        .\address_reg_reg[0]_2 (uart_n_13),
        .\address_reg_reg[0]_3 (uart_n_14),
        .\address_reg_reg[0]_4 (uart_n_15),
        .\address_reg_reg[0]_5 (uart_n_16),
        .\address_reg_reg[0]_6 (uart_n_17),
        .\bit_duration_reg[15]_0 (uart_n_10),
        .\bit_duration_reg[15]_1 (div_write_en7_out),
        .\bit_duration_reg[1]_0 (uart_n_31),
        .\bit_duration_reg[2]_0 (uart_n_32),
        .\bit_duration_reg[3]_0 (uart_n_33),
        .\bit_duration_reg[4]_0 (uart_n_30),
        .\bit_duration_reg[5]_0 (uart_n_34),
        .\bit_duration_reg[6]_0 (uart_n_29),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\recv_buf_data_reg[0]_0 (uart_n_23),
        .recv_buf_valid(recv_buf_valid),
        .recv_buf_valid_reg_0(cpu_n_203),
        .rst_soft(rst_soft),
        .\send_bitcnt_reg[0]_0 (uart_n_25),
        .\send_bitcnt_reg[0]_1 (cpu_n_200),
        .\send_bitcnt_reg[1]_0 (uart_n_26),
        .\send_bitcnt_reg[2]_0 (cpu_n_19),
        .\send_bitcnt_reg[3]_0 (send_bitcnt),
        .\send_bitcnt_reg[3]_1 ({cpu_n_16,cpu_n_17,cpu_n_18}),
        .send_counter0(send_counter0),
        .\send_counter_reg[0]_0 (send_counter),
        .\send_counter_reg[11]_0 (uart_n_28),
        .\send_counter_reg[15]_0 (cpu_n_199),
        .\send_counter_reg[15]_1 ({cpu_n_183,cpu_n_184,cpu_n_185,cpu_n_186,cpu_n_187,cpu_n_188,cpu_n_189,cpu_n_190,cpu_n_191,cpu_n_192,cpu_n_193,cpu_n_194,cpu_n_195,cpu_n_196,cpu_n_197,cpu_n_198}),
        .\send_pattern_reg[8]_0 ({uart_n_53,uart_n_54,uart_n_55,uart_n_56,uart_n_57,uart_n_58,uart_n_59,uart_n_60}),
        .\send_pattern_reg[8]_1 ({cpu_n_174,cpu_n_175,cpu_n_176,cpu_n_177,cpu_n_178,cpu_n_179,cpu_n_180,cpu_n_181,cpu_n_182}),
        .slaves_req({slaves_req[68],slaves_req[40:38],slaves_req[19:4]}),
        .slaves_resp({slaves_resp[8:2],slaves_resp[0]}),
        .sys_rst_int(sys_rst_int),
        .tx_en(tx_en),
        .tx_en_reg_0(cpu_n_202),
        .uart_txd_OBUF(uart_txd_OBUF),
        .wstrb_reg_reg_0(uart_n_24),
        .wstrb_reg_reg_1(uart_n_35),
        .wstrb_reg_reg_2(wstrb_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF30002000)) 
    wstrb_reg_i_1
       (.I0(p_0_in[1]),
        .I1(cpu_n_4),
        .I2(p_2_in[31]),
        .I3(pbus_split_n_110),
        .I4(p_0_in[0]),
        .I5(wstrb_reg_i_3_n_0),
        .O(wstrb_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0003000000020000)) 
    wstrb_reg_i_3
       (.I0(p_0_in[2]),
        .I1(p_2_in[30]),
        .I2(p_2_in[29]),
        .I3(cpu_n_4),
        .I4(p_2_in[31]),
        .I5(p_0_in[3]),
        .O(wstrb_reg_i_3_n_0));
endmodule

module timer_core
   (Q,
    E,
    clk_IBUF_BUFG,
    TIMER_ENABLE,
    sys_rst_int,
    TIMER_RESET);
  output [63:0]Q;
  input [0:0]E;
  input clk_IBUF_BUFG;
  input TIMER_ENABLE;
  input sys_rst_int;
  input TIMER_RESET;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire [63:0]Q;
  wire TIMER_ENABLE;
  wire TIMER_RESET;
  wire clk_IBUF_BUFG;
  wire rst_int;
  wire sys_rst_int;
  wire \time_counter[0]_i_3_n_0 ;
  wire [63:0]time_counter_reg;
  wire \time_counter_reg[0]_i_1_n_0 ;
  wire \time_counter_reg[0]_i_1_n_4 ;
  wire \time_counter_reg[0]_i_1_n_5 ;
  wire \time_counter_reg[0]_i_1_n_6 ;
  wire \time_counter_reg[0]_i_1_n_7 ;
  wire \time_counter_reg[12]_i_1_n_0 ;
  wire \time_counter_reg[12]_i_1_n_4 ;
  wire \time_counter_reg[12]_i_1_n_5 ;
  wire \time_counter_reg[12]_i_1_n_6 ;
  wire \time_counter_reg[12]_i_1_n_7 ;
  wire \time_counter_reg[16]_i_1_n_0 ;
  wire \time_counter_reg[16]_i_1_n_4 ;
  wire \time_counter_reg[16]_i_1_n_5 ;
  wire \time_counter_reg[16]_i_1_n_6 ;
  wire \time_counter_reg[16]_i_1_n_7 ;
  wire \time_counter_reg[20]_i_1_n_0 ;
  wire \time_counter_reg[20]_i_1_n_4 ;
  wire \time_counter_reg[20]_i_1_n_5 ;
  wire \time_counter_reg[20]_i_1_n_6 ;
  wire \time_counter_reg[20]_i_1_n_7 ;
  wire \time_counter_reg[24]_i_1_n_0 ;
  wire \time_counter_reg[24]_i_1_n_4 ;
  wire \time_counter_reg[24]_i_1_n_5 ;
  wire \time_counter_reg[24]_i_1_n_6 ;
  wire \time_counter_reg[24]_i_1_n_7 ;
  wire \time_counter_reg[28]_i_1_n_0 ;
  wire \time_counter_reg[28]_i_1_n_4 ;
  wire \time_counter_reg[28]_i_1_n_5 ;
  wire \time_counter_reg[28]_i_1_n_6 ;
  wire \time_counter_reg[28]_i_1_n_7 ;
  wire \time_counter_reg[32]_i_1_n_0 ;
  wire \time_counter_reg[32]_i_1_n_4 ;
  wire \time_counter_reg[32]_i_1_n_5 ;
  wire \time_counter_reg[32]_i_1_n_6 ;
  wire \time_counter_reg[32]_i_1_n_7 ;
  wire \time_counter_reg[36]_i_1_n_0 ;
  wire \time_counter_reg[36]_i_1_n_4 ;
  wire \time_counter_reg[36]_i_1_n_5 ;
  wire \time_counter_reg[36]_i_1_n_6 ;
  wire \time_counter_reg[36]_i_1_n_7 ;
  wire \time_counter_reg[40]_i_1_n_0 ;
  wire \time_counter_reg[40]_i_1_n_4 ;
  wire \time_counter_reg[40]_i_1_n_5 ;
  wire \time_counter_reg[40]_i_1_n_6 ;
  wire \time_counter_reg[40]_i_1_n_7 ;
  wire \time_counter_reg[44]_i_1_n_0 ;
  wire \time_counter_reg[44]_i_1_n_4 ;
  wire \time_counter_reg[44]_i_1_n_5 ;
  wire \time_counter_reg[44]_i_1_n_6 ;
  wire \time_counter_reg[44]_i_1_n_7 ;
  wire \time_counter_reg[48]_i_1_n_0 ;
  wire \time_counter_reg[48]_i_1_n_4 ;
  wire \time_counter_reg[48]_i_1_n_5 ;
  wire \time_counter_reg[48]_i_1_n_6 ;
  wire \time_counter_reg[48]_i_1_n_7 ;
  wire \time_counter_reg[4]_i_1_n_0 ;
  wire \time_counter_reg[4]_i_1_n_4 ;
  wire \time_counter_reg[4]_i_1_n_5 ;
  wire \time_counter_reg[4]_i_1_n_6 ;
  wire \time_counter_reg[4]_i_1_n_7 ;
  wire \time_counter_reg[52]_i_1_n_0 ;
  wire \time_counter_reg[52]_i_1_n_4 ;
  wire \time_counter_reg[52]_i_1_n_5 ;
  wire \time_counter_reg[52]_i_1_n_6 ;
  wire \time_counter_reg[52]_i_1_n_7 ;
  wire \time_counter_reg[56]_i_1_n_0 ;
  wire \time_counter_reg[56]_i_1_n_4 ;
  wire \time_counter_reg[56]_i_1_n_5 ;
  wire \time_counter_reg[56]_i_1_n_6 ;
  wire \time_counter_reg[56]_i_1_n_7 ;
  wire \time_counter_reg[60]_i_1_n_4 ;
  wire \time_counter_reg[60]_i_1_n_5 ;
  wire \time_counter_reg[60]_i_1_n_6 ;
  wire \time_counter_reg[60]_i_1_n_7 ;
  wire \time_counter_reg[8]_i_1_n_0 ;
  wire \time_counter_reg[8]_i_1_n_4 ;
  wire \time_counter_reg[8]_i_1_n_5 ;
  wire \time_counter_reg[8]_i_1_n_6 ;
  wire \time_counter_reg[8]_i_1_n_7 ;
  wire [3:0]\NLW_time_counter_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[36]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[40]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[48]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[52]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[56]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_time_counter_reg[8]_i_1_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE \counter_reg_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[0]),
        .Q(Q[0]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[10]),
        .Q(Q[10]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[11]),
        .Q(Q[11]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[12]),
        .Q(Q[12]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[13]),
        .Q(Q[13]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[14]),
        .Q(Q[14]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[15]),
        .Q(Q[15]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[16]),
        .Q(Q[16]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[17]),
        .Q(Q[17]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[18]),
        .Q(Q[18]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[19]),
        .Q(Q[19]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[1]),
        .Q(Q[1]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[20]),
        .Q(Q[20]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[21]),
        .Q(Q[21]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[22]),
        .Q(Q[22]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[23]),
        .Q(Q[23]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[24]),
        .Q(Q[24]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[25]),
        .Q(Q[25]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[26]),
        .Q(Q[26]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[27]),
        .Q(Q[27]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[28]),
        .Q(Q[28]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[29]),
        .Q(Q[29]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[2]),
        .Q(Q[2]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[30]),
        .Q(Q[30]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[31]),
        .Q(Q[31]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[32]),
        .Q(Q[32]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[33]),
        .Q(Q[33]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[34]),
        .Q(Q[34]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[35]),
        .Q(Q[35]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[36]),
        .Q(Q[36]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[37]),
        .Q(Q[37]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[38]),
        .Q(Q[38]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[39]),
        .Q(Q[39]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[3]),
        .Q(Q[3]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[40]),
        .Q(Q[40]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[41]),
        .Q(Q[41]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[42]),
        .Q(Q[42]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[43]),
        .Q(Q[43]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[44]),
        .Q(Q[44]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[45]),
        .Q(Q[45]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[46]),
        .Q(Q[46]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[47]),
        .Q(Q[47]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[48]),
        .Q(Q[48]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[49]),
        .Q(Q[49]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[4]),
        .Q(Q[4]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[50]),
        .Q(Q[50]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[51]),
        .Q(Q[51]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[52]),
        .Q(Q[52]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[53]),
        .Q(Q[53]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[54]),
        .Q(Q[54]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[55]),
        .Q(Q[55]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[56]),
        .Q(Q[56]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[57]),
        .Q(Q[57]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[58]),
        .Q(Q[58]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[59]),
        .Q(Q[59]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[5]),
        .Q(Q[5]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[60]),
        .Q(Q[60]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[61]),
        .Q(Q[61]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[62]),
        .Q(Q[62]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[63]),
        .Q(Q[63]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[6]),
        .Q(Q[6]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[7]),
        .Q(Q[7]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[8]),
        .Q(Q[8]),
        .R(\<const0> ));
  FDRE \counter_reg_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(E),
        .D(time_counter_reg[9]),
        .Q(Q[9]),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'hE)) 
    \time_counter[0]_i_2 
       (.I0(sys_rst_int),
        .I1(TIMER_RESET),
        .O(rst_int));
  LUT1 #(
    .INIT(2'h1)) 
    \time_counter[0]_i_3 
       (.I0(time_counter_reg[0]),
        .O(\time_counter[0]_i_3_n_0 ));
  FDCE \time_counter_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_7 ),
        .Q(time_counter_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\time_counter_reg[0]_i_1_n_0 ,\NLW_time_counter_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\time_counter_reg[0]_i_1_n_4 ,\time_counter_reg[0]_i_1_n_5 ,\time_counter_reg[0]_i_1_n_6 ,\time_counter_reg[0]_i_1_n_7 }),
        .S({time_counter_reg[3:1],\time_counter[0]_i_3_n_0 }));
  FDCE \time_counter_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_5 ),
        .Q(time_counter_reg[10]));
  FDCE \time_counter_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_4 ),
        .Q(time_counter_reg[11]));
  FDCE \time_counter_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[12]_i_1_n_7 ),
        .Q(time_counter_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[12]_i_1 
       (.CI(\time_counter_reg[8]_i_1_n_0 ),
        .CO({\time_counter_reg[12]_i_1_n_0 ,\NLW_time_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[12]_i_1_n_4 ,\time_counter_reg[12]_i_1_n_5 ,\time_counter_reg[12]_i_1_n_6 ,\time_counter_reg[12]_i_1_n_7 }),
        .S(time_counter_reg[15:12]));
  FDCE \time_counter_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[12]_i_1_n_6 ),
        .Q(time_counter_reg[13]));
  FDCE \time_counter_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[12]_i_1_n_5 ),
        .Q(time_counter_reg[14]));
  FDCE \time_counter_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[12]_i_1_n_4 ),
        .Q(time_counter_reg[15]));
  FDCE \time_counter_reg[16] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_7 ),
        .Q(time_counter_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[16]_i_1 
       (.CI(\time_counter_reg[12]_i_1_n_0 ),
        .CO({\time_counter_reg[16]_i_1_n_0 ,\NLW_time_counter_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[16]_i_1_n_4 ,\time_counter_reg[16]_i_1_n_5 ,\time_counter_reg[16]_i_1_n_6 ,\time_counter_reg[16]_i_1_n_7 }),
        .S(time_counter_reg[19:16]));
  FDCE \time_counter_reg[17] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_6 ),
        .Q(time_counter_reg[17]));
  FDCE \time_counter_reg[18] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_5 ),
        .Q(time_counter_reg[18]));
  FDCE \time_counter_reg[19] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[16]_i_1_n_4 ),
        .Q(time_counter_reg[19]));
  FDCE \time_counter_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_6 ),
        .Q(time_counter_reg[1]));
  FDCE \time_counter_reg[20] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[20]_i_1_n_7 ),
        .Q(time_counter_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[20]_i_1 
       (.CI(\time_counter_reg[16]_i_1_n_0 ),
        .CO({\time_counter_reg[20]_i_1_n_0 ,\NLW_time_counter_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[20]_i_1_n_4 ,\time_counter_reg[20]_i_1_n_5 ,\time_counter_reg[20]_i_1_n_6 ,\time_counter_reg[20]_i_1_n_7 }),
        .S(time_counter_reg[23:20]));
  FDCE \time_counter_reg[21] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[20]_i_1_n_6 ),
        .Q(time_counter_reg[21]));
  FDCE \time_counter_reg[22] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[20]_i_1_n_5 ),
        .Q(time_counter_reg[22]));
  FDCE \time_counter_reg[23] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[20]_i_1_n_4 ),
        .Q(time_counter_reg[23]));
  FDCE \time_counter_reg[24] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_7 ),
        .Q(time_counter_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[24]_i_1 
       (.CI(\time_counter_reg[20]_i_1_n_0 ),
        .CO({\time_counter_reg[24]_i_1_n_0 ,\NLW_time_counter_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[24]_i_1_n_4 ,\time_counter_reg[24]_i_1_n_5 ,\time_counter_reg[24]_i_1_n_6 ,\time_counter_reg[24]_i_1_n_7 }),
        .S(time_counter_reg[27:24]));
  FDCE \time_counter_reg[25] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_6 ),
        .Q(time_counter_reg[25]));
  FDCE \time_counter_reg[26] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_5 ),
        .Q(time_counter_reg[26]));
  FDCE \time_counter_reg[27] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[24]_i_1_n_4 ),
        .Q(time_counter_reg[27]));
  FDCE \time_counter_reg[28] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[28]_i_1_n_7 ),
        .Q(time_counter_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[28]_i_1 
       (.CI(\time_counter_reg[24]_i_1_n_0 ),
        .CO({\time_counter_reg[28]_i_1_n_0 ,\NLW_time_counter_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[28]_i_1_n_4 ,\time_counter_reg[28]_i_1_n_5 ,\time_counter_reg[28]_i_1_n_6 ,\time_counter_reg[28]_i_1_n_7 }),
        .S(time_counter_reg[31:28]));
  FDCE \time_counter_reg[29] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[28]_i_1_n_6 ),
        .Q(time_counter_reg[29]));
  FDCE \time_counter_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_5 ),
        .Q(time_counter_reg[2]));
  FDCE \time_counter_reg[30] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[28]_i_1_n_5 ),
        .Q(time_counter_reg[30]));
  FDCE \time_counter_reg[31] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[28]_i_1_n_4 ),
        .Q(time_counter_reg[31]));
  FDCE \time_counter_reg[32] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_7 ),
        .Q(time_counter_reg[32]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[32]_i_1 
       (.CI(\time_counter_reg[28]_i_1_n_0 ),
        .CO({\time_counter_reg[32]_i_1_n_0 ,\NLW_time_counter_reg[32]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[32]_i_1_n_4 ,\time_counter_reg[32]_i_1_n_5 ,\time_counter_reg[32]_i_1_n_6 ,\time_counter_reg[32]_i_1_n_7 }),
        .S(time_counter_reg[35:32]));
  FDCE \time_counter_reg[33] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_6 ),
        .Q(time_counter_reg[33]));
  FDCE \time_counter_reg[34] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_5 ),
        .Q(time_counter_reg[34]));
  FDCE \time_counter_reg[35] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[32]_i_1_n_4 ),
        .Q(time_counter_reg[35]));
  FDCE \time_counter_reg[36] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[36]_i_1_n_7 ),
        .Q(time_counter_reg[36]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[36]_i_1 
       (.CI(\time_counter_reg[32]_i_1_n_0 ),
        .CO({\time_counter_reg[36]_i_1_n_0 ,\NLW_time_counter_reg[36]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[36]_i_1_n_4 ,\time_counter_reg[36]_i_1_n_5 ,\time_counter_reg[36]_i_1_n_6 ,\time_counter_reg[36]_i_1_n_7 }),
        .S(time_counter_reg[39:36]));
  FDCE \time_counter_reg[37] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[36]_i_1_n_6 ),
        .Q(time_counter_reg[37]));
  FDCE \time_counter_reg[38] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[36]_i_1_n_5 ),
        .Q(time_counter_reg[38]));
  FDCE \time_counter_reg[39] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[36]_i_1_n_4 ),
        .Q(time_counter_reg[39]));
  FDCE \time_counter_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[0]_i_1_n_4 ),
        .Q(time_counter_reg[3]));
  FDCE \time_counter_reg[40] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_7 ),
        .Q(time_counter_reg[40]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[40]_i_1 
       (.CI(\time_counter_reg[36]_i_1_n_0 ),
        .CO({\time_counter_reg[40]_i_1_n_0 ,\NLW_time_counter_reg[40]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[40]_i_1_n_4 ,\time_counter_reg[40]_i_1_n_5 ,\time_counter_reg[40]_i_1_n_6 ,\time_counter_reg[40]_i_1_n_7 }),
        .S(time_counter_reg[43:40]));
  FDCE \time_counter_reg[41] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_6 ),
        .Q(time_counter_reg[41]));
  FDCE \time_counter_reg[42] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_5 ),
        .Q(time_counter_reg[42]));
  FDCE \time_counter_reg[43] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[40]_i_1_n_4 ),
        .Q(time_counter_reg[43]));
  FDCE \time_counter_reg[44] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[44]_i_1_n_7 ),
        .Q(time_counter_reg[44]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[44]_i_1 
       (.CI(\time_counter_reg[40]_i_1_n_0 ),
        .CO({\time_counter_reg[44]_i_1_n_0 ,\NLW_time_counter_reg[44]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[44]_i_1_n_4 ,\time_counter_reg[44]_i_1_n_5 ,\time_counter_reg[44]_i_1_n_6 ,\time_counter_reg[44]_i_1_n_7 }),
        .S(time_counter_reg[47:44]));
  FDCE \time_counter_reg[45] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[44]_i_1_n_6 ),
        .Q(time_counter_reg[45]));
  FDCE \time_counter_reg[46] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[44]_i_1_n_5 ),
        .Q(time_counter_reg[46]));
  FDCE \time_counter_reg[47] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[44]_i_1_n_4 ),
        .Q(time_counter_reg[47]));
  FDCE \time_counter_reg[48] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_7 ),
        .Q(time_counter_reg[48]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[48]_i_1 
       (.CI(\time_counter_reg[44]_i_1_n_0 ),
        .CO({\time_counter_reg[48]_i_1_n_0 ,\NLW_time_counter_reg[48]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[48]_i_1_n_4 ,\time_counter_reg[48]_i_1_n_5 ,\time_counter_reg[48]_i_1_n_6 ,\time_counter_reg[48]_i_1_n_7 }),
        .S(time_counter_reg[51:48]));
  FDCE \time_counter_reg[49] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_6 ),
        .Q(time_counter_reg[49]));
  FDCE \time_counter_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[4]_i_1_n_7 ),
        .Q(time_counter_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[4]_i_1 
       (.CI(\time_counter_reg[0]_i_1_n_0 ),
        .CO({\time_counter_reg[4]_i_1_n_0 ,\NLW_time_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[4]_i_1_n_4 ,\time_counter_reg[4]_i_1_n_5 ,\time_counter_reg[4]_i_1_n_6 ,\time_counter_reg[4]_i_1_n_7 }),
        .S(time_counter_reg[7:4]));
  FDCE \time_counter_reg[50] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_5 ),
        .Q(time_counter_reg[50]));
  FDCE \time_counter_reg[51] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[48]_i_1_n_4 ),
        .Q(time_counter_reg[51]));
  FDCE \time_counter_reg[52] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[52]_i_1_n_7 ),
        .Q(time_counter_reg[52]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[52]_i_1 
       (.CI(\time_counter_reg[48]_i_1_n_0 ),
        .CO({\time_counter_reg[52]_i_1_n_0 ,\NLW_time_counter_reg[52]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[52]_i_1_n_4 ,\time_counter_reg[52]_i_1_n_5 ,\time_counter_reg[52]_i_1_n_6 ,\time_counter_reg[52]_i_1_n_7 }),
        .S(time_counter_reg[55:52]));
  FDCE \time_counter_reg[53] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[52]_i_1_n_6 ),
        .Q(time_counter_reg[53]));
  FDCE \time_counter_reg[54] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[52]_i_1_n_5 ),
        .Q(time_counter_reg[54]));
  FDCE \time_counter_reg[55] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[52]_i_1_n_4 ),
        .Q(time_counter_reg[55]));
  FDCE \time_counter_reg[56] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_7 ),
        .Q(time_counter_reg[56]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[56]_i_1 
       (.CI(\time_counter_reg[52]_i_1_n_0 ),
        .CO({\time_counter_reg[56]_i_1_n_0 ,\NLW_time_counter_reg[56]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[56]_i_1_n_4 ,\time_counter_reg[56]_i_1_n_5 ,\time_counter_reg[56]_i_1_n_6 ,\time_counter_reg[56]_i_1_n_7 }),
        .S(time_counter_reg[59:56]));
  FDCE \time_counter_reg[57] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_6 ),
        .Q(time_counter_reg[57]));
  FDCE \time_counter_reg[58] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_5 ),
        .Q(time_counter_reg[58]));
  FDCE \time_counter_reg[59] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[56]_i_1_n_4 ),
        .Q(time_counter_reg[59]));
  FDCE \time_counter_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[4]_i_1_n_6 ),
        .Q(time_counter_reg[5]));
  FDCE \time_counter_reg[60] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[60]_i_1_n_7 ),
        .Q(time_counter_reg[60]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[60]_i_1 
       (.CI(\time_counter_reg[56]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[60]_i_1_n_4 ,\time_counter_reg[60]_i_1_n_5 ,\time_counter_reg[60]_i_1_n_6 ,\time_counter_reg[60]_i_1_n_7 }),
        .S(time_counter_reg[63:60]));
  FDCE \time_counter_reg[61] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[60]_i_1_n_6 ),
        .Q(time_counter_reg[61]));
  FDCE \time_counter_reg[62] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[60]_i_1_n_5 ),
        .Q(time_counter_reg[62]));
  FDCE \time_counter_reg[63] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[60]_i_1_n_4 ),
        .Q(time_counter_reg[63]));
  FDCE \time_counter_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[4]_i_1_n_5 ),
        .Q(time_counter_reg[6]));
  FDCE \time_counter_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[4]_i_1_n_4 ),
        .Q(time_counter_reg[7]));
  FDCE \time_counter_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_7 ),
        .Q(time_counter_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \time_counter_reg[8]_i_1 
       (.CI(\time_counter_reg[4]_i_1_n_0 ),
        .CO({\time_counter_reg[8]_i_1_n_0 ,\NLW_time_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\time_counter_reg[8]_i_1_n_4 ,\time_counter_reg[8]_i_1_n_5 ,\time_counter_reg[8]_i_1_n_6 ,\time_counter_reg[8]_i_1_n_7 }),
        .S(time_counter_reg[11:8]));
  FDCE \time_counter_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(TIMER_ENABLE),
        .CLR(rst_int),
        .D(\time_counter_reg[8]_i_1_n_6 ),
        .Q(time_counter_reg[9]));
endmodule

(* ECO_CHECKSUM = "9f4b305f" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "36" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module top_system
   (clk,
    reset,
    uart_txd,
    uart_rxd);
  input clk;
  input reset;
  output uart_txd;
  input uart_rxd;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire \cpu/picorv32_core/mem_rdata_word__0 ;
  wire reset;
  wire reset_IBUF;
  wire \rst_cnt[0]_i_2_n_0 ;
  wire \rst_cnt[0]_i_3_n_0 ;
  wire \rst_cnt[0]_i_4_n_0 ;
  wire \rst_cnt[0]_i_5_n_0 ;
  wire \rst_cnt[12]_i_2_n_0 ;
  wire \rst_cnt[12]_i_3_n_0 ;
  wire \rst_cnt[12]_i_4_n_0 ;
  wire \rst_cnt[12]_i_5_n_0 ;
  wire \rst_cnt[4]_i_2_n_0 ;
  wire \rst_cnt[4]_i_3_n_0 ;
  wire \rst_cnt[4]_i_4_n_0 ;
  wire \rst_cnt[4]_i_5_n_0 ;
  wire \rst_cnt[8]_i_2_n_0 ;
  wire \rst_cnt[8]_i_3_n_0 ;
  wire \rst_cnt[8]_i_4_n_0 ;
  wire \rst_cnt[8]_i_5_n_0 ;
  wire [15:0]rst_cnt_reg;
  wire \rst_cnt_reg[0]_i_1_n_0 ;
  wire \rst_cnt_reg[0]_i_1_n_4 ;
  wire \rst_cnt_reg[0]_i_1_n_5 ;
  wire \rst_cnt_reg[0]_i_1_n_6 ;
  wire \rst_cnt_reg[0]_i_1_n_7 ;
  wire \rst_cnt_reg[12]_i_1_n_4 ;
  wire \rst_cnt_reg[12]_i_1_n_5 ;
  wire \rst_cnt_reg[12]_i_1_n_6 ;
  wire \rst_cnt_reg[12]_i_1_n_7 ;
  wire \rst_cnt_reg[4]_i_1_n_0 ;
  wire \rst_cnt_reg[4]_i_1_n_4 ;
  wire \rst_cnt_reg[4]_i_1_n_5 ;
  wire \rst_cnt_reg[4]_i_1_n_6 ;
  wire \rst_cnt_reg[4]_i_1_n_7 ;
  wire \rst_cnt_reg[8]_i_1_n_0 ;
  wire \rst_cnt_reg[8]_i_1_n_4 ;
  wire \rst_cnt_reg[8]_i_1_n_5 ;
  wire \rst_cnt_reg[8]_i_1_n_6 ;
  wire \rst_cnt_reg[8]_i_1_n_7 ;
  wire sel;
  wire sys_rst_int;
  wire sys_rst_int_i_2_n_0;
  wire sys_rst_int_i_3_n_0;
  wire system_n_0;
  wire uart_rxd;
  wire uart_rxd_IBUF;
  wire uart_txd;
  wire uart_txd_OBUF;
  wire [3:0]\NLW_rst_cnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rst_cnt_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_rst_cnt_reg[8]_i_1_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SPLIT_LOADS_ON_BUFG *) 
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  BUFG \mem_rdata_word_reg[31]_i_2 
       (.I(system_n_0),
        .O(\cpu/picorv32_core/mem_rdata_word__0 ));
  IBUF reset_IBUF_inst
       (.I(reset),
        .O(reset_IBUF));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_2 
       (.I0(rst_cnt_reg[3]),
        .O(\rst_cnt[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_3 
       (.I0(rst_cnt_reg[2]),
        .O(\rst_cnt[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_4 
       (.I0(rst_cnt_reg[1]),
        .O(\rst_cnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[0]_i_5 
       (.I0(rst_cnt_reg[0]),
        .O(\rst_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_2 
       (.I0(rst_cnt_reg[15]),
        .O(\rst_cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_3 
       (.I0(rst_cnt_reg[14]),
        .O(\rst_cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_4 
       (.I0(rst_cnt_reg[13]),
        .O(\rst_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[12]_i_5 
       (.I0(rst_cnt_reg[12]),
        .O(\rst_cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_2 
       (.I0(rst_cnt_reg[7]),
        .O(\rst_cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_3 
       (.I0(rst_cnt_reg[6]),
        .O(\rst_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_4 
       (.I0(rst_cnt_reg[5]),
        .O(\rst_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[4]_i_5 
       (.I0(rst_cnt_reg[4]),
        .O(\rst_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_2 
       (.I0(rst_cnt_reg[11]),
        .O(\rst_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_3 
       (.I0(rst_cnt_reg[10]),
        .O(\rst_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_4 
       (.I0(rst_cnt_reg[9]),
        .O(\rst_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_cnt[8]_i_5 
       (.I0(rst_cnt_reg[8]),
        .O(\rst_cnt[8]_i_5_n_0 ));
  FDPE \rst_cnt_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[0]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\rst_cnt_reg[0]_i_1_n_0 ,\NLW_rst_cnt_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[0]_i_1_n_4 ,\rst_cnt_reg[0]_i_1_n_5 ,\rst_cnt_reg[0]_i_1_n_6 ,\rst_cnt_reg[0]_i_1_n_7 }),
        .S({\rst_cnt[0]_i_2_n_0 ,\rst_cnt[0]_i_3_n_0 ,\rst_cnt[0]_i_4_n_0 ,\rst_cnt[0]_i_5_n_0 }));
  FDPE \rst_cnt_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[8]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[10]));
  FDPE \rst_cnt_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[8]_i_1_n_4 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[11]));
  FDPE \rst_cnt_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[12]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[12]_i_1 
       (.CI(\rst_cnt_reg[8]_i_1_n_0 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[12]_i_1_n_4 ,\rst_cnt_reg[12]_i_1_n_5 ,\rst_cnt_reg[12]_i_1_n_6 ,\rst_cnt_reg[12]_i_1_n_7 }),
        .S({\rst_cnt[12]_i_2_n_0 ,\rst_cnt[12]_i_3_n_0 ,\rst_cnt[12]_i_4_n_0 ,\rst_cnt[12]_i_5_n_0 }));
  FDPE \rst_cnt_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[12]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[13]));
  FDPE \rst_cnt_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[12]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[14]));
  FDPE \rst_cnt_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[12]_i_1_n_4 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[15]));
  FDPE \rst_cnt_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[0]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[1]));
  FDPE \rst_cnt_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[0]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[2]));
  FDPE \rst_cnt_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[0]_i_1_n_4 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[3]));
  FDPE \rst_cnt_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[4]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[4]_i_1 
       (.CI(\rst_cnt_reg[0]_i_1_n_0 ),
        .CO({\rst_cnt_reg[4]_i_1_n_0 ,\NLW_rst_cnt_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[4]_i_1_n_4 ,\rst_cnt_reg[4]_i_1_n_5 ,\rst_cnt_reg[4]_i_1_n_6 ,\rst_cnt_reg[4]_i_1_n_7 }),
        .S({\rst_cnt[4]_i_2_n_0 ,\rst_cnt[4]_i_3_n_0 ,\rst_cnt[4]_i_4_n_0 ,\rst_cnt[4]_i_5_n_0 }));
  FDPE \rst_cnt_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[4]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[5]));
  FDPE \rst_cnt_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[4]_i_1_n_5 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[6]));
  FDPE \rst_cnt_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[4]_i_1_n_4 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[7]));
  FDPE \rst_cnt_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[8]_i_1_n_7 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \rst_cnt_reg[8]_i_1 
       (.CI(\rst_cnt_reg[4]_i_1_n_0 ),
        .CO({\rst_cnt_reg[8]_i_1_n_0 ,\NLW_rst_cnt_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .O({\rst_cnt_reg[8]_i_1_n_4 ,\rst_cnt_reg[8]_i_1_n_5 ,\rst_cnt_reg[8]_i_1_n_6 ,\rst_cnt_reg[8]_i_1_n_7 }),
        .S({\rst_cnt[8]_i_2_n_0 ,\rst_cnt[8]_i_3_n_0 ,\rst_cnt[8]_i_4_n_0 ,\rst_cnt[8]_i_5_n_0 }));
  FDPE \rst_cnt_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(sel),
        .D(\rst_cnt_reg[8]_i_1_n_6 ),
        .PRE(reset_IBUF),
        .Q(rst_cnt_reg[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sys_rst_int_i_1
       (.I0(rst_cnt_reg[2]),
        .I1(rst_cnt_reg[3]),
        .I2(rst_cnt_reg[0]),
        .I3(rst_cnt_reg[1]),
        .I4(sys_rst_int_i_2_n_0),
        .I5(sys_rst_int_i_3_n_0),
        .O(sel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sys_rst_int_i_2
       (.I0(rst_cnt_reg[14]),
        .I1(rst_cnt_reg[15]),
        .I2(rst_cnt_reg[12]),
        .I3(rst_cnt_reg[13]),
        .I4(rst_cnt_reg[11]),
        .I5(rst_cnt_reg[10]),
        .O(sys_rst_int_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sys_rst_int_i_3
       (.I0(rst_cnt_reg[8]),
        .I1(rst_cnt_reg[9]),
        .I2(rst_cnt_reg[6]),
        .I3(rst_cnt_reg[7]),
        .I4(rst_cnt_reg[5]),
        .I5(rst_cnt_reg[4]),
        .O(sys_rst_int_i_3_n_0));
  FDCE sys_rst_int_reg
       (.C(clk_IBUF_BUFG),
        .CE(\<const1> ),
        .CLR(reset_IBUF),
        .D(sel),
        .Q(sys_rst_int));
  system system
       (.D(uart_rxd_IBUF),
        .E(\cpu/picorv32_core/mem_rdata_word__0 ),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\mem_wordsize_reg[1] (system_n_0),
        .sys_rst_int(sys_rst_int),
        .uart_txd_OBUF(uart_txd_OBUF));
  IBUF uart_rxd_IBUF_inst
       (.I(uart_rxd),
        .O(uart_rxd_IBUF));
  OBUF uart_txd_OBUF_inst
       (.I(uart_txd_OBUF),
        .O(uart_txd));
endmodule
