---
title: "ch13-clocked-logic"
layout: default-foundation-20210515
date: 2025-08-13
tags: [ch13-clocked-logic]
---

- Chapter 13 Clocked Circuits  
  - 13.1 The CMOS Transmission Gate (TG)  
    - CMOS TG Operation and Delay (Eq. 13.1)  
    - Example 13.1: Delay Estimation and Simulation of TG  
    - Example 13.2: TG with Initial Output at VDD  
  - Series Connection of Transmission Gates  
    - Equivalent Digital Model and Delay Estimation (Eq. 13.2)  
  - 13.2 Applications of the Transmission Gate  
    - Path Selector Circuit  
    - Multiplexers/Demultiplexers (MUX/DEMUX)  
      - MUX/DEMUX Block Diagram and Control Lines (Eq. 13.4)  
      - 4-to-1 MUX Implementation and Logic Equation (Eq. 13.5)  
      - Transistor-level Implementation of MUX  
      - Pass Transistor MUX Implementation  
    - Static Logic Gates Using TG  
      - OR Gate  
      - XOR/XNOR Gates  
  - 13.3 Latches and Flip-Flops  
    - Basic Latches  
      - Set-Reset (SR) Latch using NAND Gates (Fig. 13.13)  
      - SR Latch using NOR Gates (Fig. 13.14)  
    - Arbiter Circuit Using NAND Latch (Fig. 13.15)  
    - Flip-Flops and Flow-through Latches  
      - Cross-Coupled Inverters and Metastability (Fig. 13.16, Fig. 13.17)  
      - Level-Sensitive Latch (Fig. 13.18)  
      - Improved Level-Sensitive Latch with Transmission Gates (Fig. 13.20)  
      - Simulation of Level-Sensitive Latches (Figs. 13.19, 13.21)  
      - Edge-Triggered D Flip-Flop (FF) Using Master-Slave Configuration (Fig. 13.22)  
      - Simulation of Edge-Triggered FF (Fig. 13.23)  
      - Asynchronous Set and Clear Inputs Added to FF (Fig. 13.24)  
    - Flip-Flop Timing Parameters  
      - Setup Time (Fig. 13.25)  
      - Hold Time (Fig. 13.26)  
      - Clock Input Requirements and Pulse Width  
  - 13.4 Examples  
    - Example 13.3: Delay Calculation and Simulation for Two-Inverter Circuit (Fig. 13.27)  
    - Example 13.4: Delay Analysis with Unequal Device Sizing (Fig. 13.29)  
    - Example 13.5: Delay Estimation for NAND Gate with Load (Fig. 13.31)  
    - Example 13.6: Delay Estimation in D-FF Input Stage (Fig. 13.33)  
  - Additional Reading  
  - Problems
