<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: HexagonCallingConvLower.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('HexagonCallingConvLower_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">HexagonCallingConvLower.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonCallingConvLower_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- HexagonCallingConvLower.h - Calling Conventions ---------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file declares the Hexagon_CCState class, used for lowering</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// and implementing calling conventions. Adapted from the target independent</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// version but this handles calls to varargs functions</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_Hexagon_CODEGEN_CALLINGCONVLOWER_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define LLVM_Hexagon_CODEGEN_CALLINGCONVLOWER_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAGNodes_8h.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// Need to handle varargs.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keyword">class </span>TargetRegisterInfo;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keyword">class </span>TargetMachine;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">class </span>Hexagon_CCState;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">class </span>SDNode;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/// Hexagon_CCAssignFn - This function assigns a location for Val, updating</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// State to reflect the change.</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm.html#a130b25364357c6e8a53b8f851a3656bf">   36</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a130b25364357c6e8a53b8f851a3656bf">Hexagon_CCAssignFn</a>(<span class="keywordtype">unsigned</span> ValNo, <a class="code" href="structllvm_1_1EVT.html">EVT</a> ValVT,</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                              <a class="code" href="structllvm_1_1EVT.html">EVT</a> LocVT, <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                              <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> ArgFlags, <a class="code" href="classllvm_1_1Hexagon__CCState.html">Hexagon_CCState</a> &amp;State,</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;                              <span class="keywordtype">int</span> NonVarArgsParams,</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                              <span class="keywordtype">int</span> CurrentParam,</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                              <span class="keywordtype">bool</span> ForceMem);</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/// CCState - This class holds information needed while lowering arguments and</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/// return values.  It captures which registers are already assigned and which</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/// stack slots are used.  It provides accessors to allocate these values.</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html">   47</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1Hexagon__CCState.html">Hexagon_CCState</a> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> CallingConv;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordtype">bool</span> IsVarArg;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;Locs;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">unsigned</span> StackOffset;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;uint32_t, 16&gt;</a> UsedRegs;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="classllvm_1_1Hexagon__CCState.html#a7068dec4b3703f3012a6f7e965c507fe">Hexagon_CCState</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> <a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>, <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#ab05bcfbc45625324420f5d88876e3ad7">isVarArg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;locs, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="Target_2ARM_2README_8txt.html#ae3e84a62e4ae19e7766bde30ee72c040">c</a>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#ac5929336f3e9beed9b143b8a6b3b8136">   60</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#ac5929336f3e9beed9b143b8a6b3b8136">addLoc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;V) {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    Locs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(V);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  }</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#afddd442954481eea4eef7642a4727324">   64</a></span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="classllvm_1_1Hexagon__CCState.html#afddd442954481eea4eef7642a4727324">getContext</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Context; }</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#a632a6e54d2c0551abc9c20307383a366">   65</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="classllvm_1_1Hexagon__CCState.html#a632a6e54d2c0551abc9c20307383a366">getTarget</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> TM; }</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#a9d10218d2414ffe62599cc6a5a365e41">   66</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a9d10218d2414ffe62599cc6a5a365e41">getCallingConv</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CallingConv; }</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#ab05bcfbc45625324420f5d88876e3ad7">   67</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#ab05bcfbc45625324420f5d88876e3ad7">isVarArg</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> IsVarArg; }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#a609e516af49608ff3ebf7dadf7f62231">   69</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a609e516af49608ff3ebf7dadf7f62231">getNextStackOffset</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> StackOffset; }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// isAllocated - Return true if the specified register (or an alias) is</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// allocated.</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#ae91a1059cbc2d55dbc520ccdde8e1c19">   73</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#ae91a1059cbc2d55dbc520ccdde8e1c19">isAllocated</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">return</span> UsedRegs[Reg/32] &amp; (1 &lt;&lt; (Reg&amp;31));</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  }</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// AnalyzeFormalArguments - Analyze an ISD::FORMAL_ARGUMENTS node,</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// incorporating info about the formals into this state.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a7d44017c9df846413a785ff2e5c21b5f">AnalyzeFormalArguments</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                              <a class="code" href="namespacellvm.html#a130b25364357c6e8a53b8f851a3656bf">Hexagon_CCAssignFn</a> Fn, <span class="keywordtype">unsigned</span> SretValueInRegs);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// AnalyzeReturn - Analyze the returned values of an ISD::RET node,</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// incorporating info about the result values into this state.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a5bc25d9b22efd4744cdb2279dcf7b37b">AnalyzeReturn</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                     <a class="code" href="namespacellvm.html#a130b25364357c6e8a53b8f851a3656bf">Hexagon_CCAssignFn</a> Fn, <span class="keywordtype">unsigned</span> SretValueInRegs);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// AnalyzeCallOperands - Analyze an ISD::CALL node, incorporating info</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// about the passed values into this state.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#ad2c86c74b5e21fc2c395fb2d65ddcf53">AnalyzeCallOperands</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                           <a class="code" href="namespacellvm.html#a130b25364357c6e8a53b8f851a3656bf">Hexagon_CCAssignFn</a> Fn, <span class="keywordtype">int</span> NonVarArgsParams,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                           <span class="keywordtype">unsigned</span> SretValueSize);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// AnalyzeCallOperands - Same as above except it takes vectors of types</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// and argument flags.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#ad2c86c74b5e21fc2c395fb2d65ddcf53">AnalyzeCallOperands</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;EVT&gt;</a> &amp;ArgVTs,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::ArgFlagsTy&gt;</a> &amp;<a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">Flags</a>,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                           <a class="code" href="namespacellvm.html#a130b25364357c6e8a53b8f851a3656bf">Hexagon_CCAssignFn</a> Fn);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// AnalyzeCallResult - Analyze the return values of an ISD::CALL node,</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  /// incorporating info about the passed values into this state.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a138e77f8dbeffa35aa1766150e37baa2">AnalyzeCallResult</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                         <a class="code" href="namespacellvm.html#a130b25364357c6e8a53b8f851a3656bf">Hexagon_CCAssignFn</a> Fn, <span class="keywordtype">unsigned</span> SretValueInRegs);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// AnalyzeCallResult - Same as above except it&#39;s specialized for calls which</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// produce a single value.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a138e77f8dbeffa35aa1766150e37baa2">AnalyzeCallResult</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="namespacellvm.html#a130b25364357c6e8a53b8f851a3656bf">Hexagon_CCAssignFn</a> Fn);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  /// getFirstUnallocated - Return the first unallocated register in the set, or</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  /// NumRegs if they are all allocated.</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#a5f292a552c75a3f75d8decfba39edb32">  110</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a5f292a552c75a3f75d8decfba39edb32">getFirstUnallocated</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> *Regs, <span class="keywordtype">unsigned</span> NumRegs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != NumRegs; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Hexagon__CCState.html#ae91a1059cbc2d55dbc520ccdde8e1c19">isAllocated</a>(Regs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]))</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">return</span> NumRegs;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// AllocateReg - Attempt to allocate one register.  If it is not available,</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">  /// return zero.  Otherwise, return the register, marking it and any aliases</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">  /// as allocated.</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#a2881e0085771597794407c8e3742cc26">  120</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a2881e0085771597794407c8e3742cc26">AllocateReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>) {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Hexagon__CCState.html#ae91a1059cbc2d55dbc520ccdde8e1c19">isAllocated</a>(Reg)) <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    MarkAllocated(Reg);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  }</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  /// Version of AllocateReg with extra register to be shadowed.</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#a3864d052eeea8896ad645bdd2f811aac">  127</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a3864d052eeea8896ad645bdd2f811aac">AllocateReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keywordtype">unsigned</span> ShadowReg) {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Hexagon__CCState.html#ae91a1059cbc2d55dbc520ccdde8e1c19">isAllocated</a>(Reg)) <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    MarkAllocated(Reg);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    MarkAllocated(ShadowReg);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">  /// AllocateReg - Attempt to allocate one of the specified registers.  If none</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  /// are available, return zero.  Otherwise, return the first one available,</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">  /// marking it and any aliases as allocated.</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#a405f78774861a8222914710286e884ba">  137</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a405f78774861a8222914710286e884ba">AllocateReg</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> *Regs, <span class="keywordtype">unsigned</span> NumRegs) {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordtype">unsigned</span> FirstUnalloc = <a class="code" href="classllvm_1_1Hexagon__CCState.html#a5f292a552c75a3f75d8decfba39edb32">getFirstUnallocated</a>(Regs, NumRegs);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> (FirstUnalloc == NumRegs)</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keywordflow">return</span> 0;    <span class="comment">// Didn&#39;t find the reg.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">// Mark the register and any aliases as allocated.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = Regs[FirstUnalloc];</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    MarkAllocated(Reg);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// Version of AllocateReg with list of registers to be shadowed.</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#ad32c0a13d30db322a104bdb88d1c0ae1">  149</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#ad32c0a13d30db322a104bdb88d1c0ae1">AllocateReg</a>(<span class="keyword">const</span> <span class="keywordtype">unsigned</span> *Regs, <span class="keyword">const</span> <span class="keywordtype">unsigned</span> *ShadowRegs,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                       <span class="keywordtype">unsigned</span> NumRegs) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordtype">unsigned</span> FirstUnalloc = <a class="code" href="classllvm_1_1Hexagon__CCState.html#a5f292a552c75a3f75d8decfba39edb32">getFirstUnallocated</a>(Regs, NumRegs);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (FirstUnalloc == NumRegs)</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="keywordflow">return</span> 0;    <span class="comment">// Didn&#39;t find the reg.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="comment">// Mark the register and any aliases as allocated.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = Regs[FirstUnalloc], ShadowReg = ShadowRegs[FirstUnalloc];</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    MarkAllocated(Reg);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    MarkAllocated(ShadowReg);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  }</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  /// AllocateStack - Allocate a chunk of stack space with the specified size</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  /// and alignment.</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classllvm_1_1Hexagon__CCState.html#a82c96a0ff0be0b2d920387ca2b23c973">  164</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a82c96a0ff0be0b2d920387ca2b23c973">AllocateStack</a>(<span class="keywordtype">unsigned</span> Size, <span class="keywordtype">unsigned</span> <a class="code" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>) {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    assert(Align &amp;&amp; ((Align-1) &amp; Align) == 0); <span class="comment">// Align is power of 2.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    StackOffset = ((StackOffset + Align-1) &amp; ~(Align-1));</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordtype">unsigned</span> Result = StackOffset;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    StackOffset += Size;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// HandleByVal - Allocate a stack slot large enough to pass an argument by</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// value. The size and alignment information of the argument is encoded in its</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="comment">// parameter attribute.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1Hexagon__CCState.html#a119ce6b6d91c4a302f9d4edeb14d7914">HandleByVal</a>(<span class="keywordtype">unsigned</span> ValNo, <a class="code" href="structllvm_1_1EVT.html">EVT</a> ValVT,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                   <a class="code" href="structllvm_1_1EVT.html">EVT</a> LocVT, <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                   <span class="keywordtype">int</span> MinSize, <span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#af36d7e69ab16b64b2e3a48c83aa9f0f6">MinAlign</a>, <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> ArgFlags);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  /// MarkAllocated - Mark a register and all of its aliases as allocated.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> MarkAllocated(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;};</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54"><div class="ttname"><a href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">SIInstrFlags::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00140">SIInstrInfo.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00236">SmallVector.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a7d44017c9df846413a785ff2e5c21b5f"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a7d44017c9df846413a785ff2e5c21b5f">llvm::Hexagon_CCState::AnalyzeFormalArguments</a></div><div class="ttdeci">void AnalyzeFormalArguments(const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, Hexagon_CCAssignFn Fn, unsigned SretValueInRegs)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8cpp_source.html#l00066">HexagonCallingConvLower.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html">llvm::Hexagon_CCState</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00047">HexagonCallingConvLower.h:47</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="namespacellvm_html_a130b25364357c6e8a53b8f851a3656bf"><div class="ttname"><a href="namespacellvm.html#a130b25364357c6e8a53b8f851a3656bf">llvm::Hexagon_CCAssignFn</a></div><div class="ttdeci">bool Hexagon_CCAssignFn(unsigned ValNo, EVT ValVT, EVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, Hexagon_CCState &amp;State, int NonVarArgsParams, int CurrentParam, bool ForceMem)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00036">HexagonCallingConvLower.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00105">MipsISelLowering.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00033">CallingConvLower.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_ac5929336f3e9beed9b143b8a6b3b8136"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#ac5929336f3e9beed9b143b8a6b3b8136">llvm::Hexagon_CCState::addLoc</a></div><div class="ttdeci">void addLoc(const CCValAssign &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00060">HexagonCallingConvLower.h:60</a></div></div>
<div class="ttc" id="SelectionDAGNodes_8h_html"><div class="ttname"><a href="SelectionDAGNodes_8h.html">SelectionDAGNodes.h</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a5bc25d9b22efd4744cdb2279dcf7b37b"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a5bc25d9b22efd4744cdb2279dcf7b37b">llvm::Hexagon_CCState::AnalyzeReturn</a></div><div class="ttdeci">void AnalyzeReturn(const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, Hexagon_CCAssignFn Fn, unsigned SretValueInRegs)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8cpp_source.html#l00094">HexagonCallingConvLower.cpp:94</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a138e77f8dbeffa35aa1766150e37baa2"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a138e77f8dbeffa35aa1766150e37baa2">llvm::Hexagon_CCState::AnalyzeCallResult</a></div><div class="ttdeci">void AnalyzeCallResult(const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, Hexagon_CCAssignFn Fn, unsigned SretValueInRegs)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8cpp_source.html#l00180">HexagonCallingConvLower.cpp:180</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a82c96a0ff0be0b2d920387ca2b23c973"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a82c96a0ff0be0b2d920387ca2b23c973">llvm::Hexagon_CCState::AllocateStack</a></div><div class="ttdeci">unsigned AllocateStack(unsigned Size, unsigned Align)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00164">HexagonCallingConvLower.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a119ce6b6d91c4a302f9d4edeb14d7914"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a119ce6b6d91c4a302f9d4edeb14d7914">llvm::Hexagon_CCState::HandleByVal</a></div><div class="ttdeci">void HandleByVal(unsigned ValNo, EVT ValVT, EVT LocVT, CCValAssign::LocInfo LocInfo, int MinSize, int MinAlign, ISD::ArgFlagsTy ArgFlags)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8cpp_source.html#l00040">HexagonCallingConvLower.cpp:40</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00037">LLVMContext.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a7068dec4b3703f3012a6f7e965c507fe"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a7068dec4b3703f3012a6f7e965c507fe">llvm::Hexagon_CCState::Hexagon_CCState</a></div><div class="ttdeci">Hexagon_CCState(CallingConv::ID CC, bool isVarArg, const TargetMachine &amp;TM, SmallVectorImpl&lt; CCValAssign &gt; &amp;locs, LLVMContext &amp;c)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8cpp_source.html#l00026">HexagonCallingConvLower.cpp:26</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00024">TargetCallingConv.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_afddd442954481eea4eef7642a4727324"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#afddd442954481eea4eef7642a4727324">llvm::Hexagon_CCState::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const </div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00064">HexagonCallingConvLower.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a632a6e54d2c0551abc9c20307383a366"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a632a6e54d2c0551abc9c20307383a366">llvm::Hexagon_CCState::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00065">HexagonCallingConvLower.h:65</a></div></div>
<div class="ttc" id="Target_2PowerPC_2README_8txt_html_afc7ca55ad1da67847ecd4b99ef64dc84"><div class="ttname"><a href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a></div><div class="ttdeci">which only computes the address of bar double int Z void if you have a function since the bit double ate up the argument bytes for r4 and r5 The trick then would be to shuffle the argument order for functions we can internalize so that the maximum number of integers pointers get passed in regs before you see any of the fp arguments Instead of implementing it would actually probably be easier to just implement a PPC where we could do whatever we wanted to the CC</div><div class="ttdef"><b>Definition:</b> <a href="Target_2PowerPC_2README_8txt_source.html#l00247">Target/PowerPC/README.txt:247</a></div></div>
<div class="ttc" id="ValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00576">ValueTypes.h:576</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a2881e0085771597794407c8e3742cc26"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a2881e0085771597794407c8e3742cc26">llvm::Hexagon_CCState::AllocateReg</a></div><div class="ttdeci">unsigned AllocateReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00120">HexagonCallingConvLower.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a405f78774861a8222914710286e884ba"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a405f78774861a8222914710286e884ba">llvm::Hexagon_CCState::AllocateReg</a></div><div class="ttdeci">unsigned AllocateReg(const unsigned *Regs, unsigned NumRegs)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00137">HexagonCallingConvLower.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a609e516af49608ff3ebf7dadf7f62231"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a609e516af49608ff3ebf7dadf7f62231">llvm::Hexagon_CCState::getNextStackOffset</a></div><div class="ttdeci">unsigned getNextStackOffset() const </div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00069">HexagonCallingConvLower.h:69</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; uint32_t, 16 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html"><div class="ttname"><a href="classllvm_1_1CCValAssign.html">llvm::CCValAssign</a></div><div class="ttdoc">CCValAssign - Represent assignment of one arg/retval to a location. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00031">CallingConvLower.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a5f292a552c75a3f75d8decfba39edb32"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a5f292a552c75a3f75d8decfba39edb32">llvm::Hexagon_CCState::getFirstUnallocated</a></div><div class="ttdeci">unsigned getFirstUnallocated(const unsigned *Regs, unsigned NumRegs) const </div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00110">HexagonCallingConvLower.h:110</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_ae3e84a62e4ae19e7766bde30ee72c040"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#ae3e84a62e4ae19e7766bde30ee72c040">c</a></div><div class="ttdeci">the resulting code requires compare and branches when and if the revised code is with conditional branches instead of More there is a byte word extend before each where there should be only and the condition codes are not remembered when the same two values are compared twice More LSR enhancements i8 and i32 load store addressing modes are identical int int c</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00396">Target/ARM/README.txt:396</a></div></div>
<div class="ttc" id="namespacellvm_html_af36d7e69ab16b64b2e3a48c83aa9f0f6"><div class="ttname"><a href="namespacellvm.html#af36d7e69ab16b64b2e3a48c83aa9f0f6">llvm::MinAlign</a></div><div class="ttdeci">uint64_t MinAlign(uint64_t A, uint64_t B)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00535">MathExtras.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_ad2c86c74b5e21fc2c395fb2d65ddcf53"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#ad2c86c74b5e21fc2c395fb2d65ddcf53">llvm::Hexagon_CCState::AnalyzeCallOperands</a></div><div class="ttdeci">void AnalyzeCallOperands(const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, Hexagon_CCAssignFn Fn, int NonVarArgsParams, unsigned SretValueSize)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8cpp_source.html#l00131">HexagonCallingConvLower.cpp:131</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_ad32c0a13d30db322a104bdb88d1c0ae1"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#ad32c0a13d30db322a104bdb88d1c0ae1">llvm::Hexagon_CCState::AllocateReg</a></div><div class="ttdeci">unsigned AllocateReg(const unsigned *Regs, const unsigned *ShadowRegs, unsigned NumRegs)</div><div class="ttdoc">Version of AllocateReg with list of registers to be shadowed. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00149">HexagonCallingConvLower.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_ab05bcfbc45625324420f5d88876e3ad7"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#ab05bcfbc45625324420f5d88876e3ad7">llvm::Hexagon_CCState::isVarArg</a></div><div class="ttdeci">bool isVarArg() const </div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00067">HexagonCallingConvLower.h:67</a></div></div>
<div class="ttc" id="ARMSubtarget_8cpp_html_a4bd80d4e433d9f72af26b364036900dc"><div class="ttname"><a href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a></div><div class="ttdeci">static cl::opt&lt; AlignMode &gt; Align(cl::desc(&quot;Load/store alignment support&quot;), cl::Hidden, cl::init(DefaultAlign), cl::values(clEnumValN(DefaultAlign,&quot;arm-default-align&quot;,&quot;Generate unaligned accesses only on hardware/OS &quot;&quot;combinations that are known to support them&quot;), clEnumValN(StrictAlign,&quot;arm-strict-align&quot;,&quot;Disallow all unaligned memory accesses&quot;), clEnumValN(NoStrictAlign,&quot;arm-no-strict-align&quot;,&quot;Allow unaligned memory accesses&quot;), clEnumValEnd))</div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a9d10218d2414ffe62599cc6a5a365e41"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a9d10218d2414ffe62599cc6a5a365e41">llvm::Hexagon_CCState::getCallingConv</a></div><div class="ttdeci">unsigned getCallingConv() const </div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00066">HexagonCallingConvLower.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_a3864d052eeea8896ad645bdd2f811aac"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#a3864d052eeea8896ad645bdd2f811aac">llvm::Hexagon_CCState::AllocateReg</a></div><div class="ttdeci">unsigned AllocateReg(unsigned Reg, unsigned ShadowReg)</div><div class="ttdoc">Version of AllocateReg with extra register to be shadowed. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00127">HexagonCallingConvLower.h:127</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1Hexagon__CCState_html_ae91a1059cbc2d55dbc520ccdde8e1c19"><div class="ttname"><a href="classllvm_1_1Hexagon__CCState.html#ae91a1059cbc2d55dbc520ccdde8e1c19">llvm::Hexagon_CCState::isAllocated</a></div><div class="ttdeci">bool isAllocated(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="HexagonCallingConvLower_8h_source.html#l00073">HexagonCallingConvLower.h:73</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:58:47 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
