|lab06
clk_27 => clk_div:DIVCLOCK.clk_in
sw17 => clock.IN1
sw[0] => memory_ram:DADOS.address_a[0]
sw[1] => memory_ram:DADOS.address_a[1]
sw[2] => memory_ram:DADOS.address_a[2]
sw[3] => memory_ram:DADOS.address_a[3]
sw[4] => memory_ram:DADOS.address_a[4]
sw[5] => memory_ram:DADOS.address_a[5]
sw[6] => memory_ram:DADOS.address_a[6]
sw[7] => memory_ram:DADOS.address_a[7]
ram_out_exibir[0] <= memory_ram:DADOS.q_b[0]
ram_out_exibir[1] <= memory_ram:DADOS.q_b[1]
ram_out_exibir[2] <= memory_ram:DADOS.q_b[2]
ram_out_exibir[3] <= memory_ram:DADOS.q_b[3]
ram_out_exibir[4] <= memory_ram:DADOS.q_b[4]
ram_out_exibir[5] <= memory_ram:DADOS.q_b[5]
ram_out_exibir[6] <= memory_ram:DADOS.q_b[6]
ram_out_exibir[7] <= memory_ram:DADOS.q_b[7]
ram_out_exibir[8] <= memory_ram:DADOS.q_b[8]
ram_out_exibir[9] <= memory_ram:DADOS.q_b[9]
ram_out_exibir[10] <= memory_ram:DADOS.q_b[10]
ram_out_exibir[11] <= memory_ram:DADOS.q_b[11]
ram_out_exibir[12] <= memory_ram:DADOS.q_b[12]
ram_out_exibir[13] <= memory_ram:DADOS.q_b[13]
ram_out_exibir[14] <= memory_ram:DADOS.q_b[14]
ram_out_exibir[15] <= memory_ram:DADOS.q_b[15]
out_display_ex[0] <= memory_ram:DADOS.q_a[0]
out_display_ex[1] <= memory_ram:DADOS.q_a[1]
out_display_ex[2] <= memory_ram:DADOS.q_a[2]
out_display_ex[3] <= memory_ram:DADOS.q_a[3]
out_display_ex[4] <= memory_ram:DADOS.q_a[4]
out_display_ex[5] <= memory_ram:DADOS.q_a[5]
out_display_ex[6] <= memory_ram:DADOS.q_a[6]
out_display_ex[7] <= memory_ram:DADOS.q_a[7]
out_display_ex[8] <= memory_ram:DADOS.q_a[8]
out_display_ex[9] <= memory_ram:DADOS.q_a[9]
out_display_ex[10] <= memory_ram:DADOS.q_a[10]
out_display_ex[11] <= memory_ram:DADOS.q_a[11]
out_display_ex[12] <= memory_ram:DADOS.q_a[12]
out_display_ex[13] <= memory_ram:DADOS.q_a[13]
out_display_ex[14] <= memory_ram:DADOS.q_a[14]
out_display_ex[15] <= memory_ram:DADOS.q_a[15]
opcode_ex[0] <= control_unit:CONTROLLER00.opcode_ex[0]
opcode_ex[1] <= control_unit:CONTROLLER00.opcode_ex[1]
opcode_ex[2] <= control_unit:CONTROLLER00.opcode_ex[2]
opcode_ex[3] <= control_unit:CONTROLLER00.opcode_ex[3]
ir_ex[0] <= control_unit:CONTROLLER00.ir_out_ex[0]
ir_ex[1] <= control_unit:CONTROLLER00.ir_out_ex[1]
ir_ex[2] <= control_unit:CONTROLLER00.ir_out_ex[2]
ir_ex[3] <= control_unit:CONTROLLER00.ir_out_ex[3]
ir_ex[4] <= control_unit:CONTROLLER00.ir_out_ex[4]
ir_ex[5] <= control_unit:CONTROLLER00.ir_out_ex[5]
ir_ex[6] <= control_unit:CONTROLLER00.ir_out_ex[6]
ir_ex[7] <= control_unit:CONTROLLER00.ir_out_ex[7]
ir_ex[8] <= control_unit:CONTROLLER00.ir_out_ex[8]
ir_ex[9] <= control_unit:CONTROLLER00.ir_out_ex[9]
ir_ex[10] <= control_unit:CONTROLLER00.ir_out_ex[10]
ir_ex[11] <= control_unit:CONTROLLER00.ir_out_ex[11]
ir_ex[12] <= control_unit:CONTROLLER00.ir_out_ex[12]
ir_ex[13] <= control_unit:CONTROLLER00.ir_out_ex[13]
ir_ex[14] <= control_unit:CONTROLLER00.ir_out_ex[14]
ir_ex[15] <= control_unit:CONTROLLER00.ir_out_ex[15]
pc_out_ex[0] <= control_unit:CONTROLLER00.pc_out_ex[0]
pc_out_ex[1] <= control_unit:CONTROLLER00.pc_out_ex[1]
pc_out_ex[2] <= control_unit:CONTROLLER00.pc_out_ex[2]
pc_out_ex[3] <= control_unit:CONTROLLER00.pc_out_ex[3]
pc_out_ex[4] <= control_unit:CONTROLLER00.pc_out_ex[4]
pc_out_ex[5] <= control_unit:CONTROLLER00.pc_out_ex[5]
pc_out_ex[6] <= control_unit:CONTROLLER00.pc_out_ex[6]
pc_out_ex[7] <= control_unit:CONTROLLER00.pc_out_ex[7]
ledg0 <= clock.DB_MAX_OUTPUT_PORT_TYPE
hex0[0] <= display:HEX000.outt[0]
hex0[1] <= display:HEX000.outt[1]
hex0[2] <= display:HEX000.outt[2]
hex0[3] <= display:HEX000.outt[3]
hex0[4] <= display:HEX000.outt[4]
hex0[5] <= display:HEX000.outt[5]
hex0[6] <= display:HEX000.outt[6]
hex1[0] <= display:HEX001.outt[0]
hex1[1] <= display:HEX001.outt[1]
hex1[2] <= display:HEX001.outt[2]
hex1[3] <= display:HEX001.outt[3]
hex1[4] <= display:HEX001.outt[4]
hex1[5] <= display:HEX001.outt[5]
hex1[6] <= display:HEX001.outt[6]
hex2[0] <= display:HEX002.outt[0]
hex2[1] <= display:HEX002.outt[1]
hex2[2] <= display:HEX002.outt[2]
hex2[3] <= display:HEX002.outt[3]
hex2[4] <= display:HEX002.outt[4]
hex2[5] <= display:HEX002.outt[5]
hex2[6] <= display:HEX002.outt[6]
hex3[0] <= display:HEX003.outt[0]
hex3[1] <= display:HEX003.outt[1]
hex3[2] <= display:HEX003.outt[2]
hex3[3] <= display:HEX003.outt[3]
hex3[4] <= display:HEX003.outt[4]
hex3[5] <= display:HEX003.outt[5]
hex3[6] <= display:HEX003.outt[6]
hex4[0] <= display:HEX004.outt[0]
hex4[1] <= display:HEX004.outt[1]
hex4[2] <= display:HEX004.outt[2]
hex4[3] <= display:HEX004.outt[3]
hex4[4] <= display:HEX004.outt[4]
hex4[5] <= display:HEX004.outt[5]
hex4[6] <= display:HEX004.outt[6]


|lab06|clk_div:DIVCLOCK
clk_in => ax.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_in => cnt[2].CLK
clk_in => cnt[3].CLK
clk_in => cnt[4].CLK
clk_in => cnt[5].CLK
clk_in => cnt[6].CLK
clk_in => cnt[7].CLK
clk_in => cnt[8].CLK
clk_in => cnt[9].CLK
clk_in => cnt[10].CLK
clk_in => cnt[11].CLK
clk_in => cnt[12].CLK
clk_in => cnt[13].CLK
clk_in => cnt[14].CLK
clk_in => cnt[15].CLK
clk_in => cnt[16].CLK
clk_in => cnt[17].CLK
clk_in => cnt[18].CLK
clk_in => cnt[19].CLK
clk_in => cnt[20].CLK
clk_in => cnt[21].CLK
clk_in => cnt[22].CLK
clk_in => cnt[23].CLK
clk_out <= ax.DB_MAX_OUTPUT_PORT_TYPE


|lab06|memory_rom:INSTRUCAO
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|lab06|memory_rom:INSTRUCAO|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0a81:auto_generated.address_a[0]
address_a[1] => altsyncram_0a81:auto_generated.address_a[1]
address_a[2] => altsyncram_0a81:auto_generated.address_a[2]
address_a[3] => altsyncram_0a81:auto_generated.address_a[3]
address_a[4] => altsyncram_0a81:auto_generated.address_a[4]
address_a[5] => altsyncram_0a81:auto_generated.address_a[5]
address_a[6] => altsyncram_0a81:auto_generated.address_a[6]
address_a[7] => altsyncram_0a81:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0a81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0a81:auto_generated.q_a[0]
q_a[1] <= altsyncram_0a81:auto_generated.q_a[1]
q_a[2] <= altsyncram_0a81:auto_generated.q_a[2]
q_a[3] <= altsyncram_0a81:auto_generated.q_a[3]
q_a[4] <= altsyncram_0a81:auto_generated.q_a[4]
q_a[5] <= altsyncram_0a81:auto_generated.q_a[5]
q_a[6] <= altsyncram_0a81:auto_generated.q_a[6]
q_a[7] <= altsyncram_0a81:auto_generated.q_a[7]
q_a[8] <= altsyncram_0a81:auto_generated.q_a[8]
q_a[9] <= altsyncram_0a81:auto_generated.q_a[9]
q_a[10] <= altsyncram_0a81:auto_generated.q_a[10]
q_a[11] <= altsyncram_0a81:auto_generated.q_a[11]
q_a[12] <= altsyncram_0a81:auto_generated.q_a[12]
q_a[13] <= altsyncram_0a81:auto_generated.q_a[13]
q_a[14] <= altsyncram_0a81:auto_generated.q_a[14]
q_a[15] <= altsyncram_0a81:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab06|memory_rom:INSTRUCAO|altsyncram:altsyncram_component|altsyncram_0a81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|lab06|control_unit:CONTROLLER00
clock => clk_pcir:CLOCKpcIR.clk_in
clock => instruction_register:IR0.clock
clear => instruction_register:IR0.clear
rom_out[0] => instruction_register:IR0.data_in[0]
rom_out[1] => instruction_register:IR0.data_in[1]
rom_out[2] => instruction_register:IR0.data_in[2]
rom_out[3] => instruction_register:IR0.data_in[3]
rom_out[4] => instruction_register:IR0.data_in[4]
rom_out[5] => instruction_register:IR0.data_in[5]
rom_out[6] => instruction_register:IR0.data_in[6]
rom_out[7] => instruction_register:IR0.data_in[7]
rom_out[8] => instruction_register:IR0.data_in[8]
rom_out[9] => instruction_register:IR0.data_in[9]
rom_out[10] => instruction_register:IR0.data_in[10]
rom_out[11] => instruction_register:IR0.data_in[11]
rom_out[12] => instruction_register:IR0.data_in[12]
rom_out[13] => instruction_register:IR0.data_in[13]
rom_out[14] => instruction_register:IR0.data_in[14]
rom_out[15] => instruction_register:IR0.data_in[15]
rom_addr[0] <= program_counter:PC0.addr[0]
rom_addr[1] <= program_counter:PC0.addr[1]
rom_addr[2] <= program_counter:PC0.addr[2]
rom_addr[3] <= program_counter:PC0.addr[3]
rom_addr[4] <= program_counter:PC0.addr[4]
rom_addr[5] <= program_counter:PC0.addr[5]
rom_addr[6] <= program_counter:PC0.addr[6]
rom_addr[7] <= program_counter:PC0.addr[7]
D_addr[0] <= instruction_register:IR0.data_out[0]
D_addr[1] <= instruction_register:IR0.data_out[1]
D_addr[2] <= instruction_register:IR0.data_out[2]
D_addr[3] <= instruction_register:IR0.data_out[3]
D_addr[4] <= instruction_register:IR0.data_out[4]
D_addr[5] <= instruction_register:IR0.data_out[5]
D_addr[6] <= instruction_register:IR0.data_out[6]
D_addr[7] <= instruction_register:IR0.data_out[7]
opcode_ex[0] <= instruction_register:IR0.data_out[12]
opcode_ex[1] <= instruction_register:IR0.data_out[13]
opcode_ex[2] <= instruction_register:IR0.data_out[14]
opcode_ex[3] <= instruction_register:IR0.data_out[15]
pc_out_ex[0] <= program_counter:PC0.addr[0]
pc_out_ex[1] <= program_counter:PC0.addr[1]
pc_out_ex[2] <= program_counter:PC0.addr[2]
pc_out_ex[3] <= program_counter:PC0.addr[3]
pc_out_ex[4] <= program_counter:PC0.addr[4]
pc_out_ex[5] <= program_counter:PC0.addr[5]
pc_out_ex[6] <= program_counter:PC0.addr[6]
pc_out_ex[7] <= program_counter:PC0.addr[7]
ir_out_ex[0] <= instruction_register:IR0.data_out[0]
ir_out_ex[1] <= instruction_register:IR0.data_out[1]
ir_out_ex[2] <= instruction_register:IR0.data_out[2]
ir_out_ex[3] <= instruction_register:IR0.data_out[3]
ir_out_ex[4] <= instruction_register:IR0.data_out[4]
ir_out_ex[5] <= instruction_register:IR0.data_out[5]
ir_out_ex[6] <= instruction_register:IR0.data_out[6]
ir_out_ex[7] <= instruction_register:IR0.data_out[7]
ir_out_ex[8] <= instruction_register:IR0.data_out[8]
ir_out_ex[9] <= instruction_register:IR0.data_out[9]
ir_out_ex[10] <= instruction_register:IR0.data_out[10]
ir_out_ex[11] <= instruction_register:IR0.data_out[11]
ir_out_ex[12] <= instruction_register:IR0.data_out[12]
ir_out_ex[13] <= instruction_register:IR0.data_out[13]
ir_out_ex[14] <= instruction_register:IR0.data_out[14]
ir_out_ex[15] <= instruction_register:IR0.data_out[15]
D_wr <= comparador:OPCODE01.aIGUALb
RF_s <= comparador:OPCODE00.aIGUALb
RF_W_wr <= RF_W_wr.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_rd <= RF_Rp_rd.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_rd <= comparador:OPCODE02.aIGUALb
alu_s0 <= comparador:OPCODE02.aIGUALb
I_rd <= clk_pcir:CLOCKpcIR.clk_out
RF_W_addr[0] <= instruction_register:IR0.data_out[8]
RF_W_addr[1] <= instruction_register:IR0.data_out[9]
RF_W_addr[2] <= instruction_register:IR0.data_out[10]
RF_W_addr[3] <= instruction_register:IR0.data_out[11]
RF_Rp_addr[0] <= RF_Rp_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr[1] <= RF_Rp_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr[2] <= RF_Rp_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_Rp_addr[3] <= RF_Rp_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_Rq_addr[0] <= instruction_register:IR0.data_out[0]
RF_Rq_addr[1] <= instruction_register:IR0.data_out[1]
RF_Rq_addr[2] <= instruction_register:IR0.data_out[2]
RF_Rq_addr[3] <= instruction_register:IR0.data_out[3]


|lab06|control_unit:CONTROLLER00|comparador:OPCODE00
a[0] => Equal0.IN3
a[0] => LessThan0.IN4
a[0] => LessThan1.IN4
a[1] => Equal0.IN2
a[1] => LessThan0.IN3
a[1] => LessThan1.IN3
a[2] => Equal0.IN1
a[2] => LessThan0.IN2
a[2] => LessThan1.IN2
a[3] => Equal0.IN0
a[3] => LessThan0.IN1
a[3] => LessThan1.IN1
b[0] => Equal0.IN7
b[0] => LessThan0.IN8
b[0] => LessThan1.IN8
b[1] => Equal0.IN6
b[1] => LessThan0.IN7
b[1] => LessThan1.IN7
b[2] => Equal0.IN5
b[2] => LessThan0.IN6
b[2] => LessThan1.IN6
b[3] => Equal0.IN4
b[3] => LessThan0.IN5
b[3] => LessThan1.IN5
aMENORb <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
aMAIORb <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
aIGUALb <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|comparador:OPCODE01
a[0] => Equal0.IN3
a[0] => LessThan0.IN4
a[0] => LessThan1.IN4
a[1] => Equal0.IN2
a[1] => LessThan0.IN3
a[1] => LessThan1.IN3
a[2] => Equal0.IN1
a[2] => LessThan0.IN2
a[2] => LessThan1.IN2
a[3] => Equal0.IN0
a[3] => LessThan0.IN1
a[3] => LessThan1.IN1
b[0] => Equal0.IN7
b[0] => LessThan0.IN8
b[0] => LessThan1.IN8
b[1] => Equal0.IN6
b[1] => LessThan0.IN7
b[1] => LessThan1.IN7
b[2] => Equal0.IN5
b[2] => LessThan0.IN6
b[2] => LessThan1.IN6
b[3] => Equal0.IN4
b[3] => LessThan0.IN5
b[3] => LessThan1.IN5
aMENORb <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
aMAIORb <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
aIGUALb <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|comparador:OPCODE02
a[0] => Equal0.IN3
a[0] => LessThan0.IN4
a[0] => LessThan1.IN4
a[1] => Equal0.IN2
a[1] => LessThan0.IN3
a[1] => LessThan1.IN3
a[2] => Equal0.IN1
a[2] => LessThan0.IN2
a[2] => LessThan1.IN2
a[3] => Equal0.IN0
a[3] => LessThan0.IN1
a[3] => LessThan1.IN1
b[0] => Equal0.IN7
b[0] => LessThan0.IN8
b[0] => LessThan1.IN8
b[1] => Equal0.IN6
b[1] => LessThan0.IN7
b[1] => LessThan1.IN7
b[2] => Equal0.IN5
b[2] => LessThan0.IN6
b[2] => LessThan1.IN6
b[3] => Equal0.IN4
b[3] => LessThan0.IN5
b[3] => LessThan1.IN5
aMENORb <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
aMAIORb <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
aIGUALb <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|clk_pcir:CLOCKpcIR
clk_in => ax.CLK
clk_in => cnt[0].CLK
clk_in => cnt[1].CLK
clk_out <= ax.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0
data_in[0] => registrador16Bits:REGir.D[0]
data_in[1] => registrador16Bits:REGir.D[1]
data_in[2] => registrador16Bits:REGir.D[2]
data_in[3] => registrador16Bits:REGir.D[3]
data_in[4] => registrador16Bits:REGir.D[4]
data_in[5] => registrador16Bits:REGir.D[5]
data_in[6] => registrador16Bits:REGir.D[6]
data_in[7] => registrador16Bits:REGir.D[7]
data_in[8] => registrador16Bits:REGir.D[8]
data_in[9] => registrador16Bits:REGir.D[9]
data_in[10] => registrador16Bits:REGir.D[10]
data_in[11] => registrador16Bits:REGir.D[11]
data_in[12] => registrador16Bits:REGir.D[12]
data_in[13] => registrador16Bits:REGir.D[13]
data_in[14] => registrador16Bits:REGir.D[14]
data_in[15] => registrador16Bits:REGir.D[15]
ld => registrador16Bits:REGir.ld
clock => registrador16Bits:REGir.clock
clear => registrador16Bits:REGir.Clear
data_out[0] <= registrador16Bits:REGir.Q[0]
data_out[1] <= registrador16Bits:REGir.Q[1]
data_out[2] <= registrador16Bits:REGir.Q[2]
data_out[3] <= registrador16Bits:REGir.Q[3]
data_out[4] <= registrador16Bits:REGir.Q[4]
data_out[5] <= registrador16Bits:REGir.Q[5]
data_out[6] <= registrador16Bits:REGir.Q[6]
data_out[7] <= registrador16Bits:REGir.Q[7]
data_out[8] <= registrador16Bits:REGir.Q[8]
data_out[9] <= registrador16Bits:REGir.Q[9]
data_out[10] <= registrador16Bits:REGir.Q[10]
data_out[11] <= registrador16Bits:REGir.Q[11]
data_out[12] <= registrador16Bits:REGir.Q[12]
data_out[13] <= registrador16Bits:REGir.Q[13]
data_out[14] <= registrador16Bits:REGir.Q[14]
data_out[15] <= registrador16Bits:REGir.Q[15]


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|instruction_register:IR0|registrador16Bits:REGir|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0
PC_clr => contador8bits:CONT0.clr
PC_inc => contador8bits:CONT0.ld
PC_clk => contador8bits:CONT0.clk
addr[0] <= contador8bits:CONT0.saida[0]
addr[1] <= contador8bits:CONT0.saida[1]
addr[2] <= contador8bits:CONT0.saida[2]
addr[3] <= contador8bits:CONT0.saida[3]
addr[4] <= contador8bits:CONT0.saida[4]
addr[5] <= contador8bits:CONT0.saida[5]
addr[6] <= contador8bits:CONT0.saida[6]
addr[7] <= contador8bits:CONT0.saida[7]


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0
sobe => inc_dec[7].OUTPUTSELECT
sobe => inc_dec[6].OUTPUTSELECT
sobe => inc_dec[5].OUTPUTSELECT
sobe => inc_dec[4].OUTPUTSELECT
sobe => inc_dec[3].OUTPUTSELECT
sobe => inc_dec[2].OUTPUTSELECT
sobe => inc_dec[1].OUTPUTSELECT
sobe => inc_dec[0].OUTPUTSELECT
desce => inc_dec[7].DATAA
desce => inc_dec[6].DATAA
desce => inc_dec[5].DATAA
desce => inc_dec[4].DATAA
desce => inc_dec[3].DATAA
desce => inc_dec[2].DATAA
desce => inc_dec[1].DATAA
desce => inc_dec[0].DATAA
clk => registrador8Bits:reg.clock
ld => registrador8Bits:reg.ld
clr => registrador8Bits:reg.Clear
saida[0] <= registrador8Bits:reg.Q[0]
saida[1] <= registrador8Bits:reg.Q[1]
saida[2] <= registrador8Bits:reg.Q[2]
saida[3] <= registrador8Bits:reg.Q[3]
saida[4] <= registrador8Bits:reg.Q[4]
saida[5] <= registrador8Bits:reg.Q[5]
saida[6] <= registrador8Bits:reg.Q[6]
saida[7] <= registrador8Bits:reg.Q[7]


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador
a[0] => somadorcompleto:H1.a
a[1] => somadorcompleto:H2.a
a[2] => somadorcompleto:H3.a
a[3] => somadorcompleto:H4.a
a[4] => somadorcompleto:H5.a
a[5] => somadorcompleto:H6.a
a[6] => somadorcompleto:H7.a
a[7] => somadorcompleto:H8.a
b[0] => somadorcompleto:H1.b
b[1] => somadorcompleto:H2.b
b[2] => somadorcompleto:H3.b
b[3] => somadorcompleto:H4.b
b[4] => somadorcompleto:H5.b
b[5] => somadorcompleto:H6.b
b[6] => somadorcompleto:H7.b
b[7] => somadorcompleto:H8.b
c[0] <= somadorcompleto:H1.s
c[1] <= somadorcompleto:H2.s
c[2] <= somadorcompleto:H3.s
c[3] <= somadorcompleto:H4.s
c[4] <= somadorcompleto:H5.s
c[5] <= somadorcompleto:H6.s
c[6] <= somadorcompleto:H7.s
c[7] <= somadorcompleto:H8.s
cin => somadorcompleto:H1.cin
cout <= somadorcompleto:H8.cout


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador|somadorcompleto:H1
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador|somadorcompleto:H2
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador|somadorcompleto:H3
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador|somadorcompleto:H4
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador|somadorcompleto:H5
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador|somadorcompleto:H6
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador|somadorcompleto:H7
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|somador8bits:somador|somadorcompleto:H8
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|control_unit:CONTROLLER00|program_counter:PC0|contador8bits:CONT0|registrador8Bits:reg|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00
clock => banco_reg:BANCOREG0.clock
clock => ula:ULA000.clock
s => mux_2x1:MUXSELECT.select_bit
W_wr => banco_reg:BANCOREG0.W_wr
Rp_rd => banco_reg:BANCOREG0.Rp_rd
Rq_rd => banco_reg:BANCOREG0.Rq_rd
s0 => ula:ULA000.s0
W_addr[0] => banco_reg:BANCOREG0.W_addr[0]
W_addr[1] => banco_reg:BANCOREG0.W_addr[1]
W_addr[2] => banco_reg:BANCOREG0.W_addr[2]
W_addr[3] => banco_reg:BANCOREG0.W_addr[3]
Rp_addr[0] => banco_reg:BANCOREG0.Rp_addr[0]
Rp_addr[1] => banco_reg:BANCOREG0.Rp_addr[1]
Rp_addr[2] => banco_reg:BANCOREG0.Rp_addr[2]
Rp_addr[3] => banco_reg:BANCOREG0.Rp_addr[3]
Rq_addr[0] => banco_reg:BANCOREG0.Rq_addr[0]
Rq_addr[1] => banco_reg:BANCOREG0.Rq_addr[1]
Rq_addr[2] => banco_reg:BANCOREG0.Rq_addr[2]
Rq_addr[3] => banco_reg:BANCOREG0.Rq_addr[3]
R_data[0] => mux_2x1:MUXSELECT.in1[0]
R_data[1] => mux_2x1:MUXSELECT.in1[1]
R_data[2] => mux_2x1:MUXSELECT.in1[2]
R_data[3] => mux_2x1:MUXSELECT.in1[3]
R_data[4] => mux_2x1:MUXSELECT.in1[4]
R_data[5] => mux_2x1:MUXSELECT.in1[5]
R_data[6] => mux_2x1:MUXSELECT.in1[6]
R_data[7] => mux_2x1:MUXSELECT.in1[7]
R_data[8] => mux_2x1:MUXSELECT.in1[8]
R_data[9] => mux_2x1:MUXSELECT.in1[9]
R_data[10] => mux_2x1:MUXSELECT.in1[10]
R_data[11] => mux_2x1:MUXSELECT.in1[11]
R_data[12] => mux_2x1:MUXSELECT.in1[12]
R_data[13] => mux_2x1:MUXSELECT.in1[13]
R_data[14] => mux_2x1:MUXSELECT.in1[14]
R_data[15] => mux_2x1:MUXSELECT.in1[15]
W_data[0] <= banco_reg:BANCOREG0.Rp_data[0]
W_data[1] <= banco_reg:BANCOREG0.Rp_data[1]
W_data[2] <= banco_reg:BANCOREG0.Rp_data[2]
W_data[3] <= banco_reg:BANCOREG0.Rp_data[3]
W_data[4] <= banco_reg:BANCOREG0.Rp_data[4]
W_data[5] <= banco_reg:BANCOREG0.Rp_data[5]
W_data[6] <= banco_reg:BANCOREG0.Rp_data[6]
W_data[7] <= banco_reg:BANCOREG0.Rp_data[7]
W_data[8] <= banco_reg:BANCOREG0.Rp_data[8]
W_data[9] <= banco_reg:BANCOREG0.Rp_data[9]
W_data[10] <= banco_reg:BANCOREG0.Rp_data[10]
W_data[11] <= banco_reg:BANCOREG0.Rp_data[11]
W_data[12] <= banco_reg:BANCOREG0.Rp_data[12]
W_data[13] <= banco_reg:BANCOREG0.Rp_data[13]
W_data[14] <= banco_reg:BANCOREG0.Rp_data[14]
W_data[15] <= banco_reg:BANCOREG0.Rp_data[15]


|lab06|operational_unit:OPERATOR00|mux_2x1:MUXSELECT
in0[0] => out0.DATAB
in0[1] => out0.DATAB
in0[2] => out0.DATAB
in0[3] => out0.DATAB
in0[4] => out0.DATAB
in0[5] => out0.DATAB
in0[6] => out0.DATAB
in0[7] => out0.DATAB
in0[8] => out0.DATAB
in0[9] => out0.DATAB
in0[10] => out0.DATAB
in0[11] => out0.DATAB
in0[12] => out0.DATAB
in0[13] => out0.DATAB
in0[14] => out0.DATAB
in0[15] => out0.DATAB
in1[0] => out0.DATAA
in1[1] => out0.DATAA
in1[2] => out0.DATAA
in1[3] => out0.DATAA
in1[4] => out0.DATAA
in1[5] => out0.DATAA
in1[6] => out0.DATAA
in1[7] => out0.DATAA
in1[8] => out0.DATAA
in1[9] => out0.DATAA
in1[10] => out0.DATAA
in1[11] => out0.DATAA
in1[12] => out0.DATAA
in1[13] => out0.DATAA
in1[14] => out0.DATAA
in1[15] => out0.DATAA
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
select_bit => out0.OUTPUTSELECT
out0[0] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[1] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[2] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[3] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[4] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[5] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[6] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[7] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[8] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[9] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[10] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[11] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[12] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[13] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[14] <= out0.DB_MAX_OUTPUT_PORT_TYPE
out0[15] <= out0.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0
clock => registrador16Bits:REG000.clock
clock => registrador16Bits:REG001.clock
clock => registrador16Bits:REG002.clock
clock => registrador16Bits:REG003.clock
clock => registrador16Bits:REG004.clock
clock => registrador16Bits:REG005.clock
clock => registrador16Bits:REG006.clock
clock => registrador16Bits:REG007.clock
clock => registrador16Bits:REG008.clock
clock => registrador16Bits:REG009.clock
clock => registrador16Bits:REG010.clock
clock => registrador16Bits:REG011.clock
clock => registrador16Bits:REG012.clock
clock => registrador16Bits:REG013.clock
clock => registrador16Bits:REG014.clock
clock => registrador16Bits:REG015.clock
W_wr => decod_reg:DECODREG0.W_wr
Rp_rd => ~NO_FANOUT~
Rq_rd => ~NO_FANOUT~
W_addr[0] => decod_reg:DECODREG0.W_addr[0]
W_addr[1] => decod_reg:DECODREG0.W_addr[1]
W_addr[2] => decod_reg:DECODREG0.W_addr[2]
W_addr[3] => decod_reg:DECODREG0.W_addr[3]
Rp_addr[0] => mux16x16:MUXRP.addr[0]
Rp_addr[1] => mux16x16:MUXRP.addr[1]
Rp_addr[2] => mux16x16:MUXRP.addr[2]
Rp_addr[3] => mux16x16:MUXRP.addr[3]
Rq_addr[0] => mux16x16:MUXRQ.addr[0]
Rq_addr[1] => mux16x16:MUXRQ.addr[1]
Rq_addr[2] => mux16x16:MUXRQ.addr[2]
Rq_addr[3] => mux16x16:MUXRQ.addr[3]
W_data[0] => registrador16Bits:REG000.D[0]
W_data[0] => registrador16Bits:REG001.D[0]
W_data[0] => registrador16Bits:REG002.D[0]
W_data[0] => registrador16Bits:REG003.D[0]
W_data[0] => registrador16Bits:REG004.D[0]
W_data[0] => registrador16Bits:REG005.D[0]
W_data[0] => registrador16Bits:REG006.D[0]
W_data[0] => registrador16Bits:REG007.D[0]
W_data[0] => registrador16Bits:REG008.D[0]
W_data[0] => registrador16Bits:REG009.D[0]
W_data[0] => registrador16Bits:REG010.D[0]
W_data[0] => registrador16Bits:REG011.D[0]
W_data[0] => registrador16Bits:REG012.D[0]
W_data[0] => registrador16Bits:REG013.D[0]
W_data[0] => registrador16Bits:REG014.D[0]
W_data[0] => registrador16Bits:REG015.D[0]
W_data[1] => registrador16Bits:REG000.D[1]
W_data[1] => registrador16Bits:REG001.D[1]
W_data[1] => registrador16Bits:REG002.D[1]
W_data[1] => registrador16Bits:REG003.D[1]
W_data[1] => registrador16Bits:REG004.D[1]
W_data[1] => registrador16Bits:REG005.D[1]
W_data[1] => registrador16Bits:REG006.D[1]
W_data[1] => registrador16Bits:REG007.D[1]
W_data[1] => registrador16Bits:REG008.D[1]
W_data[1] => registrador16Bits:REG009.D[1]
W_data[1] => registrador16Bits:REG010.D[1]
W_data[1] => registrador16Bits:REG011.D[1]
W_data[1] => registrador16Bits:REG012.D[1]
W_data[1] => registrador16Bits:REG013.D[1]
W_data[1] => registrador16Bits:REG014.D[1]
W_data[1] => registrador16Bits:REG015.D[1]
W_data[2] => registrador16Bits:REG000.D[2]
W_data[2] => registrador16Bits:REG001.D[2]
W_data[2] => registrador16Bits:REG002.D[2]
W_data[2] => registrador16Bits:REG003.D[2]
W_data[2] => registrador16Bits:REG004.D[2]
W_data[2] => registrador16Bits:REG005.D[2]
W_data[2] => registrador16Bits:REG006.D[2]
W_data[2] => registrador16Bits:REG007.D[2]
W_data[2] => registrador16Bits:REG008.D[2]
W_data[2] => registrador16Bits:REG009.D[2]
W_data[2] => registrador16Bits:REG010.D[2]
W_data[2] => registrador16Bits:REG011.D[2]
W_data[2] => registrador16Bits:REG012.D[2]
W_data[2] => registrador16Bits:REG013.D[2]
W_data[2] => registrador16Bits:REG014.D[2]
W_data[2] => registrador16Bits:REG015.D[2]
W_data[3] => registrador16Bits:REG000.D[3]
W_data[3] => registrador16Bits:REG001.D[3]
W_data[3] => registrador16Bits:REG002.D[3]
W_data[3] => registrador16Bits:REG003.D[3]
W_data[3] => registrador16Bits:REG004.D[3]
W_data[3] => registrador16Bits:REG005.D[3]
W_data[3] => registrador16Bits:REG006.D[3]
W_data[3] => registrador16Bits:REG007.D[3]
W_data[3] => registrador16Bits:REG008.D[3]
W_data[3] => registrador16Bits:REG009.D[3]
W_data[3] => registrador16Bits:REG010.D[3]
W_data[3] => registrador16Bits:REG011.D[3]
W_data[3] => registrador16Bits:REG012.D[3]
W_data[3] => registrador16Bits:REG013.D[3]
W_data[3] => registrador16Bits:REG014.D[3]
W_data[3] => registrador16Bits:REG015.D[3]
W_data[4] => registrador16Bits:REG000.D[4]
W_data[4] => registrador16Bits:REG001.D[4]
W_data[4] => registrador16Bits:REG002.D[4]
W_data[4] => registrador16Bits:REG003.D[4]
W_data[4] => registrador16Bits:REG004.D[4]
W_data[4] => registrador16Bits:REG005.D[4]
W_data[4] => registrador16Bits:REG006.D[4]
W_data[4] => registrador16Bits:REG007.D[4]
W_data[4] => registrador16Bits:REG008.D[4]
W_data[4] => registrador16Bits:REG009.D[4]
W_data[4] => registrador16Bits:REG010.D[4]
W_data[4] => registrador16Bits:REG011.D[4]
W_data[4] => registrador16Bits:REG012.D[4]
W_data[4] => registrador16Bits:REG013.D[4]
W_data[4] => registrador16Bits:REG014.D[4]
W_data[4] => registrador16Bits:REG015.D[4]
W_data[5] => registrador16Bits:REG000.D[5]
W_data[5] => registrador16Bits:REG001.D[5]
W_data[5] => registrador16Bits:REG002.D[5]
W_data[5] => registrador16Bits:REG003.D[5]
W_data[5] => registrador16Bits:REG004.D[5]
W_data[5] => registrador16Bits:REG005.D[5]
W_data[5] => registrador16Bits:REG006.D[5]
W_data[5] => registrador16Bits:REG007.D[5]
W_data[5] => registrador16Bits:REG008.D[5]
W_data[5] => registrador16Bits:REG009.D[5]
W_data[5] => registrador16Bits:REG010.D[5]
W_data[5] => registrador16Bits:REG011.D[5]
W_data[5] => registrador16Bits:REG012.D[5]
W_data[5] => registrador16Bits:REG013.D[5]
W_data[5] => registrador16Bits:REG014.D[5]
W_data[5] => registrador16Bits:REG015.D[5]
W_data[6] => registrador16Bits:REG000.D[6]
W_data[6] => registrador16Bits:REG001.D[6]
W_data[6] => registrador16Bits:REG002.D[6]
W_data[6] => registrador16Bits:REG003.D[6]
W_data[6] => registrador16Bits:REG004.D[6]
W_data[6] => registrador16Bits:REG005.D[6]
W_data[6] => registrador16Bits:REG006.D[6]
W_data[6] => registrador16Bits:REG007.D[6]
W_data[6] => registrador16Bits:REG008.D[6]
W_data[6] => registrador16Bits:REG009.D[6]
W_data[6] => registrador16Bits:REG010.D[6]
W_data[6] => registrador16Bits:REG011.D[6]
W_data[6] => registrador16Bits:REG012.D[6]
W_data[6] => registrador16Bits:REG013.D[6]
W_data[6] => registrador16Bits:REG014.D[6]
W_data[6] => registrador16Bits:REG015.D[6]
W_data[7] => registrador16Bits:REG000.D[7]
W_data[7] => registrador16Bits:REG001.D[7]
W_data[7] => registrador16Bits:REG002.D[7]
W_data[7] => registrador16Bits:REG003.D[7]
W_data[7] => registrador16Bits:REG004.D[7]
W_data[7] => registrador16Bits:REG005.D[7]
W_data[7] => registrador16Bits:REG006.D[7]
W_data[7] => registrador16Bits:REG007.D[7]
W_data[7] => registrador16Bits:REG008.D[7]
W_data[7] => registrador16Bits:REG009.D[7]
W_data[7] => registrador16Bits:REG010.D[7]
W_data[7] => registrador16Bits:REG011.D[7]
W_data[7] => registrador16Bits:REG012.D[7]
W_data[7] => registrador16Bits:REG013.D[7]
W_data[7] => registrador16Bits:REG014.D[7]
W_data[7] => registrador16Bits:REG015.D[7]
W_data[8] => registrador16Bits:REG000.D[8]
W_data[8] => registrador16Bits:REG001.D[8]
W_data[8] => registrador16Bits:REG002.D[8]
W_data[8] => registrador16Bits:REG003.D[8]
W_data[8] => registrador16Bits:REG004.D[8]
W_data[8] => registrador16Bits:REG005.D[8]
W_data[8] => registrador16Bits:REG006.D[8]
W_data[8] => registrador16Bits:REG007.D[8]
W_data[8] => registrador16Bits:REG008.D[8]
W_data[8] => registrador16Bits:REG009.D[8]
W_data[8] => registrador16Bits:REG010.D[8]
W_data[8] => registrador16Bits:REG011.D[8]
W_data[8] => registrador16Bits:REG012.D[8]
W_data[8] => registrador16Bits:REG013.D[8]
W_data[8] => registrador16Bits:REG014.D[8]
W_data[8] => registrador16Bits:REG015.D[8]
W_data[9] => registrador16Bits:REG000.D[9]
W_data[9] => registrador16Bits:REG001.D[9]
W_data[9] => registrador16Bits:REG002.D[9]
W_data[9] => registrador16Bits:REG003.D[9]
W_data[9] => registrador16Bits:REG004.D[9]
W_data[9] => registrador16Bits:REG005.D[9]
W_data[9] => registrador16Bits:REG006.D[9]
W_data[9] => registrador16Bits:REG007.D[9]
W_data[9] => registrador16Bits:REG008.D[9]
W_data[9] => registrador16Bits:REG009.D[9]
W_data[9] => registrador16Bits:REG010.D[9]
W_data[9] => registrador16Bits:REG011.D[9]
W_data[9] => registrador16Bits:REG012.D[9]
W_data[9] => registrador16Bits:REG013.D[9]
W_data[9] => registrador16Bits:REG014.D[9]
W_data[9] => registrador16Bits:REG015.D[9]
W_data[10] => registrador16Bits:REG000.D[10]
W_data[10] => registrador16Bits:REG001.D[10]
W_data[10] => registrador16Bits:REG002.D[10]
W_data[10] => registrador16Bits:REG003.D[10]
W_data[10] => registrador16Bits:REG004.D[10]
W_data[10] => registrador16Bits:REG005.D[10]
W_data[10] => registrador16Bits:REG006.D[10]
W_data[10] => registrador16Bits:REG007.D[10]
W_data[10] => registrador16Bits:REG008.D[10]
W_data[10] => registrador16Bits:REG009.D[10]
W_data[10] => registrador16Bits:REG010.D[10]
W_data[10] => registrador16Bits:REG011.D[10]
W_data[10] => registrador16Bits:REG012.D[10]
W_data[10] => registrador16Bits:REG013.D[10]
W_data[10] => registrador16Bits:REG014.D[10]
W_data[10] => registrador16Bits:REG015.D[10]
W_data[11] => registrador16Bits:REG000.D[11]
W_data[11] => registrador16Bits:REG001.D[11]
W_data[11] => registrador16Bits:REG002.D[11]
W_data[11] => registrador16Bits:REG003.D[11]
W_data[11] => registrador16Bits:REG004.D[11]
W_data[11] => registrador16Bits:REG005.D[11]
W_data[11] => registrador16Bits:REG006.D[11]
W_data[11] => registrador16Bits:REG007.D[11]
W_data[11] => registrador16Bits:REG008.D[11]
W_data[11] => registrador16Bits:REG009.D[11]
W_data[11] => registrador16Bits:REG010.D[11]
W_data[11] => registrador16Bits:REG011.D[11]
W_data[11] => registrador16Bits:REG012.D[11]
W_data[11] => registrador16Bits:REG013.D[11]
W_data[11] => registrador16Bits:REG014.D[11]
W_data[11] => registrador16Bits:REG015.D[11]
W_data[12] => registrador16Bits:REG000.D[12]
W_data[12] => registrador16Bits:REG001.D[12]
W_data[12] => registrador16Bits:REG002.D[12]
W_data[12] => registrador16Bits:REG003.D[12]
W_data[12] => registrador16Bits:REG004.D[12]
W_data[12] => registrador16Bits:REG005.D[12]
W_data[12] => registrador16Bits:REG006.D[12]
W_data[12] => registrador16Bits:REG007.D[12]
W_data[12] => registrador16Bits:REG008.D[12]
W_data[12] => registrador16Bits:REG009.D[12]
W_data[12] => registrador16Bits:REG010.D[12]
W_data[12] => registrador16Bits:REG011.D[12]
W_data[12] => registrador16Bits:REG012.D[12]
W_data[12] => registrador16Bits:REG013.D[12]
W_data[12] => registrador16Bits:REG014.D[12]
W_data[12] => registrador16Bits:REG015.D[12]
W_data[13] => registrador16Bits:REG000.D[13]
W_data[13] => registrador16Bits:REG001.D[13]
W_data[13] => registrador16Bits:REG002.D[13]
W_data[13] => registrador16Bits:REG003.D[13]
W_data[13] => registrador16Bits:REG004.D[13]
W_data[13] => registrador16Bits:REG005.D[13]
W_data[13] => registrador16Bits:REG006.D[13]
W_data[13] => registrador16Bits:REG007.D[13]
W_data[13] => registrador16Bits:REG008.D[13]
W_data[13] => registrador16Bits:REG009.D[13]
W_data[13] => registrador16Bits:REG010.D[13]
W_data[13] => registrador16Bits:REG011.D[13]
W_data[13] => registrador16Bits:REG012.D[13]
W_data[13] => registrador16Bits:REG013.D[13]
W_data[13] => registrador16Bits:REG014.D[13]
W_data[13] => registrador16Bits:REG015.D[13]
W_data[14] => registrador16Bits:REG000.D[14]
W_data[14] => registrador16Bits:REG001.D[14]
W_data[14] => registrador16Bits:REG002.D[14]
W_data[14] => registrador16Bits:REG003.D[14]
W_data[14] => registrador16Bits:REG004.D[14]
W_data[14] => registrador16Bits:REG005.D[14]
W_data[14] => registrador16Bits:REG006.D[14]
W_data[14] => registrador16Bits:REG007.D[14]
W_data[14] => registrador16Bits:REG008.D[14]
W_data[14] => registrador16Bits:REG009.D[14]
W_data[14] => registrador16Bits:REG010.D[14]
W_data[14] => registrador16Bits:REG011.D[14]
W_data[14] => registrador16Bits:REG012.D[14]
W_data[14] => registrador16Bits:REG013.D[14]
W_data[14] => registrador16Bits:REG014.D[14]
W_data[14] => registrador16Bits:REG015.D[14]
W_data[15] => registrador16Bits:REG000.D[15]
W_data[15] => registrador16Bits:REG001.D[15]
W_data[15] => registrador16Bits:REG002.D[15]
W_data[15] => registrador16Bits:REG003.D[15]
W_data[15] => registrador16Bits:REG004.D[15]
W_data[15] => registrador16Bits:REG005.D[15]
W_data[15] => registrador16Bits:REG006.D[15]
W_data[15] => registrador16Bits:REG007.D[15]
W_data[15] => registrador16Bits:REG008.D[15]
W_data[15] => registrador16Bits:REG009.D[15]
W_data[15] => registrador16Bits:REG010.D[15]
W_data[15] => registrador16Bits:REG011.D[15]
W_data[15] => registrador16Bits:REG012.D[15]
W_data[15] => registrador16Bits:REG013.D[15]
W_data[15] => registrador16Bits:REG014.D[15]
W_data[15] => registrador16Bits:REG015.D[15]
Rp_data[0] <= mux16x16:MUXRP.out_mux[0]
Rp_data[1] <= mux16x16:MUXRP.out_mux[1]
Rp_data[2] <= mux16x16:MUXRP.out_mux[2]
Rp_data[3] <= mux16x16:MUXRP.out_mux[3]
Rp_data[4] <= mux16x16:MUXRP.out_mux[4]
Rp_data[5] <= mux16x16:MUXRP.out_mux[5]
Rp_data[6] <= mux16x16:MUXRP.out_mux[6]
Rp_data[7] <= mux16x16:MUXRP.out_mux[7]
Rp_data[8] <= mux16x16:MUXRP.out_mux[8]
Rp_data[9] <= mux16x16:MUXRP.out_mux[9]
Rp_data[10] <= mux16x16:MUXRP.out_mux[10]
Rp_data[11] <= mux16x16:MUXRP.out_mux[11]
Rp_data[12] <= mux16x16:MUXRP.out_mux[12]
Rp_data[13] <= mux16x16:MUXRP.out_mux[13]
Rp_data[14] <= mux16x16:MUXRP.out_mux[14]
Rp_data[15] <= mux16x16:MUXRP.out_mux[15]
Rq_data[0] <= mux16x16:MUXRQ.out_mux[0]
Rq_data[1] <= mux16x16:MUXRQ.out_mux[1]
Rq_data[2] <= mux16x16:MUXRQ.out_mux[2]
Rq_data[3] <= mux16x16:MUXRQ.out_mux[3]
Rq_data[4] <= mux16x16:MUXRQ.out_mux[4]
Rq_data[5] <= mux16x16:MUXRQ.out_mux[5]
Rq_data[6] <= mux16x16:MUXRQ.out_mux[6]
Rq_data[7] <= mux16x16:MUXRQ.out_mux[7]
Rq_data[8] <= mux16x16:MUXRQ.out_mux[8]
Rq_data[9] <= mux16x16:MUXRQ.out_mux[9]
Rq_data[10] <= mux16x16:MUXRQ.out_mux[10]
Rq_data[11] <= mux16x16:MUXRQ.out_mux[11]
Rq_data[12] <= mux16x16:MUXRQ.out_mux[12]
Rq_data[13] <= mux16x16:MUXRQ.out_mux[13]
Rq_data[14] <= mux16x16:MUXRQ.out_mux[14]
Rq_data[15] <= mux16x16:MUXRQ.out_mux[15]


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|decod_reg:DECODREG0
W_addr[0] => Equal0.IN3
W_addr[0] => Equal1.IN0
W_addr[0] => Equal2.IN3
W_addr[0] => Equal3.IN1
W_addr[0] => Equal4.IN3
W_addr[0] => Equal5.IN1
W_addr[0] => Equal6.IN3
W_addr[0] => Equal7.IN2
W_addr[0] => Equal8.IN3
W_addr[0] => Equal9.IN1
W_addr[0] => Equal10.IN3
W_addr[0] => Equal11.IN2
W_addr[0] => Equal12.IN3
W_addr[0] => Equal13.IN2
W_addr[0] => Equal14.IN3
W_addr[0] => Equal15.IN3
W_addr[1] => Equal0.IN2
W_addr[1] => Equal1.IN3
W_addr[1] => Equal2.IN0
W_addr[1] => Equal3.IN0
W_addr[1] => Equal4.IN2
W_addr[1] => Equal5.IN3
W_addr[1] => Equal6.IN1
W_addr[1] => Equal7.IN1
W_addr[1] => Equal8.IN2
W_addr[1] => Equal9.IN3
W_addr[1] => Equal10.IN1
W_addr[1] => Equal11.IN1
W_addr[1] => Equal12.IN2
W_addr[1] => Equal13.IN3
W_addr[1] => Equal14.IN2
W_addr[1] => Equal15.IN2
W_addr[2] => Equal0.IN1
W_addr[2] => Equal1.IN2
W_addr[2] => Equal2.IN2
W_addr[2] => Equal3.IN3
W_addr[2] => Equal4.IN0
W_addr[2] => Equal5.IN0
W_addr[2] => Equal6.IN0
W_addr[2] => Equal7.IN0
W_addr[2] => Equal8.IN1
W_addr[2] => Equal9.IN2
W_addr[2] => Equal10.IN2
W_addr[2] => Equal11.IN3
W_addr[2] => Equal12.IN1
W_addr[2] => Equal13.IN1
W_addr[2] => Equal14.IN1
W_addr[2] => Equal15.IN1
W_addr[3] => Equal0.IN0
W_addr[3] => Equal1.IN1
W_addr[3] => Equal2.IN1
W_addr[3] => Equal3.IN2
W_addr[3] => Equal4.IN1
W_addr[3] => Equal5.IN2
W_addr[3] => Equal6.IN2
W_addr[3] => Equal7.IN3
W_addr[3] => Equal8.IN0
W_addr[3] => Equal9.IN0
W_addr[3] => Equal10.IN0
W_addr[3] => Equal11.IN0
W_addr[3] => Equal12.IN0
W_addr[3] => Equal13.IN0
W_addr[3] => Equal14.IN0
W_addr[3] => Equal15.IN0
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod.IN1
W_wr => W_decod[0].OUTPUTSELECT
W_wr => W_decod[1].OUTPUTSELECT
W_wr => W_decod[2].OUTPUTSELECT
W_wr => W_decod[3].OUTPUTSELECT
W_wr => W_decod[4].OUTPUTSELECT
W_wr => W_decod[5].OUTPUTSELECT
W_wr => W_decod[6].OUTPUTSELECT
W_wr => W_decod[7].OUTPUTSELECT
W_wr => W_decod[8].OUTPUTSELECT
W_wr => W_decod[9].OUTPUTSELECT
W_wr => W_decod[10].OUTPUTSELECT
W_wr => W_decod[11].OUTPUTSELECT
W_wr => W_decod[12].OUTPUTSELECT
W_wr => W_decod[13].OUTPUTSELECT
W_wr => W_decod[14].OUTPUTSELECT
W_wr => W_decod[15].IN1
W_wr => W_decod[15].OUTPUTSELECT
W_decod[0] <= W_decod[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[1] <= W_decod[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[2] <= W_decod[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[3] <= W_decod[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[4] <= W_decod[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[5] <= W_decod[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[6] <= W_decod[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[7] <= W_decod[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[8] <= W_decod[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[9] <= W_decod[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[10] <= W_decod[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[11] <= W_decod[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[12] <= W_decod[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[13] <= W_decod[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[14] <= W_decod[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
W_decod[15] <= W_decod[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG000|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG001|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG002|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG003|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG004|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG005|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG006|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG007|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG008|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG009|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG010|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG011|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG012|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG013|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG014|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|registrador16Bits:REG015|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRP
a[0] => out_mux[0].DATAB
a[1] => out_mux[1].DATAB
a[2] => out_mux[2].DATAB
a[3] => out_mux[3].DATAB
a[4] => out_mux[4].DATAB
a[5] => out_mux[5].DATAB
a[6] => out_mux[6].DATAB
a[7] => out_mux[7].DATAB
a[8] => out_mux[8].DATAB
a[9] => out_mux[9].DATAB
a[10] => out_mux[10].DATAB
a[11] => out_mux[11].DATAB
a[12] => out_mux[12].DATAB
a[13] => out_mux[13].DATAB
a[14] => out_mux[14].DATAB
a[15] => out_mux[15].DATAB
b[0] => out_mux[0].DATAB
b[1] => out_mux[1].DATAB
b[2] => out_mux[2].DATAB
b[3] => out_mux[3].DATAB
b[4] => out_mux[4].DATAB
b[5] => out_mux[5].DATAB
b[6] => out_mux[6].DATAB
b[7] => out_mux[7].DATAB
b[8] => out_mux[8].DATAB
b[9] => out_mux[9].DATAB
b[10] => out_mux[10].DATAB
b[11] => out_mux[11].DATAB
b[12] => out_mux[12].DATAB
b[13] => out_mux[13].DATAB
b[14] => out_mux[14].DATAB
b[15] => out_mux[15].DATAB
c[0] => out_mux[0].DATAB
c[1] => out_mux[1].DATAB
c[2] => out_mux[2].DATAB
c[3] => out_mux[3].DATAB
c[4] => out_mux[4].DATAB
c[5] => out_mux[5].DATAB
c[6] => out_mux[6].DATAB
c[7] => out_mux[7].DATAB
c[8] => out_mux[8].DATAB
c[9] => out_mux[9].DATAB
c[10] => out_mux[10].DATAB
c[11] => out_mux[11].DATAB
c[12] => out_mux[12].DATAB
c[13] => out_mux[13].DATAB
c[14] => out_mux[14].DATAB
c[15] => out_mux[15].DATAB
d[0] => out_mux[0].DATAB
d[1] => out_mux[1].DATAB
d[2] => out_mux[2].DATAB
d[3] => out_mux[3].DATAB
d[4] => out_mux[4].DATAB
d[5] => out_mux[5].DATAB
d[6] => out_mux[6].DATAB
d[7] => out_mux[7].DATAB
d[8] => out_mux[8].DATAB
d[9] => out_mux[9].DATAB
d[10] => out_mux[10].DATAB
d[11] => out_mux[11].DATAB
d[12] => out_mux[12].DATAB
d[13] => out_mux[13].DATAB
d[14] => out_mux[14].DATAB
d[15] => out_mux[15].DATAB
e[0] => out_mux[0].DATAB
e[1] => out_mux[1].DATAB
e[2] => out_mux[2].DATAB
e[3] => out_mux[3].DATAB
e[4] => out_mux[4].DATAB
e[5] => out_mux[5].DATAB
e[6] => out_mux[6].DATAB
e[7] => out_mux[7].DATAB
e[8] => out_mux[8].DATAB
e[9] => out_mux[9].DATAB
e[10] => out_mux[10].DATAB
e[11] => out_mux[11].DATAB
e[12] => out_mux[12].DATAB
e[13] => out_mux[13].DATAB
e[14] => out_mux[14].DATAB
e[15] => out_mux[15].DATAB
f[0] => out_mux[0].DATAB
f[1] => out_mux[1].DATAB
f[2] => out_mux[2].DATAB
f[3] => out_mux[3].DATAB
f[4] => out_mux[4].DATAB
f[5] => out_mux[5].DATAB
f[6] => out_mux[6].DATAB
f[7] => out_mux[7].DATAB
f[8] => out_mux[8].DATAB
f[9] => out_mux[9].DATAB
f[10] => out_mux[10].DATAB
f[11] => out_mux[11].DATAB
f[12] => out_mux[12].DATAB
f[13] => out_mux[13].DATAB
f[14] => out_mux[14].DATAB
f[15] => out_mux[15].DATAB
g[0] => out_mux[0].DATAB
g[1] => out_mux[1].DATAB
g[2] => out_mux[2].DATAB
g[3] => out_mux[3].DATAB
g[4] => out_mux[4].DATAB
g[5] => out_mux[5].DATAB
g[6] => out_mux[6].DATAB
g[7] => out_mux[7].DATAB
g[8] => out_mux[8].DATAB
g[9] => out_mux[9].DATAB
g[10] => out_mux[10].DATAB
g[11] => out_mux[11].DATAB
g[12] => out_mux[12].DATAB
g[13] => out_mux[13].DATAB
g[14] => out_mux[14].DATAB
g[15] => out_mux[15].DATAB
h[0] => out_mux[0].DATAB
h[1] => out_mux[1].DATAB
h[2] => out_mux[2].DATAB
h[3] => out_mux[3].DATAB
h[4] => out_mux[4].DATAB
h[5] => out_mux[5].DATAB
h[6] => out_mux[6].DATAB
h[7] => out_mux[7].DATAB
h[8] => out_mux[8].DATAB
h[9] => out_mux[9].DATAB
h[10] => out_mux[10].DATAB
h[11] => out_mux[11].DATAB
h[12] => out_mux[12].DATAB
h[13] => out_mux[13].DATAB
h[14] => out_mux[14].DATAB
h[15] => out_mux[15].DATAB
i[0] => out_mux[0].DATAB
i[1] => out_mux[1].DATAB
i[2] => out_mux[2].DATAB
i[3] => out_mux[3].DATAB
i[4] => out_mux[4].DATAB
i[5] => out_mux[5].DATAB
i[6] => out_mux[6].DATAB
i[7] => out_mux[7].DATAB
i[8] => out_mux[8].DATAB
i[9] => out_mux[9].DATAB
i[10] => out_mux[10].DATAB
i[11] => out_mux[11].DATAB
i[12] => out_mux[12].DATAB
i[13] => out_mux[13].DATAB
i[14] => out_mux[14].DATAB
i[15] => out_mux[15].DATAB
j[0] => out_mux[0].DATAB
j[1] => out_mux[1].DATAB
j[2] => out_mux[2].DATAB
j[3] => out_mux[3].DATAB
j[4] => out_mux[4].DATAB
j[5] => out_mux[5].DATAB
j[6] => out_mux[6].DATAB
j[7] => out_mux[7].DATAB
j[8] => out_mux[8].DATAB
j[9] => out_mux[9].DATAB
j[10] => out_mux[10].DATAB
j[11] => out_mux[11].DATAB
j[12] => out_mux[12].DATAB
j[13] => out_mux[13].DATAB
j[14] => out_mux[14].DATAB
j[15] => out_mux[15].DATAB
k[0] => out_mux[0].DATAB
k[1] => out_mux[1].DATAB
k[2] => out_mux[2].DATAB
k[3] => out_mux[3].DATAB
k[4] => out_mux[4].DATAB
k[5] => out_mux[5].DATAB
k[6] => out_mux[6].DATAB
k[7] => out_mux[7].DATAB
k[8] => out_mux[8].DATAB
k[9] => out_mux[9].DATAB
k[10] => out_mux[10].DATAB
k[11] => out_mux[11].DATAB
k[12] => out_mux[12].DATAB
k[13] => out_mux[13].DATAB
k[14] => out_mux[14].DATAB
k[15] => out_mux[15].DATAB
l[0] => out_mux[0].DATAB
l[1] => out_mux[1].DATAB
l[2] => out_mux[2].DATAB
l[3] => out_mux[3].DATAB
l[4] => out_mux[4].DATAB
l[5] => out_mux[5].DATAB
l[6] => out_mux[6].DATAB
l[7] => out_mux[7].DATAB
l[8] => out_mux[8].DATAB
l[9] => out_mux[9].DATAB
l[10] => out_mux[10].DATAB
l[11] => out_mux[11].DATAB
l[12] => out_mux[12].DATAB
l[13] => out_mux[13].DATAB
l[14] => out_mux[14].DATAB
l[15] => out_mux[15].DATAB
m[0] => out_mux[0].DATAB
m[1] => out_mux[1].DATAB
m[2] => out_mux[2].DATAB
m[3] => out_mux[3].DATAB
m[4] => out_mux[4].DATAB
m[5] => out_mux[5].DATAB
m[6] => out_mux[6].DATAB
m[7] => out_mux[7].DATAB
m[8] => out_mux[8].DATAB
m[9] => out_mux[9].DATAB
m[10] => out_mux[10].DATAB
m[11] => out_mux[11].DATAB
m[12] => out_mux[12].DATAB
m[13] => out_mux[13].DATAB
m[14] => out_mux[14].DATAB
m[15] => out_mux[15].DATAB
n[0] => out_mux[0].DATAB
n[1] => out_mux[1].DATAB
n[2] => out_mux[2].DATAB
n[3] => out_mux[3].DATAB
n[4] => out_mux[4].DATAB
n[5] => out_mux[5].DATAB
n[6] => out_mux[6].DATAB
n[7] => out_mux[7].DATAB
n[8] => out_mux[8].DATAB
n[9] => out_mux[9].DATAB
n[10] => out_mux[10].DATAB
n[11] => out_mux[11].DATAB
n[12] => out_mux[12].DATAB
n[13] => out_mux[13].DATAB
n[14] => out_mux[14].DATAB
n[15] => out_mux[15].DATAB
o[0] => out_mux[0].DATAB
o[1] => out_mux[1].DATAB
o[2] => out_mux[2].DATAB
o[3] => out_mux[3].DATAB
o[4] => out_mux[4].DATAB
o[5] => out_mux[5].DATAB
o[6] => out_mux[6].DATAB
o[7] => out_mux[7].DATAB
o[8] => out_mux[8].DATAB
o[9] => out_mux[9].DATAB
o[10] => out_mux[10].DATAB
o[11] => out_mux[11].DATAB
o[12] => out_mux[12].DATAB
o[13] => out_mux[13].DATAB
o[14] => out_mux[14].DATAB
o[15] => out_mux[15].DATAB
p[0] => out_mux[0].DATAA
p[1] => out_mux[1].DATAA
p[2] => out_mux[2].DATAA
p[3] => out_mux[3].DATAA
p[4] => out_mux[4].DATAA
p[5] => out_mux[5].DATAA
p[6] => out_mux[6].DATAA
p[7] => out_mux[7].DATAA
p[8] => out_mux[8].DATAA
p[9] => out_mux[9].DATAA
p[10] => out_mux[10].DATAA
p[11] => out_mux[11].DATAA
p[12] => out_mux[12].DATAA
p[13] => out_mux[13].DATAA
p[14] => out_mux[14].DATAA
p[15] => out_mux[15].DATAA
addr[0] => Equal0.IN3
addr[0] => Equal1.IN0
addr[0] => Equal2.IN3
addr[0] => Equal3.IN1
addr[0] => Equal4.IN3
addr[0] => Equal5.IN1
addr[0] => Equal6.IN3
addr[0] => Equal7.IN2
addr[0] => Equal8.IN3
addr[0] => Equal9.IN1
addr[0] => Equal10.IN3
addr[0] => Equal11.IN2
addr[0] => Equal12.IN3
addr[0] => Equal13.IN2
addr[0] => Equal14.IN3
addr[0] => Equal15.IN3
addr[1] => Equal0.IN2
addr[1] => Equal1.IN3
addr[1] => Equal2.IN0
addr[1] => Equal3.IN0
addr[1] => Equal4.IN2
addr[1] => Equal5.IN3
addr[1] => Equal6.IN1
addr[1] => Equal7.IN1
addr[1] => Equal8.IN2
addr[1] => Equal9.IN3
addr[1] => Equal10.IN1
addr[1] => Equal11.IN1
addr[1] => Equal12.IN2
addr[1] => Equal13.IN3
addr[1] => Equal14.IN2
addr[1] => Equal15.IN2
addr[2] => Equal0.IN1
addr[2] => Equal1.IN2
addr[2] => Equal2.IN2
addr[2] => Equal3.IN3
addr[2] => Equal4.IN0
addr[2] => Equal5.IN0
addr[2] => Equal6.IN0
addr[2] => Equal7.IN0
addr[2] => Equal8.IN1
addr[2] => Equal9.IN2
addr[2] => Equal10.IN2
addr[2] => Equal11.IN3
addr[2] => Equal12.IN1
addr[2] => Equal13.IN1
addr[2] => Equal14.IN1
addr[2] => Equal15.IN1
addr[3] => Equal0.IN0
addr[3] => Equal1.IN1
addr[3] => Equal2.IN1
addr[3] => Equal3.IN2
addr[3] => Equal4.IN1
addr[3] => Equal5.IN2
addr[3] => Equal6.IN2
addr[3] => Equal7.IN3
addr[3] => Equal8.IN0
addr[3] => Equal9.IN0
addr[3] => Equal10.IN0
addr[3] => Equal11.IN0
addr[3] => Equal12.IN0
addr[3] => Equal13.IN0
addr[3] => Equal14.IN0
addr[3] => Equal15.IN0
out_mux[0] <= out_mux[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= out_mux[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= out_mux[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= out_mux[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= out_mux[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= out_mux[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= out_mux[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= out_mux[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[8] <= out_mux[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[9] <= out_mux[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[10] <= out_mux[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[11] <= out_mux[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[12] <= out_mux[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[13] <= out_mux[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[14] <= out_mux[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[15] <= out_mux[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|banco_reg:BANCOREG0|mux16x16:MUXRQ
a[0] => out_mux[0].DATAB
a[1] => out_mux[1].DATAB
a[2] => out_mux[2].DATAB
a[3] => out_mux[3].DATAB
a[4] => out_mux[4].DATAB
a[5] => out_mux[5].DATAB
a[6] => out_mux[6].DATAB
a[7] => out_mux[7].DATAB
a[8] => out_mux[8].DATAB
a[9] => out_mux[9].DATAB
a[10] => out_mux[10].DATAB
a[11] => out_mux[11].DATAB
a[12] => out_mux[12].DATAB
a[13] => out_mux[13].DATAB
a[14] => out_mux[14].DATAB
a[15] => out_mux[15].DATAB
b[0] => out_mux[0].DATAB
b[1] => out_mux[1].DATAB
b[2] => out_mux[2].DATAB
b[3] => out_mux[3].DATAB
b[4] => out_mux[4].DATAB
b[5] => out_mux[5].DATAB
b[6] => out_mux[6].DATAB
b[7] => out_mux[7].DATAB
b[8] => out_mux[8].DATAB
b[9] => out_mux[9].DATAB
b[10] => out_mux[10].DATAB
b[11] => out_mux[11].DATAB
b[12] => out_mux[12].DATAB
b[13] => out_mux[13].DATAB
b[14] => out_mux[14].DATAB
b[15] => out_mux[15].DATAB
c[0] => out_mux[0].DATAB
c[1] => out_mux[1].DATAB
c[2] => out_mux[2].DATAB
c[3] => out_mux[3].DATAB
c[4] => out_mux[4].DATAB
c[5] => out_mux[5].DATAB
c[6] => out_mux[6].DATAB
c[7] => out_mux[7].DATAB
c[8] => out_mux[8].DATAB
c[9] => out_mux[9].DATAB
c[10] => out_mux[10].DATAB
c[11] => out_mux[11].DATAB
c[12] => out_mux[12].DATAB
c[13] => out_mux[13].DATAB
c[14] => out_mux[14].DATAB
c[15] => out_mux[15].DATAB
d[0] => out_mux[0].DATAB
d[1] => out_mux[1].DATAB
d[2] => out_mux[2].DATAB
d[3] => out_mux[3].DATAB
d[4] => out_mux[4].DATAB
d[5] => out_mux[5].DATAB
d[6] => out_mux[6].DATAB
d[7] => out_mux[7].DATAB
d[8] => out_mux[8].DATAB
d[9] => out_mux[9].DATAB
d[10] => out_mux[10].DATAB
d[11] => out_mux[11].DATAB
d[12] => out_mux[12].DATAB
d[13] => out_mux[13].DATAB
d[14] => out_mux[14].DATAB
d[15] => out_mux[15].DATAB
e[0] => out_mux[0].DATAB
e[1] => out_mux[1].DATAB
e[2] => out_mux[2].DATAB
e[3] => out_mux[3].DATAB
e[4] => out_mux[4].DATAB
e[5] => out_mux[5].DATAB
e[6] => out_mux[6].DATAB
e[7] => out_mux[7].DATAB
e[8] => out_mux[8].DATAB
e[9] => out_mux[9].DATAB
e[10] => out_mux[10].DATAB
e[11] => out_mux[11].DATAB
e[12] => out_mux[12].DATAB
e[13] => out_mux[13].DATAB
e[14] => out_mux[14].DATAB
e[15] => out_mux[15].DATAB
f[0] => out_mux[0].DATAB
f[1] => out_mux[1].DATAB
f[2] => out_mux[2].DATAB
f[3] => out_mux[3].DATAB
f[4] => out_mux[4].DATAB
f[5] => out_mux[5].DATAB
f[6] => out_mux[6].DATAB
f[7] => out_mux[7].DATAB
f[8] => out_mux[8].DATAB
f[9] => out_mux[9].DATAB
f[10] => out_mux[10].DATAB
f[11] => out_mux[11].DATAB
f[12] => out_mux[12].DATAB
f[13] => out_mux[13].DATAB
f[14] => out_mux[14].DATAB
f[15] => out_mux[15].DATAB
g[0] => out_mux[0].DATAB
g[1] => out_mux[1].DATAB
g[2] => out_mux[2].DATAB
g[3] => out_mux[3].DATAB
g[4] => out_mux[4].DATAB
g[5] => out_mux[5].DATAB
g[6] => out_mux[6].DATAB
g[7] => out_mux[7].DATAB
g[8] => out_mux[8].DATAB
g[9] => out_mux[9].DATAB
g[10] => out_mux[10].DATAB
g[11] => out_mux[11].DATAB
g[12] => out_mux[12].DATAB
g[13] => out_mux[13].DATAB
g[14] => out_mux[14].DATAB
g[15] => out_mux[15].DATAB
h[0] => out_mux[0].DATAB
h[1] => out_mux[1].DATAB
h[2] => out_mux[2].DATAB
h[3] => out_mux[3].DATAB
h[4] => out_mux[4].DATAB
h[5] => out_mux[5].DATAB
h[6] => out_mux[6].DATAB
h[7] => out_mux[7].DATAB
h[8] => out_mux[8].DATAB
h[9] => out_mux[9].DATAB
h[10] => out_mux[10].DATAB
h[11] => out_mux[11].DATAB
h[12] => out_mux[12].DATAB
h[13] => out_mux[13].DATAB
h[14] => out_mux[14].DATAB
h[15] => out_mux[15].DATAB
i[0] => out_mux[0].DATAB
i[1] => out_mux[1].DATAB
i[2] => out_mux[2].DATAB
i[3] => out_mux[3].DATAB
i[4] => out_mux[4].DATAB
i[5] => out_mux[5].DATAB
i[6] => out_mux[6].DATAB
i[7] => out_mux[7].DATAB
i[8] => out_mux[8].DATAB
i[9] => out_mux[9].DATAB
i[10] => out_mux[10].DATAB
i[11] => out_mux[11].DATAB
i[12] => out_mux[12].DATAB
i[13] => out_mux[13].DATAB
i[14] => out_mux[14].DATAB
i[15] => out_mux[15].DATAB
j[0] => out_mux[0].DATAB
j[1] => out_mux[1].DATAB
j[2] => out_mux[2].DATAB
j[3] => out_mux[3].DATAB
j[4] => out_mux[4].DATAB
j[5] => out_mux[5].DATAB
j[6] => out_mux[6].DATAB
j[7] => out_mux[7].DATAB
j[8] => out_mux[8].DATAB
j[9] => out_mux[9].DATAB
j[10] => out_mux[10].DATAB
j[11] => out_mux[11].DATAB
j[12] => out_mux[12].DATAB
j[13] => out_mux[13].DATAB
j[14] => out_mux[14].DATAB
j[15] => out_mux[15].DATAB
k[0] => out_mux[0].DATAB
k[1] => out_mux[1].DATAB
k[2] => out_mux[2].DATAB
k[3] => out_mux[3].DATAB
k[4] => out_mux[4].DATAB
k[5] => out_mux[5].DATAB
k[6] => out_mux[6].DATAB
k[7] => out_mux[7].DATAB
k[8] => out_mux[8].DATAB
k[9] => out_mux[9].DATAB
k[10] => out_mux[10].DATAB
k[11] => out_mux[11].DATAB
k[12] => out_mux[12].DATAB
k[13] => out_mux[13].DATAB
k[14] => out_mux[14].DATAB
k[15] => out_mux[15].DATAB
l[0] => out_mux[0].DATAB
l[1] => out_mux[1].DATAB
l[2] => out_mux[2].DATAB
l[3] => out_mux[3].DATAB
l[4] => out_mux[4].DATAB
l[5] => out_mux[5].DATAB
l[6] => out_mux[6].DATAB
l[7] => out_mux[7].DATAB
l[8] => out_mux[8].DATAB
l[9] => out_mux[9].DATAB
l[10] => out_mux[10].DATAB
l[11] => out_mux[11].DATAB
l[12] => out_mux[12].DATAB
l[13] => out_mux[13].DATAB
l[14] => out_mux[14].DATAB
l[15] => out_mux[15].DATAB
m[0] => out_mux[0].DATAB
m[1] => out_mux[1].DATAB
m[2] => out_mux[2].DATAB
m[3] => out_mux[3].DATAB
m[4] => out_mux[4].DATAB
m[5] => out_mux[5].DATAB
m[6] => out_mux[6].DATAB
m[7] => out_mux[7].DATAB
m[8] => out_mux[8].DATAB
m[9] => out_mux[9].DATAB
m[10] => out_mux[10].DATAB
m[11] => out_mux[11].DATAB
m[12] => out_mux[12].DATAB
m[13] => out_mux[13].DATAB
m[14] => out_mux[14].DATAB
m[15] => out_mux[15].DATAB
n[0] => out_mux[0].DATAB
n[1] => out_mux[1].DATAB
n[2] => out_mux[2].DATAB
n[3] => out_mux[3].DATAB
n[4] => out_mux[4].DATAB
n[5] => out_mux[5].DATAB
n[6] => out_mux[6].DATAB
n[7] => out_mux[7].DATAB
n[8] => out_mux[8].DATAB
n[9] => out_mux[9].DATAB
n[10] => out_mux[10].DATAB
n[11] => out_mux[11].DATAB
n[12] => out_mux[12].DATAB
n[13] => out_mux[13].DATAB
n[14] => out_mux[14].DATAB
n[15] => out_mux[15].DATAB
o[0] => out_mux[0].DATAB
o[1] => out_mux[1].DATAB
o[2] => out_mux[2].DATAB
o[3] => out_mux[3].DATAB
o[4] => out_mux[4].DATAB
o[5] => out_mux[5].DATAB
o[6] => out_mux[6].DATAB
o[7] => out_mux[7].DATAB
o[8] => out_mux[8].DATAB
o[9] => out_mux[9].DATAB
o[10] => out_mux[10].DATAB
o[11] => out_mux[11].DATAB
o[12] => out_mux[12].DATAB
o[13] => out_mux[13].DATAB
o[14] => out_mux[14].DATAB
o[15] => out_mux[15].DATAB
p[0] => out_mux[0].DATAA
p[1] => out_mux[1].DATAA
p[2] => out_mux[2].DATAA
p[3] => out_mux[3].DATAA
p[4] => out_mux[4].DATAA
p[5] => out_mux[5].DATAA
p[6] => out_mux[6].DATAA
p[7] => out_mux[7].DATAA
p[8] => out_mux[8].DATAA
p[9] => out_mux[9].DATAA
p[10] => out_mux[10].DATAA
p[11] => out_mux[11].DATAA
p[12] => out_mux[12].DATAA
p[13] => out_mux[13].DATAA
p[14] => out_mux[14].DATAA
p[15] => out_mux[15].DATAA
addr[0] => Equal0.IN3
addr[0] => Equal1.IN0
addr[0] => Equal2.IN3
addr[0] => Equal3.IN1
addr[0] => Equal4.IN3
addr[0] => Equal5.IN1
addr[0] => Equal6.IN3
addr[0] => Equal7.IN2
addr[0] => Equal8.IN3
addr[0] => Equal9.IN1
addr[0] => Equal10.IN3
addr[0] => Equal11.IN2
addr[0] => Equal12.IN3
addr[0] => Equal13.IN2
addr[0] => Equal14.IN3
addr[0] => Equal15.IN3
addr[1] => Equal0.IN2
addr[1] => Equal1.IN3
addr[1] => Equal2.IN0
addr[1] => Equal3.IN0
addr[1] => Equal4.IN2
addr[1] => Equal5.IN3
addr[1] => Equal6.IN1
addr[1] => Equal7.IN1
addr[1] => Equal8.IN2
addr[1] => Equal9.IN3
addr[1] => Equal10.IN1
addr[1] => Equal11.IN1
addr[1] => Equal12.IN2
addr[1] => Equal13.IN3
addr[1] => Equal14.IN2
addr[1] => Equal15.IN2
addr[2] => Equal0.IN1
addr[2] => Equal1.IN2
addr[2] => Equal2.IN2
addr[2] => Equal3.IN3
addr[2] => Equal4.IN0
addr[2] => Equal5.IN0
addr[2] => Equal6.IN0
addr[2] => Equal7.IN0
addr[2] => Equal8.IN1
addr[2] => Equal9.IN2
addr[2] => Equal10.IN2
addr[2] => Equal11.IN3
addr[2] => Equal12.IN1
addr[2] => Equal13.IN1
addr[2] => Equal14.IN1
addr[2] => Equal15.IN1
addr[3] => Equal0.IN0
addr[3] => Equal1.IN1
addr[3] => Equal2.IN1
addr[3] => Equal3.IN2
addr[3] => Equal4.IN1
addr[3] => Equal5.IN2
addr[3] => Equal6.IN2
addr[3] => Equal7.IN3
addr[3] => Equal8.IN0
addr[3] => Equal9.IN0
addr[3] => Equal10.IN0
addr[3] => Equal11.IN0
addr[3] => Equal12.IN0
addr[3] => Equal13.IN0
addr[3] => Equal14.IN0
addr[3] => Equal15.IN0
out_mux[0] <= out_mux[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[1] <= out_mux[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[2] <= out_mux[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[3] <= out_mux[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[4] <= out_mux[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[5] <= out_mux[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[6] <= out_mux[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[7] <= out_mux[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[8] <= out_mux[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[9] <= out_mux[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[10] <= out_mux[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[11] <= out_mux[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[12] <= out_mux[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[13] <= out_mux[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[14] <= out_mux[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_mux[15] <= out_mux[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000
A[0] => registrador16Bits:REG0A.D[0]
A[1] => registrador16Bits:REG0A.D[1]
A[2] => registrador16Bits:REG0A.D[2]
A[3] => registrador16Bits:REG0A.D[3]
A[4] => registrador16Bits:REG0A.D[4]
A[5] => registrador16Bits:REG0A.D[5]
A[6] => registrador16Bits:REG0A.D[6]
A[7] => registrador16Bits:REG0A.D[7]
A[8] => registrador16Bits:REG0A.D[8]
A[9] => registrador16Bits:REG0A.D[9]
A[10] => registrador16Bits:REG0A.D[10]
A[11] => registrador16Bits:REG0A.D[11]
A[12] => registrador16Bits:REG0A.D[12]
A[13] => registrador16Bits:REG0A.D[13]
A[14] => registrador16Bits:REG0A.D[14]
A[15] => registrador16Bits:REG0A.D[15]
B[0] => registrador16Bits:REG0B.D[0]
B[1] => registrador16Bits:REG0B.D[1]
B[2] => registrador16Bits:REG0B.D[2]
B[3] => registrador16Bits:REG0B.D[3]
B[4] => registrador16Bits:REG0B.D[4]
B[5] => registrador16Bits:REG0B.D[5]
B[6] => registrador16Bits:REG0B.D[6]
B[7] => registrador16Bits:REG0B.D[7]
B[8] => registrador16Bits:REG0B.D[8]
B[9] => registrador16Bits:REG0B.D[9]
B[10] => registrador16Bits:REG0B.D[10]
B[11] => registrador16Bits:REG0B.D[11]
B[12] => registrador16Bits:REG0B.D[12]
B[13] => registrador16Bits:REG0B.D[13]
B[14] => registrador16Bits:REG0B.D[14]
B[15] => registrador16Bits:REG0B.D[15]
s0 => registrador16Bits:REG0A.ld
s0 => registrador16Bits:REG0B.ld
clock => registrador16Bits:REG0A.clock
clock => registrador16Bits:REG0B.clock
ula_out[0] <= somador16bits:SOM0000.c[0]
ula_out[1] <= somador16bits:SOM0000.c[1]
ula_out[2] <= somador16bits:SOM0000.c[2]
ula_out[3] <= somador16bits:SOM0000.c[3]
ula_out[4] <= somador16bits:SOM0000.c[4]
ula_out[5] <= somador16bits:SOM0000.c[5]
ula_out[6] <= somador16bits:SOM0000.c[6]
ula_out[7] <= somador16bits:SOM0000.c[7]
ula_out[8] <= somador16bits:SOM0000.c[8]
ula_out[9] <= somador16bits:SOM0000.c[9]
ula_out[10] <= somador16bits:SOM0000.c[10]
ula_out[11] <= somador16bits:SOM0000.c[11]
ula_out[12] <= somador16bits:SOM0000.c[12]
ula_out[13] <= somador16bits:SOM0000.c[13]
ula_out[14] <= somador16bits:SOM0000.c[14]
ula_out[15] <= somador16bits:SOM0000.c[15]


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0A|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B
clock => FFD:FFD0.clk
clock => FFD:FFD1.clk
clock => FFD:FFD2.clk
clock => FFD:FFD3.clk
clock => FFD:FFD4.clk
clock => FFD:FFD5.clk
clock => FFD:FFD6.clk
clock => FFD:FFD7.clk
clock => FFD:FFD8.clk
clock => FFD:FFD9.clk
clock => FFD:FFD10.clk
clock => FFD:FFD11.clk
clock => FFD:FFD12.clk
clock => FFD:FFD13.clk
clock => FFD:FFD14.clk
clock => FFD:FFD15.clk
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN0
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
ld => z.IN1
Preset => FFD:FFD0.P
Preset => FFD:FFD1.P
Preset => FFD:FFD2.P
Preset => FFD:FFD3.P
Preset => FFD:FFD4.P
Preset => FFD:FFD5.P
Preset => FFD:FFD6.P
Preset => FFD:FFD7.P
Preset => FFD:FFD8.P
Preset => FFD:FFD9.P
Preset => FFD:FFD10.P
Preset => FFD:FFD11.P
Preset => FFD:FFD12.P
Preset => FFD:FFD13.P
Preset => FFD:FFD14.P
Preset => FFD:FFD15.P
Clear => FFD:FFD0.C
Clear => FFD:FFD1.C
Clear => FFD:FFD2.C
Clear => FFD:FFD3.C
Clear => FFD:FFD4.C
Clear => FFD:FFD5.C
Clear => FFD:FFD6.C
Clear => FFD:FFD7.C
Clear => FFD:FFD8.C
Clear => FFD:FFD9.C
Clear => FFD:FFD10.C
Clear => FFD:FFD11.C
Clear => FFD:FFD12.C
Clear => FFD:FFD13.C
Clear => FFD:FFD14.C
Clear => FFD:FFD15.C
D[0] => z.IN1
D[1] => z.IN1
D[2] => z.IN1
D[3] => z.IN1
D[4] => z.IN1
D[5] => z.IN1
D[6] => z.IN1
D[7] => z.IN1
D[8] => z.IN1
D[9] => z.IN1
D[10] => z.IN1
D[11] => z.IN1
D[12] => z.IN1
D[13] => z.IN1
D[14] => z.IN1
D[15] => z.IN1
Q[0] <= FFD:FFD0.q
Q[1] <= FFD:FFD1.q
Q[2] <= FFD:FFD2.q
Q[3] <= FFD:FFD3.q
Q[4] <= FFD:FFD4.q
Q[5] <= FFD:FFD5.q
Q[6] <= FFD:FFD6.q
Q[7] <= FFD:FFD7.q
Q[8] <= FFD:FFD8.q
Q[9] <= FFD:FFD9.q
Q[10] <= FFD:FFD10.q
Q[11] <= FFD:FFD11.q
Q[12] <= FFD:FFD12.q
Q[13] <= FFD:FFD13.q
Q[14] <= FFD:FFD14.q
Q[15] <= FFD:FFD15.q


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD0
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD1
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD2
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD3
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD4
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD5
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD6
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD7
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD8
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD9
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD10
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD11
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD12
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD13
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD14
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|registrador16Bits:REG0B|FFD:FFD15
clk => qS.CLK
D => qS.DATAIN
P => qS.IN0
P => qS.PRESET
C => qS.IN1
q <= qS.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000
a[0] => somadorcompleto:H1.a
a[1] => somadorcompleto:H2.a
a[2] => somadorcompleto:H3.a
a[3] => somadorcompleto:H4.a
a[4] => somadorcompleto:H5.a
a[5] => somadorcompleto:H6.a
a[6] => somadorcompleto:H7.a
a[7] => somadorcompleto:H8.a
a[8] => somadorcompleto:H9.a
a[9] => somadorcompleto:H10.a
a[10] => somadorcompleto:H11.a
a[11] => somadorcompleto:H12.a
a[12] => somadorcompleto:H13.a
a[13] => somadorcompleto:H14.a
a[14] => somadorcompleto:H15.a
a[15] => somadorcompleto:H16.a
b[0] => somadorcompleto:H1.b
b[1] => somadorcompleto:H2.b
b[2] => somadorcompleto:H3.b
b[3] => somadorcompleto:H4.b
b[4] => somadorcompleto:H5.b
b[5] => somadorcompleto:H6.b
b[6] => somadorcompleto:H7.b
b[7] => somadorcompleto:H8.b
b[8] => somadorcompleto:H9.b
b[9] => somadorcompleto:H10.b
b[10] => somadorcompleto:H11.b
b[11] => somadorcompleto:H12.b
b[12] => somadorcompleto:H13.b
b[13] => somadorcompleto:H14.b
b[14] => somadorcompleto:H15.b
b[15] => somadorcompleto:H16.b
c[0] <= somadorcompleto:H1.s
c[1] <= somadorcompleto:H2.s
c[2] <= somadorcompleto:H3.s
c[3] <= somadorcompleto:H4.s
c[4] <= somadorcompleto:H5.s
c[5] <= somadorcompleto:H6.s
c[6] <= somadorcompleto:H7.s
c[7] <= somadorcompleto:H8.s
c[8] <= somadorcompleto:H9.s
c[9] <= somadorcompleto:H10.s
c[10] <= somadorcompleto:H11.s
c[11] <= somadorcompleto:H12.s
c[12] <= somadorcompleto:H13.s
c[13] <= somadorcompleto:H14.s
c[14] <= somadorcompleto:H15.s
c[15] <= somadorcompleto:H16.s
cin => somadorcompleto:H1.cin
cout <= somadorcompleto:H16.cout


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H1
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H2
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H3
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H4
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H5
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H6
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H7
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H8
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H9
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H10
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H11
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H12
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H13
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H14
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H15
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|operational_unit:OPERATOR00|ula:ULA000|somador16bits:SOM0000|somadorcompleto:H16
a => s.IN0
a => s.IN0
a => s.IN0
a => s.IN0
b => s.IN1
b => s.IN1
b => s.IN1
b => s.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
cin => cout.IN1
cin => s.IN1
cin => s.IN1
cin => cout.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|lab06|memory_ram:DADOS
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
data_b[8] => altsyncram:altsyncram_component.data_b[8]
data_b[9] => altsyncram:altsyncram_component.data_b[9]
data_b[10] => altsyncram:altsyncram_component.data_b[10]
data_b[11] => altsyncram:altsyncram_component.data_b[11]
data_b[12] => altsyncram:altsyncram_component.data_b[12]
data_b[13] => altsyncram:altsyncram_component.data_b[13]
data_b[14] => altsyncram:altsyncram_component.data_b[14]
data_b[15] => altsyncram:altsyncram_component.data_b[15]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|lab06|memory_ram:DADOS|altsyncram:altsyncram_component
wren_a => altsyncram_tf92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_tf92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tf92:auto_generated.data_a[0]
data_a[1] => altsyncram_tf92:auto_generated.data_a[1]
data_a[2] => altsyncram_tf92:auto_generated.data_a[2]
data_a[3] => altsyncram_tf92:auto_generated.data_a[3]
data_a[4] => altsyncram_tf92:auto_generated.data_a[4]
data_a[5] => altsyncram_tf92:auto_generated.data_a[5]
data_a[6] => altsyncram_tf92:auto_generated.data_a[6]
data_a[7] => altsyncram_tf92:auto_generated.data_a[7]
data_a[8] => altsyncram_tf92:auto_generated.data_a[8]
data_a[9] => altsyncram_tf92:auto_generated.data_a[9]
data_a[10] => altsyncram_tf92:auto_generated.data_a[10]
data_a[11] => altsyncram_tf92:auto_generated.data_a[11]
data_a[12] => altsyncram_tf92:auto_generated.data_a[12]
data_a[13] => altsyncram_tf92:auto_generated.data_a[13]
data_a[14] => altsyncram_tf92:auto_generated.data_a[14]
data_a[15] => altsyncram_tf92:auto_generated.data_a[15]
data_b[0] => altsyncram_tf92:auto_generated.data_b[0]
data_b[1] => altsyncram_tf92:auto_generated.data_b[1]
data_b[2] => altsyncram_tf92:auto_generated.data_b[2]
data_b[3] => altsyncram_tf92:auto_generated.data_b[3]
data_b[4] => altsyncram_tf92:auto_generated.data_b[4]
data_b[5] => altsyncram_tf92:auto_generated.data_b[5]
data_b[6] => altsyncram_tf92:auto_generated.data_b[6]
data_b[7] => altsyncram_tf92:auto_generated.data_b[7]
data_b[8] => altsyncram_tf92:auto_generated.data_b[8]
data_b[9] => altsyncram_tf92:auto_generated.data_b[9]
data_b[10] => altsyncram_tf92:auto_generated.data_b[10]
data_b[11] => altsyncram_tf92:auto_generated.data_b[11]
data_b[12] => altsyncram_tf92:auto_generated.data_b[12]
data_b[13] => altsyncram_tf92:auto_generated.data_b[13]
data_b[14] => altsyncram_tf92:auto_generated.data_b[14]
data_b[15] => altsyncram_tf92:auto_generated.data_b[15]
address_a[0] => altsyncram_tf92:auto_generated.address_a[0]
address_a[1] => altsyncram_tf92:auto_generated.address_a[1]
address_a[2] => altsyncram_tf92:auto_generated.address_a[2]
address_a[3] => altsyncram_tf92:auto_generated.address_a[3]
address_a[4] => altsyncram_tf92:auto_generated.address_a[4]
address_a[5] => altsyncram_tf92:auto_generated.address_a[5]
address_a[6] => altsyncram_tf92:auto_generated.address_a[6]
address_a[7] => altsyncram_tf92:auto_generated.address_a[7]
address_b[0] => altsyncram_tf92:auto_generated.address_b[0]
address_b[1] => altsyncram_tf92:auto_generated.address_b[1]
address_b[2] => altsyncram_tf92:auto_generated.address_b[2]
address_b[3] => altsyncram_tf92:auto_generated.address_b[3]
address_b[4] => altsyncram_tf92:auto_generated.address_b[4]
address_b[5] => altsyncram_tf92:auto_generated.address_b[5]
address_b[6] => altsyncram_tf92:auto_generated.address_b[6]
address_b[7] => altsyncram_tf92:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tf92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tf92:auto_generated.q_a[0]
q_a[1] <= altsyncram_tf92:auto_generated.q_a[1]
q_a[2] <= altsyncram_tf92:auto_generated.q_a[2]
q_a[3] <= altsyncram_tf92:auto_generated.q_a[3]
q_a[4] <= altsyncram_tf92:auto_generated.q_a[4]
q_a[5] <= altsyncram_tf92:auto_generated.q_a[5]
q_a[6] <= altsyncram_tf92:auto_generated.q_a[6]
q_a[7] <= altsyncram_tf92:auto_generated.q_a[7]
q_a[8] <= altsyncram_tf92:auto_generated.q_a[8]
q_a[9] <= altsyncram_tf92:auto_generated.q_a[9]
q_a[10] <= altsyncram_tf92:auto_generated.q_a[10]
q_a[11] <= altsyncram_tf92:auto_generated.q_a[11]
q_a[12] <= altsyncram_tf92:auto_generated.q_a[12]
q_a[13] <= altsyncram_tf92:auto_generated.q_a[13]
q_a[14] <= altsyncram_tf92:auto_generated.q_a[14]
q_a[15] <= altsyncram_tf92:auto_generated.q_a[15]
q_b[0] <= altsyncram_tf92:auto_generated.q_b[0]
q_b[1] <= altsyncram_tf92:auto_generated.q_b[1]
q_b[2] <= altsyncram_tf92:auto_generated.q_b[2]
q_b[3] <= altsyncram_tf92:auto_generated.q_b[3]
q_b[4] <= altsyncram_tf92:auto_generated.q_b[4]
q_b[5] <= altsyncram_tf92:auto_generated.q_b[5]
q_b[6] <= altsyncram_tf92:auto_generated.q_b[6]
q_b[7] <= altsyncram_tf92:auto_generated.q_b[7]
q_b[8] <= altsyncram_tf92:auto_generated.q_b[8]
q_b[9] <= altsyncram_tf92:auto_generated.q_b[9]
q_b[10] <= altsyncram_tf92:auto_generated.q_b[10]
q_b[11] <= altsyncram_tf92:auto_generated.q_b[11]
q_b[12] <= altsyncram_tf92:auto_generated.q_b[12]
q_b[13] <= altsyncram_tf92:auto_generated.q_b[13]
q_b[14] <= altsyncram_tf92:auto_generated.q_b[14]
q_b[15] <= altsyncram_tf92:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab06|memory_ram:DADOS|altsyncram:altsyncram_component|altsyncram_tf92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE


|lab06|bcd4_conversor:BCD4CON
binary[0] => bcd[0].DATAIN
binary[1] => LessThan25.IN8
binary[1] => Add25.IN8
binary[1] => aux_bin.DATAA
binary[2] => LessThan21.IN8
binary[2] => Add21.IN8
binary[2] => aux_bin.DATAA
binary[3] => LessThan17.IN8
binary[3] => Add17.IN8
binary[3] => aux_bin.DATAA
binary[4] => LessThan14.IN8
binary[4] => Add14.IN8
binary[4] => aux_bin.DATAA
binary[5] => LessThan11.IN8
binary[5] => Add11.IN8
binary[5] => aux_bin.DATAA
binary[6] => LessThan8.IN8
binary[6] => Add8.IN8
binary[6] => aux_bin.DATAA
binary[7] => LessThan6.IN8
binary[7] => Add6.IN8
binary[7] => aux_bin.DATAA
binary[8] => LessThan4.IN8
binary[8] => Add4.IN8
binary[8] => aux_bin.DATAA
binary[9] => LessThan2.IN8
binary[9] => Add2.IN8
binary[9] => aux_bin.DATAA
binary[10] => LessThan1.IN8
binary[10] => Add1.IN8
binary[10] => aux_bin.DATAA
binary[11] => LessThan0.IN8
binary[11] => Add0.IN8
binary[11] => aux_bin.DATAA
binary[12] => LessThan0.IN7
binary[12] => Add0.IN7
binary[12] => aux_bin.DATAA
binary[13] => LessThan0.IN6
binary[13] => Add0.IN6
binary[13] => aux_bin.DATAA
binary[14] => LessThan0.IN5
binary[14] => Add0.IN5
binary[14] => aux_bin.DATAA
binary[15] => LessThan3.IN6
binary[15] => Add3.IN6
binary[15] => aux_bin.DATAA
bcd[0] <= binary[0].DB_MAX_OUTPUT_PORT_TYPE
bcd[1] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[2] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[3] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[4] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[5] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[6] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[7] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[8] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[9] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[10] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[11] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[12] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[13] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[14] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE
bcd[15] <= aux_bin.DB_MAX_OUTPUT_PORT_TYPE


|lab06|display:HEX000
inn[0] => Equal0.IN3
inn[0] => Equal1.IN2
inn[0] => Equal2.IN3
inn[0] => Equal3.IN1
inn[0] => Equal4.IN3
inn[0] => Equal5.IN2
inn[0] => Equal6.IN3
inn[0] => Equal7.IN2
inn[0] => Equal8.IN3
inn[0] => Equal9.IN3
inn[1] => Equal0.IN1
inn[1] => Equal1.IN1
inn[1] => Equal2.IN2
inn[1] => Equal3.IN3
inn[1] => Equal4.IN1
inn[1] => Equal5.IN1
inn[1] => Equal6.IN2
inn[1] => Equal7.IN3
inn[1] => Equal8.IN2
inn[1] => Equal9.IN2
inn[2] => Equal0.IN0
inn[2] => Equal1.IN0
inn[2] => Equal2.IN1
inn[2] => Equal3.IN2
inn[2] => Equal4.IN2
inn[2] => Equal5.IN3
inn[2] => Equal6.IN1
inn[2] => Equal7.IN1
inn[2] => Equal8.IN1
inn[2] => Equal9.IN1
inn[3] => Equal0.IN2
inn[3] => Equal1.IN3
inn[3] => Equal2.IN0
inn[3] => Equal3.IN0
inn[3] => Equal4.IN0
inn[3] => Equal5.IN0
inn[3] => Equal6.IN0
inn[3] => Equal7.IN0
inn[3] => Equal8.IN0
inn[3] => Equal9.IN0
outt[0] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[1] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[2] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[3] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[4] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[5] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[6] <= outt.DB_MAX_OUTPUT_PORT_TYPE


|lab06|display:HEX001
inn[0] => Equal0.IN3
inn[0] => Equal1.IN2
inn[0] => Equal2.IN3
inn[0] => Equal3.IN1
inn[0] => Equal4.IN3
inn[0] => Equal5.IN2
inn[0] => Equal6.IN3
inn[0] => Equal7.IN2
inn[0] => Equal8.IN3
inn[0] => Equal9.IN3
inn[1] => Equal0.IN1
inn[1] => Equal1.IN1
inn[1] => Equal2.IN2
inn[1] => Equal3.IN3
inn[1] => Equal4.IN1
inn[1] => Equal5.IN1
inn[1] => Equal6.IN2
inn[1] => Equal7.IN3
inn[1] => Equal8.IN2
inn[1] => Equal9.IN2
inn[2] => Equal0.IN0
inn[2] => Equal1.IN0
inn[2] => Equal2.IN1
inn[2] => Equal3.IN2
inn[2] => Equal4.IN2
inn[2] => Equal5.IN3
inn[2] => Equal6.IN1
inn[2] => Equal7.IN1
inn[2] => Equal8.IN1
inn[2] => Equal9.IN1
inn[3] => Equal0.IN2
inn[3] => Equal1.IN3
inn[3] => Equal2.IN0
inn[3] => Equal3.IN0
inn[3] => Equal4.IN0
inn[3] => Equal5.IN0
inn[3] => Equal6.IN0
inn[3] => Equal7.IN0
inn[3] => Equal8.IN0
inn[3] => Equal9.IN0
outt[0] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[1] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[2] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[3] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[4] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[5] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[6] <= outt.DB_MAX_OUTPUT_PORT_TYPE


|lab06|display:HEX002
inn[0] => Equal0.IN3
inn[0] => Equal1.IN2
inn[0] => Equal2.IN3
inn[0] => Equal3.IN1
inn[0] => Equal4.IN3
inn[0] => Equal5.IN2
inn[0] => Equal6.IN3
inn[0] => Equal7.IN2
inn[0] => Equal8.IN3
inn[0] => Equal9.IN3
inn[1] => Equal0.IN1
inn[1] => Equal1.IN1
inn[1] => Equal2.IN2
inn[1] => Equal3.IN3
inn[1] => Equal4.IN1
inn[1] => Equal5.IN1
inn[1] => Equal6.IN2
inn[1] => Equal7.IN3
inn[1] => Equal8.IN2
inn[1] => Equal9.IN2
inn[2] => Equal0.IN0
inn[2] => Equal1.IN0
inn[2] => Equal2.IN1
inn[2] => Equal3.IN2
inn[2] => Equal4.IN2
inn[2] => Equal5.IN3
inn[2] => Equal6.IN1
inn[2] => Equal7.IN1
inn[2] => Equal8.IN1
inn[2] => Equal9.IN1
inn[3] => Equal0.IN2
inn[3] => Equal1.IN3
inn[3] => Equal2.IN0
inn[3] => Equal3.IN0
inn[3] => Equal4.IN0
inn[3] => Equal5.IN0
inn[3] => Equal6.IN0
inn[3] => Equal7.IN0
inn[3] => Equal8.IN0
inn[3] => Equal9.IN0
outt[0] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[1] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[2] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[3] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[4] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[5] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[6] <= outt.DB_MAX_OUTPUT_PORT_TYPE


|lab06|display:HEX003
inn[0] => Equal0.IN3
inn[0] => Equal1.IN2
inn[0] => Equal2.IN3
inn[0] => Equal3.IN1
inn[0] => Equal4.IN3
inn[0] => Equal5.IN2
inn[0] => Equal6.IN3
inn[0] => Equal7.IN2
inn[0] => Equal8.IN3
inn[0] => Equal9.IN3
inn[1] => Equal0.IN1
inn[1] => Equal1.IN1
inn[1] => Equal2.IN2
inn[1] => Equal3.IN3
inn[1] => Equal4.IN1
inn[1] => Equal5.IN1
inn[1] => Equal6.IN2
inn[1] => Equal7.IN3
inn[1] => Equal8.IN2
inn[1] => Equal9.IN2
inn[2] => Equal0.IN0
inn[2] => Equal1.IN0
inn[2] => Equal2.IN1
inn[2] => Equal3.IN2
inn[2] => Equal4.IN2
inn[2] => Equal5.IN3
inn[2] => Equal6.IN1
inn[2] => Equal7.IN1
inn[2] => Equal8.IN1
inn[2] => Equal9.IN1
inn[3] => Equal0.IN2
inn[3] => Equal1.IN3
inn[3] => Equal2.IN0
inn[3] => Equal3.IN0
inn[3] => Equal4.IN0
inn[3] => Equal5.IN0
inn[3] => Equal6.IN0
inn[3] => Equal7.IN0
inn[3] => Equal8.IN0
inn[3] => Equal9.IN0
outt[0] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[1] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[2] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[3] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[4] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[5] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[6] <= outt.DB_MAX_OUTPUT_PORT_TYPE


|lab06|display:HEX004
inn[0] => Equal0.IN3
inn[0] => Equal1.IN2
inn[0] => Equal2.IN3
inn[0] => Equal3.IN1
inn[0] => Equal4.IN3
inn[0] => Equal5.IN2
inn[0] => Equal6.IN3
inn[0] => Equal7.IN2
inn[0] => Equal8.IN3
inn[0] => Equal9.IN3
inn[1] => Equal0.IN1
inn[1] => Equal1.IN1
inn[1] => Equal2.IN2
inn[1] => Equal3.IN3
inn[1] => Equal4.IN1
inn[1] => Equal5.IN1
inn[1] => Equal6.IN2
inn[1] => Equal7.IN3
inn[1] => Equal8.IN2
inn[1] => Equal9.IN2
inn[2] => Equal0.IN0
inn[2] => Equal1.IN0
inn[2] => Equal2.IN1
inn[2] => Equal3.IN2
inn[2] => Equal4.IN2
inn[2] => Equal5.IN3
inn[2] => Equal6.IN1
inn[2] => Equal7.IN1
inn[2] => Equal8.IN1
inn[2] => Equal9.IN1
inn[3] => Equal0.IN2
inn[3] => Equal1.IN3
inn[3] => Equal2.IN0
inn[3] => Equal3.IN0
inn[3] => Equal4.IN0
inn[3] => Equal5.IN0
inn[3] => Equal6.IN0
inn[3] => Equal7.IN0
inn[3] => Equal8.IN0
inn[3] => Equal9.IN0
outt[0] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[1] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[2] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[3] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[4] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[5] <= outt.DB_MAX_OUTPUT_PORT_TYPE
outt[6] <= outt.DB_MAX_OUTPUT_PORT_TYPE


