[07/19 16:31:55      0s] 
[07/19 16:31:55      0s] Cadence Innovus(TM) Implementation System.
[07/19 16:31:55      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/19 16:31:55      0s] 
[07/19 16:31:55      0s] Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
[07/19 16:31:55      0s] Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
[07/19 16:31:55      0s] Date:		Mon Jul 19 16:31:55 2021
[07/19 16:31:55      0s] Host:		caddy13 (x86_64 w/Linux 3.10.0-1160.31.1.el7.x86_64) (8cores*16cpus*Common KVM processor 16384KB)
[07/19 16:31:55      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[07/19 16:31:55      0s] 
[07/19 16:31:55      0s] License:
[07/19 16:31:55      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[07/19 16:31:55      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/19 16:32:32     35s] @(#)CDS: Innovus v20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/19 16:32:32     35s] @(#)CDS: NanoRoute 20.13-s083_1 NR201221-0721/20_13-UB (database version 18.20.538) {superthreading v2.13}
[07/19 16:32:32     35s] @(#)CDS: AAE 20.13-s024 (64bit) 01/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/19 16:32:32     35s] @(#)CDS: CTE 20.13-s042_1 () Jan 14 2021 08:49:42 ( )
[07/19 16:32:32     35s] @(#)CDS: SYNTECH 20.13-s015_1 () Jan  6 2021 07:44:41 ( )
[07/19 16:32:32     35s] @(#)CDS: CPE v20.13-s092
[07/19 16:32:32     35s] @(#)CDS: IQuantus/TQuantus 20.1.1-s453 (64bit) Fri Nov 20 21:16:44 PST 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[07/19 16:32:32     35s] @(#)CDS: OA 22.60-p048 Wed Nov 11 13:31:42 2020
[07/19 16:32:32     35s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/19 16:32:32     35s] @(#)CDS: RCDB 11.15.0
[07/19 16:32:32     35s] @(#)CDS: STYLUS 20.10-p024_1 (12/01/2020 07:22 PST)
[07/19 16:32:32     35s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14545_caddy13_nhpoole_3S9yYi.

[07/19 16:32:32     35s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[07/19 16:32:35     38s] 
[07/19 16:32:35     38s] **INFO:  MMMC transition support version v31-84 
[07/19 16:32:35     38s] 
[07/19 16:32:35     38s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/19 16:32:35     38s] <CMD> suppressMessage ENCEXT-2799
[07/19 16:32:35     38s] Sourcing file "START.tcl" ...
[07/19 16:32:35     38s] <CMD> is_common_ui_mode
[07/19 16:32:35     38s] <CMD> restoreDesign /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat sar_adc_controller
[07/19 16:32:35     38s] #% Begin load design ... (date=07/19 16:32:35, mem=567.5M)
[07/19 16:32:36     38s] Set Default Input Pin Transition as 0.1 ps.
[07/19 16:32:36     38s] Loading design 'sar_adc_controller' saved by 'Innovus' '20.13-s083_1' on 'Mon Jul 19 16:31:42 2021'.
[07/19 16:32:36     39s] % Begin Load MMMC data ... (date=07/19 16:32:36, mem=569.9M)
[07/19 16:32:36     39s] % End Load MMMC data ... (date=07/19 16:32:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=570.6M, current mem=570.6M)
[07/19 16:32:36     39s] 
[07/19 16:32:36     39s] Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...
[07/19 16:32:36     39s] 
[07/19 16:32:36     39s] Loading LEF file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
[07/19 16:32:36     39s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[07/19 16:32:36     39s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 18.
[07/19 16:32:36     39s] Set DBUPerIGU to M1 pitch 460.
[07/19 16:32:37     39s] **WARN: (IMPLF-201):	Pin 'HI' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 16:32:37     39s] Type 'man IMPLF-201' for more detail.
[07/19 16:32:37     39s] **WARN: (IMPLF-201):	Pin 'LO' in macro 'sky130_fd_sc_hd__conb_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 16:32:37     39s] Type 'man IMPLF-201' for more detail.
[07/19 16:32:37     39s] 
[07/19 16:32:37     39s] viaInitial starts at Mon Jul 19 16:32:37 2021
viaInitial ends at Mon Jul 19 16:32:37 2021

##  Check design process and node:  
##  Both design process and tech node are not set.

[07/19 16:32:37     39s] Loading view definition file from /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
[07/19 16:32:37     39s] Reading libs_typical timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib' ...
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells.lib)
[07/19 16:32:38     40s] Read 427 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
[07/19 16:32:38     40s] Reading libs_bc timing library '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib' ...
[07/19 16:32:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:32:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_6'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:32:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_4'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:32:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_3'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:32:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_decapkapwr_12'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:32:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__lpflow_bleeder_1'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:32:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__diode_2'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:32:39     41s] **WARN: (TECHLIB-302):	No function defined for cell 'sky130_fd_sc_hd__decap_8'. The cell will only be used for analysis. (File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/5-skywater-130nm/view-standard/stdcells-bc.lib)
[07/19 16:32:39     41s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/19 16:32:39     41s] Read 427 cells in library 'sky130_fd_sc_hd__ff_100C_1v95' 
[07/19 16:32:39     41s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/19 16:32:39     41s] late library set: libs_typical
[07/19 16:32:39     41s] early library set: libs_bc
[07/19 16:32:39     41s] Completed consistency checks. Status: Successful
[07/19 16:32:39     41s] Ending "PreSetAnalysisView" (total cpu=0:00:02.1, real=0:00:02.0, peak res=654.5M, current mem=593.7M)
[07/19 16:32:39     41s] *** End library_loading (cpu=0.03min, real=0.03min, mem=18.9M, fe_cpu=0.69min, fe_real=0.75min, fe_mem=672.5M) ***
[07/19 16:32:39     41s] % Begin Load netlist data ... (date=07/19 16:32:39, mem=593.7M)
[07/19 16:32:39     41s] *** Begin netlist parsing (mem=672.5M) ***
[07/19 16:32:39     41s] Created 427 new cells from 2 timing libraries.
[07/19 16:32:39     41s] Reading netlist ...
[07/19 16:32:39     41s] Backslashed names will retain backslash and a trailing blank character.
[07/19 16:32:39     41s] Reading verilogBinary netlist '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/vbin/sar_adc_controller.v.bin'
[07/19 16:32:39     41s] Reading binary database version 2 in 1-threaded mode
[07/19 16:32:39     41s] 
[07/19 16:32:39     41s] *** Memory Usage v#2 (Current mem = 682.465M, initial mem = 267.605M) ***
[07/19 16:32:39     41s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=682.5M) ***
[07/19 16:32:39     41s] % End Load netlist data ... (date=07/19 16:32:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=602.3M, current mem=602.3M)
[07/19 16:32:39     41s] Set top cell to sar_adc_controller.
[07/19 16:32:39     41s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/19 16:32:39     41s] late library set: libs_typical
[07/19 16:32:39     41s] early library set: libs_bc
[07/19 16:32:39     41s] Completed consistency checks. Status: Successful
[07/19 16:32:39     41s] Starting consistency checks on late and early library sets of delay corner 'delay_default'
[07/19 16:32:39     41s] late library set: libs_typical
[07/19 16:32:39     41s] early library set: libs_bc
[07/19 16:32:39     41s] Completed consistency checks. Status: Successful
[07/19 16:32:39     41s] Hooked 854 DB cells to tlib cells.
[07/19 16:32:39     41s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=614.6M, current mem=614.6M)
[07/19 16:32:39     41s] Starting recursive module instantiation check.
[07/19 16:32:39     41s] No recursion found.
[07/19 16:32:39     41s] Building hierarchical netlist for Cell sar_adc_controller ...
[07/19 16:32:39     41s] *** Netlist is unique.
[07/19 16:32:39     41s] Setting Std. cell height to 2720 DBU (smallest netlist inst).
[07/19 16:32:39     41s] ** info: there are 865 modules.
[07/19 16:32:39     41s] ** info: there are 84 stdCell insts.
[07/19 16:32:39     41s] 
[07/19 16:32:39     41s] *** Memory Usage v#2 (Current mem = 716.938M, initial mem = 267.605M) ***
[07/19 16:32:39     41s] *info: set bottom ioPad orient R0
[07/19 16:32:39     41s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/19 16:32:39     41s] Type 'man IMPFP-3961' for more detail.
[07/19 16:32:39     41s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[07/19 16:32:39     41s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[07/19 16:32:39     41s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[07/19 16:32:39     41s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[07/19 16:32:39     41s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[07/19 16:32:39     41s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[07/19 16:32:39     41s] Set Default Net Delay as 1000 ps.
[07/19 16:32:39     41s] Set Default Net Load as 0.5 pF. 
[07/19 16:32:39     41s] Set Default Input Pin Transition as 0.1 ps.
[07/19 16:32:39     42s] Loading preference file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[07/19 16:32:40     42s] ##  Process: 130           (User Set)               
[07/19 16:32:40     42s] ##     Node: (not set)                           
[07/19 16:32:40     42s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/19 16:32:40     42s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/19 16:32:40     42s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/19 16:32:40     42s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/19 16:32:40     42s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/19 16:32:40     42s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/19 16:32:40     42s] **WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
[07/19 16:32:40     42s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:32:40     42s] Effort level <high> specified for Reg2Reg path_group
[07/19 16:32:40     42s] **WARN: (IMPOPT-3602):	The specified path group name Reg2Out is not defined.
[07/19 16:32:40     42s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:32:40     42s] Effort level <low> specified for Reg2Out path_group
[07/19 16:32:40     42s] **WARN: (IMPOPT-3602):	The specified path group name Reg2ClkGate is not defined.
[07/19 16:32:40     42s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:32:40     42s] Effort level <low> specified for Reg2ClkGate path_group
[07/19 16:32:40     42s] **WARN: (IMPOPT-3602):	The specified path group name In2Reg is not defined.
[07/19 16:32:40     42s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:32:40     42s] Effort level <low> specified for In2Reg path_group
[07/19 16:32:40     42s] **WARN: (IMPOPT-3602):	The specified path group name In2Out is not defined.
[07/19 16:32:40     42s] Type 'man IMPOPT-3602' for more detail.
[07/19 16:32:40     42s] Effort level <low> specified for In2Out path_group
[07/19 16:32:40     42s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/19 16:32:40     42s] Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
[07/19 16:32:40     42s] Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
[07/19 16:32:40     42s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[07/19 16:32:40     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 16:32:40     42s] Change floorplan default-technical-site to 'unithd'.
[07/19 16:32:40     42s] Extraction setup Delayed 
[07/19 16:32:40     42s] *Info: initialize multi-corner CTS.
[07/19 16:32:40     42s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=834.3M, current mem=629.7M)
[07/19 16:32:40     42s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 16:32:40     42s] 
[07/19 16:32:40     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/19 16:32:40     42s] Summary for sequential cells identification: 
[07/19 16:32:40     42s]   Identified SBFF number: 45
[07/19 16:32:40     42s]   Identified MBFF number: 0
[07/19 16:32:40     42s]   Identified SB Latch number: 0
[07/19 16:32:40     42s]   Identified MB Latch number: 0
[07/19 16:32:40     42s]   Not identified SBFF number: 0
[07/19 16:32:40     42s]   Not identified MBFF number: 0
[07/19 16:32:40     42s]   Not identified SB Latch number: 0
[07/19 16:32:40     42s]   Not identified MB Latch number: 0
[07/19 16:32:40     42s]   Number of sequential cells which are not FFs: 23
[07/19 16:32:40     42s] Total number of combinational cells: 328
[07/19 16:32:40     42s] Total number of sequential cells: 68
[07/19 16:32:40     42s] Total number of tristate cells: 13
[07/19 16:32:40     42s] Total number of level shifter cells: 7
[07/19 16:32:40     42s] Total number of power gating cells: 0
[07/19 16:32:40     42s] Total number of isolation cells: 11
[07/19 16:32:40     42s] Total number of power switch cells: 0
[07/19 16:32:40     42s] Total number of pulse generator cells: 0
[07/19 16:32:40     42s] Total number of always on buffers: 0
[07/19 16:32:40     42s] Total number of retention cells: 0
[07/19 16:32:40     42s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[07/19 16:32:40     42s] Total number of usable buffers: 15
[07/19 16:32:40     42s] List of unusable buffers:
[07/19 16:32:40     42s] Total number of unusable buffers: 0
[07/19 16:32:40     42s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[07/19 16:32:40     42s] Total number of usable inverters: 16
[07/19 16:32:40     42s] List of unusable inverters:
[07/19 16:32:40     42s] Total number of unusable inverters: 0
[07/19 16:32:40     42s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[07/19 16:32:40     42s] Total number of identified usable delay cells: 15
[07/19 16:32:40     42s] List of identified unusable delay cells:
[07/19 16:32:40     42s] Total number of identified unusable delay cells: 0
[07/19 16:32:40     42s] 
[07/19 16:32:40     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/19 16:32:40     42s] 
[07/19 16:32:40     42s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:32:40     42s] 
[07/19 16:32:40     42s] TimeStamp Deleting Cell Server End ...
[07/19 16:32:40     42s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=847.3M, current mem=841.4M)
[07/19 16:32:40     42s] 
[07/19 16:32:40     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[07/19 16:32:40     42s] Summary for sequential cells identification: 
[07/19 16:32:40     42s]   Identified SBFF number: 45
[07/19 16:32:40     42s]   Identified MBFF number: 0
[07/19 16:32:40     42s]   Identified SB Latch number: 0
[07/19 16:32:40     42s]   Identified MB Latch number: 0
[07/19 16:32:40     42s]   Not identified SBFF number: 0
[07/19 16:32:40     42s]   Not identified MBFF number: 0
[07/19 16:32:40     42s]   Not identified SB Latch number: 0
[07/19 16:32:40     42s]   Not identified MB Latch number: 0
[07/19 16:32:40     42s]   Number of sequential cells which are not FFs: 23
[07/19 16:32:40     42s]  Visiting view : analysis_default
[07/19 16:32:40     42s]    : PowerDomain = none : Weighted F : unweighted  = 39.70 (1.000) with rcCorner = 0
[07/19 16:32:40     42s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:32:40     42s]  Visiting view : analysis_default
[07/19 16:32:40     42s]    : PowerDomain = none : Weighted F : unweighted  = 39.70 (1.000) with rcCorner = 0
[07/19 16:32:40     42s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[07/19 16:32:40     42s] 
[07/19 16:32:40     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[07/19 16:32:40     42s] Reading floorplan file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.fp.gz (mem = 926.6M).
[07/19 16:32:40     42s] % Begin Load floorplan data ... (date=07/19 16:32:40, mem=842.0M)
[07/19 16:32:42     42s] *info: reset 99 existing net BottomPreferredLayer and AvoidDetour
[07/19 16:32:42     42s] Deleting old partition specification.
[07/19 16:32:43     42s] Set FPlanBox to (0 0 80500 100640)
[07/19 16:32:43     42s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[07/19 16:32:43     42s] Type 'man IMPFP-3961' for more detail.
[07/19 16:32:43     42s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[07/19 16:32:43     42s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[07/19 16:32:43     42s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[07/19 16:32:43     42s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[07/19 16:32:43     42s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[07/19 16:32:43     42s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[07/19 16:32:43     42s]  ... processed partition successfully.
[07/19 16:32:43     42s] Reading binary special route file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.fp.spr.gz (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:31:37 2021, version: 1)
[07/19 16:32:43     42s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=844.7M, current mem=844.7M)
[07/19 16:32:43     42s] Extracting standard cell pins and blockage ...... 
[07/19 16:32:43     42s] Pin and blockage extraction finished
[07/19 16:32:43     42s] % End Load floorplan data ... (date=07/19 16:32:43, total cpu=0:00:00.1, real=0:00:03.0, peak res=844.7M, current mem=843.9M)
[07/19 16:32:43     42s] Reading congestion map file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.congmap.gz ...
[07/19 16:32:43     42s] % Begin Load SymbolTable ... (date=07/19 16:32:43, mem=844.1M)
[07/19 16:32:44     42s] % End Load SymbolTable ... (date=07/19 16:32:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=844.2M, current mem=844.2M)
[07/19 16:32:44     42s] Loading place ...
[07/19 16:32:44     43s] % Begin Load placement data ... (date=07/19 16:32:44, mem=844.2M)
[07/19 16:32:44     43s] Reading placement file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.place.gz.
[07/19 16:32:44     43s] ** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:31:37 2021, version# 2) ...
[07/19 16:32:44     43s] Read Views for adaptive view pruning ...
[07/19 16:32:44     43s] Read 0 views from Binary DB for adaptive view pruning
[07/19 16:32:44     43s] *** Checked 4 GNC rules.
[07/19 16:32:44     43s] *** applyConnectGlobalNets disabled.
[07/19 16:32:44     43s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=929.6M) ***
[07/19 16:32:44     43s] Total net length = 1.480e-01 (7.400e-02 7.400e-02) (ext = 0.000e+00)
[07/19 16:32:44     43s] % End Load placement data ... (date=07/19 16:32:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=844.6M, current mem=844.6M)
[07/19 16:32:46     43s] Reading PG file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Mon Jul 19 16:31:37 2021)
[07/19 16:32:46     43s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:02.0 mem=926.6M) ***
[07/19 16:32:46     43s] % Begin Load routing data ... (date=07/19 16:32:46, mem=844.7M)
[07/19 16:32:46     43s] Reading routing file - /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.gz.
[07/19 16:32:47     43s] Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:31:37 2021 Format: 20.1) ...
[07/19 16:32:47     43s] *** Total 99 nets are successfully restored.
[07/19 16:32:47     43s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=930.6M) ***
[07/19 16:32:47     43s] % End Load routing data ... (date=07/19 16:32:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=849.1M, current mem=848.1M)
[07/19 16:32:47     43s] Loading Drc markers ...
[07/19 16:32:48     43s] ... 34 markers are loaded ...
[07/19 16:32:48     43s] ... 0 geometry drc markers are loaded ...
[07/19 16:32:48     43s] ... 0 antenna drc markers are loaded ...
[07/19 16:32:48     43s] TAT_INFO: restoreCongMap REAL = 1 : CPU = 0 : MEM = 0.
[07/19 16:32:48     43s] Reading property file /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.prop
[07/19 16:32:48     43s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=935.6M) ***
[07/19 16:32:48     43s] Set Default Input Pin Transition as 0.1 ps.
[07/19 16:32:49     43s] eee: readRCCornerMetaData, file read unsuccessful: /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/extraction/extractionMetaData.gz
[07/19 16:32:49     43s] Extraction setup Started 
[07/19 16:32:49     43s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/19 16:32:49     43s] Reading Capacitance Table File /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
[07/19 16:32:49     43s] Process name: (null).
[07/19 16:32:49     43s] Allocated an empty WireEdgeEnlargement table in typical [6].
[07/19 16:32:49     43s] Allocated an empty WireEdgeEnlargement table in typical [6].
[07/19 16:32:49     43s] Importing multi-corner RC tables ... 
[07/19 16:32:49     43s] Summary of Active RC-Corners : 
[07/19 16:32:49     43s]  
[07/19 16:32:49     43s]  Analysis View: analysis_default
[07/19 16:32:49     43s]     RC-Corner Name        : typical
[07/19 16:32:49     43s]     RC-Corner Index       : 0
[07/19 16:32:49     43s]     RC-Corner Temperature : 25 Celsius
[07/19 16:32:49     43s]     RC-Corner Cap Table   : '/home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/12-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
[07/19 16:32:49     43s]     RC-Corner PreRoute Res Factor         : 1
[07/19 16:32:49     43s]     RC-Corner PreRoute Cap Factor         : 1
[07/19 16:32:49     43s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/19 16:32:49     43s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/19 16:32:49     43s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/19 16:32:49     43s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/19 16:32:49     43s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/19 16:32:49     43s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/19 16:32:49     43s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/19 16:32:49     43s] LayerId::1 widthSet size::4
[07/19 16:32:49     43s] LayerId::2 widthSet size::4
[07/19 16:32:49     43s] LayerId::3 widthSet size::5
[07/19 16:32:49     43s] LayerId::4 widthSet size::4
[07/19 16:32:49     43s] LayerId::5 widthSet size::5
[07/19 16:32:49     43s] LayerId::6 widthSet size::2
[07/19 16:32:49     43s] Updating RC grid for preRoute extraction ...
[07/19 16:32:49     43s] Initializing multi-corner capacitance tables ... 
[07/19 16:32:49     43s] Initializing multi-corner resistance tables ...
[07/19 16:32:49     43s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:32:49     43s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[07/19 16:32:49     43s] Start generating vias ..
[07/19 16:32:49     43s] #create default rule from bind_ndr_rule rule=0x2b51a07d4320 0x2b51b7feefc0
[07/19 16:32:49     43s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[07/19 16:32:49     43s] #Skip building auto via since it is not turned on.
[07/19 16:32:49     43s] Extracting standard cell pins and blockage ...... 
[07/19 16:32:49     43s] Pin and blockage extraction finished
[07/19 16:32:49     43s] Via generation completed.
[07/19 16:32:49     43s] % Begin Load power constraints ... (date=07/19 16:32:49, mem=854.8M)
[07/19 16:32:49     43s] % End Load power constraints ... (date=07/19 16:32:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=854.9M, current mem=854.9M)
[07/19 16:32:49     43s] % Begin load AAE data ... (date=07/19 16:32:49, mem=895.6M)
[07/19 16:32:50     44s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[07/19 16:32:50     44s] AAE DB initialization (MEM=1001.11 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/19 16:32:50     44s] % End load AAE data ... (date=07/19 16:32:50, total cpu=0:00:00.6, real=0:00:01.0, peak res=901.0M, current mem=901.0M)
[07/19 16:32:50     44s] 
[07/19 16:32:50     44s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:32:50     44s] 
[07/19 16:32:50     44s] TimeStamp Deleting Cell Server End ...
[07/19 16:32:50     44s] 
[07/19 16:32:50     44s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[07/19 16:32:50     44s] Summary for sequential cells identification: 
[07/19 16:32:50     44s]   Identified SBFF number: 45
[07/19 16:32:50     44s]   Identified MBFF number: 0
[07/19 16:32:50     44s]   Identified SB Latch number: 0
[07/19 16:32:50     44s]   Identified MB Latch number: 0
[07/19 16:32:50     44s]   Not identified SBFF number: 0
[07/19 16:32:50     44s]   Not identified MBFF number: 0
[07/19 16:32:50     44s]   Not identified SB Latch number: 0
[07/19 16:32:50     44s]   Not identified MB Latch number: 0
[07/19 16:32:50     44s]   Number of sequential cells which are not FFs: 23
[07/19 16:32:50     44s] Total number of combinational cells: 328
[07/19 16:32:50     44s] Total number of sequential cells: 68
[07/19 16:32:50     44s] Total number of tristate cells: 13
[07/19 16:32:50     44s] Total number of level shifter cells: 7
[07/19 16:32:50     44s] Total number of power gating cells: 0
[07/19 16:32:50     44s] Total number of isolation cells: 11
[07/19 16:32:50     44s] Total number of power switch cells: 0
[07/19 16:32:50     44s] Total number of pulse generator cells: 0
[07/19 16:32:50     44s] Total number of always on buffers: 0
[07/19 16:32:50     44s] Total number of retention cells: 0
[07/19 16:32:50     44s] List of usable buffers: sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__buf_16 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8
[07/19 16:32:50     44s] Total number of usable buffers: 15
[07/19 16:32:50     44s] List of unusable buffers:
[07/19 16:32:50     44s] Total number of unusable buffers: 0
[07/19 16:32:50     44s] List of usable inverters: sky130_fd_sc_hd__bufinv_16 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__inv_8
[07/19 16:32:50     44s] Total number of usable inverters: 16
[07/19 16:32:50     44s] List of unusable inverters:
[07/19 16:32:50     44s] Total number of unusable inverters: 0
[07/19 16:32:50     44s] List of identified usable delay cells: sky130_fd_sc_hd__bufbuf_16 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1
[07/19 16:32:50     44s] Total number of identified usable delay cells: 15
[07/19 16:32:50     44s] List of identified unusable delay cells:
[07/19 16:32:50     44s] Total number of identified unusable delay cells: 0
[07/19 16:32:50     44s] 
[07/19 16:32:50     44s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[07/19 16:32:50     44s] 
[07/19 16:32:50     44s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:32:50     44s] 
[07/19 16:32:50     44s] TimeStamp Deleting Cell Server End ...
[07/19 16:32:50     44s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
[07/19 16:32:50     44s] timing_enable_default_delay_arc
[07/19 16:32:50     44s] #% End load design ... (date=07/19 16:32:50, total cpu=0:00:06.2, real=0:00:15.0, peak res=926.1M, current mem=901.1M)
[07/19 16:32:50     44s] 
[07/19 16:32:50     44s] *** Summary of all messages that are not suppressed in this session:
[07/19 16:32:50     44s] Severity  ID               Count  Summary                                  
[07/19 16:32:50     44s] WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/19 16:32:50     44s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/19 16:32:50     44s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[07/19 16:32:50     44s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[07/19 16:32:50     44s] WARNING   IMPOPT-3602          5  The specified path group name %s is not ...
[07/19 16:32:50     44s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/19 16:32:50     44s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[07/19 16:32:50     44s] WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
[07/19 16:32:50     44s] *** Message Summary: 37 warning(s), 0 error(s)
[07/19 16:32:50     44s] 
[07/19 16:32:50     44s] <CMD> setDistributeHost -local
[07/19 16:32:50     44s] The timeout for a remote job to respond is 3600 seconds.
[07/19 16:32:50     44s] Submit command for task runs will be: local
[07/19 16:32:50     44s] <CMD> setMultiCpuUsage -localCpu 16
[07/19 16:32:50     44s] <FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[07/19 16:32:50     44s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[07/19 16:32:50     44s] ### Start verbose source output (echo mode) for 'scripts/setup-optmode.tcl' ...
[07/19 16:32:50     44s] # puts "Info: Useful skew = $::env(useful_skew)"
# if { $::env(useful_skew) } {
  setOptMode -usefulSkew       true
  setOptMode -usefulSkewPreCTS true
} else {
  setOptMode -usefulSkew      false
}
<CMD> setOptMode -usefulSkew true
[07/19 16:32:50     44s] <CMD> setOptMode -usefulSkewPreCTS true
[07/19 16:32:50     44s] ### End verbose source output for 'scripts/setup-optmode.tcl'.
[07/19 16:32:50     44s] ### Start verbose source output (echo mode) for 'scripts/setup-cellpad.tcl' ...
[07/19 16:32:50     44s] # if {[info exists ADK_CELLS_TO_BE_PADDED]} {
    specifyCellPad $ADK_CELLS_TO_BE_PADDED $::env(cell_padding)
} else {
    specifyCellPad *DFF* $::env(cell_padding)
}
<CMD> specifyCellPad *DFF* 2
[07/19 16:32:50     44s] **WARN: (IMPSYC-756):	Found no cell matching wildcard "*DFF*".Added padding to 0 cells.
[07/19 16:32:50     44s] # reportCellPad -file $vars(rpt_dir)/$vars(step).cellpad.rpt
<CMD> reportCellPad -file reports/debug.cellpad.rpt
[07/19 16:32:50     44s] Total 0 cells have padding.
[07/19 16:32:50     44s] Generated cell padding report file: reports/debug.cellpad.rpt
[07/19 16:32:50     44s] ### End verbose source output for 'scripts/setup-cellpad.tcl'.
[07/19 16:32:50     44s] ### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
[07/19 16:32:50     44s] # source -verbose innovus-foundation-flow/INNOVUS/run_place.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_place.tcl' ...
[07/19 16:32:50     44s] # if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
<CMD> setDistributeHost -local
[07/19 16:32:50     44s] The timeout for a remote job to respond is 3600 seconds.
[07/19 16:32:50     44s] Submit command for task runs will be: local
[07/19 16:32:50     44s] # setMultiCpuUsage -localCpu 16
<CMD> setMultiCpuUsage -localCpu 16
[07/19 16:32:50     44s] # if {$vars(restore_design)} { # <BEGIN TAG> place,restore_design

# <begin tag place,restore_design,skip>
#
# restoreDesign checkpoints/init.enc.dat sar_adc_controller
#
# <end tag place,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[07/19 16:32:50     44s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[07/19 16:32:51     44s] # set vars(step) place
# set vars(place,start_time) [clock seconds]
# um::push_snapshot_stack
<CMD> um::push_snapshot_stack
[07/19 16:32:51     44s] # setDesignMode -process 130 -powerEffort high
<CMD> setDesignMode -process 130 -powerEffort high
[07/19 16:32:51     44s] ##  Process: 130           (User Set)               
[07/19 16:32:51     44s] ##     Node: (not set)                           
[07/19 16:32:51     44s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/19 16:32:51     44s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/19 16:32:51     44s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/19 16:32:51     44s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/19 16:32:51     44s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/19 16:32:51     44s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/19 16:32:51     44s] # setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation
[07/19 16:32:51     44s] # setPlaceMode -place_global_cong_effort medium \
   -place_global_clock_gate_aware true \
   -place_global_place_io_pins false
<CMD> setPlaceMode -place_global_cong_effort medium -place_global_clock_gate_aware true -place_global_place_io_pins false
[07/19 16:32:51     44s] # setOptMode -fixFanoutLoad true
<CMD> setOptMode -fixFanoutLoad true
[07/19 16:32:51     44s] # Puts "<FF> RUNNING PLACEMENT ..."
<FF> RUNNING PLACEMENT ...
[07/19 16:32:51     44s] # puts "<FF> Plugin -> pre_place_tcl"
# place_opt_design -out_dir reports -prefix place
<CMD> place_opt_design -out_dir reports -prefix place
[07/19 16:32:51     44s] **INFO: User settings:
[07/19 16:32:51     44s] setDesignMode -powerEffort                   high
[07/19 16:32:51     44s] setDesignMode -process                       130
[07/19 16:32:51     44s] setDesignMode -topRoutingLayer               met5
[07/19 16:32:51     44s] setExtractRCMode -coupling_c_th              0.4
[07/19 16:32:51     44s] setExtractRCMode -engine                     preRoute
[07/19 16:32:51     44s] setExtractRCMode -relative_c_th              1
[07/19 16:32:51     44s] setExtractRCMode -total_c_th                 0
[07/19 16:32:51     44s] setDelayCalMode -enable_high_fanout          true
[07/19 16:32:51     44s] setDelayCalMode -eng_copyNetPropToNewNet     true
[07/19 16:32:51     44s] setDelayCalMode -engine                      aae
[07/19 16:32:51     44s] setDelayCalMode -ignoreNetLoad               false
[07/19 16:32:51     44s] setDelayCalMode -socv_accuracy_mode          low
[07/19 16:32:51     44s] setOptMode -fixFanoutLoad                    true
[07/19 16:32:51     44s] setOptMode -timeDesignCompressReports        false
[07/19 16:32:51     44s] setOptMode -usefulSkew                       true
[07/19 16:32:51     44s] setOptMode -usefulSkewPreCTS                 true
[07/19 16:32:51     44s] setPlaceMode -MXPBoundaryLevel               7
[07/19 16:32:51     44s] setPlaceMode -MXPConstraintFile              {}
[07/19 16:32:51     44s] setPlaceMode -MXPControlSetting              0
[07/19 16:32:51     44s] setPlaceMode -MXPLogicHierAware              0
[07/19 16:32:51     44s] setPlaceMode -MXPPreplaceSetting             5
[07/19 16:32:51     44s] setPlaceMode -MXPRefineSetting               17
[07/19 16:32:51     44s] setPlaceMode -place_global_clock_gate_aware  true
[07/19 16:32:51     44s] setPlaceMode -place_global_cong_effort       medium
[07/19 16:32:51     44s] setPlaceMode -place_global_place_io_pins     false
[07/19 16:32:51     44s] setPlaceMode -timingDriven                   true
[07/19 16:32:51     44s] setAnalysisMode -analysisType                onChipVariation
[07/19 16:32:51     44s] setAnalysisMode -checkType                   setup
[07/19 16:32:51     44s] setAnalysisMode -clkSrcPath                  false
[07/19 16:32:51     44s] setAnalysisMode -clockPropagation            forcedIdeal
[07/19 16:32:51     44s] setAnalysisMode -virtualIPO                  false
[07/19 16:32:51     44s] setRouteMode -earlyGlobalMaxRouteLayer       6
[07/19 16:32:51     44s] 
[07/19 16:32:51     44s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:45.0/0:00:53.9 (0.8), mem = 1001.1M
[07/19 16:32:51     45s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/19 16:32:51     45s] *** Starting GigaPlace ***
[07/19 16:32:51     45s] #optDebug: fT-E <X 2 3 1 0>
[07/19 16:32:51     45s] OPERPROF: Starting DPlace-Init at level 1, MEM:1001.1M
[07/19 16:32:51     45s] z: 1, totalTracks: 1
[07/19 16:32:51     45s] z: 3, totalTracks: 1
[07/19 16:32:51     45s] z: 5, totalTracks: 1
[07/19 16:32:51     45s] #spOpts: N=130 
[07/19 16:32:51     45s] # Building sar_adc_controller llgBox search-tree.
[07/19 16:32:51     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1001.1M
[07/19 16:32:51     45s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1001.1M
[07/19 16:32:51     45s] Core basic site is unithd
[07/19 16:32:51     45s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1001.1M
[07/19 16:32:51     45s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.017, MEM:1003.1M
[07/19 16:32:51     45s] Use non-trimmed site array because memory saving is not enough.
[07/19 16:32:51     45s] SiteArray: non-trimmed site array dimensions = 16 x 49
[07/19 16:32:51     45s] SiteArray: use 16,384 bytes
[07/19 16:32:51     45s] SiteArray: current memory after site array memory allocation 1003.1M
[07/19 16:32:51     45s] SiteArray: FP blocked sites are writable
[07/19 16:32:51     45s] Estimated cell power/ground rail width = 0.552 um
[07/19 16:32:51     45s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:32:51     45s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1003.1M
[07/19 16:32:51     45s] Process 78 wires and vias for routing blockage analysis
[07/19 16:32:51     45s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.013, MEM:1003.1M
[07/19 16:32:51     45s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.056, MEM:1003.1M
[07/19 16:32:51     45s] OPERPROF:     Starting CMU at level 3, MEM:1003.1M
[07/19 16:32:51     45s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1003.1M
[07/19 16:32:51     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.058, MEM:1003.1M
[07/19 16:32:51     45s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1003.1MB).
[07/19 16:32:51     45s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.138, MEM:1003.1M
[07/19 16:32:51     45s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1003.1M
[07/19 16:32:51     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1003.1M
[07/19 16:32:51     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1003.1M
[07/19 16:32:51     45s] All LLGs are deleted
[07/19 16:32:51     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1003.1M
[07/19 16:32:51     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1003.1M
[07/19 16:32:51     45s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:989.1M
[07/19 16:32:51     45s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:00:45.2/0:00:54.1 (0.8), mem = 989.1M
[07/19 16:32:51     45s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 16:32:51     45s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 21, percentage of missing scan cell = 0.00% (0 / 21)
[07/19 16:32:51     45s] no activity file in design. spp won't run.
[07/19 16:32:51     45s] ### Time Record (colorize_geometry) is installed.
[07/19 16:32:51     45s] #Start colorize_geometry on Mon Jul 19 16:32:51 2021
[07/19 16:32:51     45s] #
[07/19 16:32:51     45s] ### Time Record (Pre Callback) is installed.
[07/19 16:32:51     45s] ### Time Record (Pre Callback) is uninstalled.
[07/19 16:32:51     45s] ### Time Record (DB Import) is installed.
[07/19 16:32:51     45s] #create default rule from bind_ndr_rule rule=0x2b51a07d4320 0x2b51b80e4fc0
[07/19 16:32:52     45s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 does not have physical port.
[07/19 16:32:52     45s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 does not have physical port.
[07/19 16:32:52     45s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 does not have physical port.
[07/19 16:32:52     45s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 does not have physical port.
[07/19 16:32:52     45s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 does not have physical port.
[07/19 16:32:52     45s] #WARNING (NRDB-733) PIN VNB in CELL_VIEW sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 does not have physical port.
[07/19 16:32:52     46s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[07/19 16:32:52     46s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[07/19 16:32:52     46s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=996636007 placement=133892440 pin_access=1 inst_pattern=1 halo=0
[07/19 16:32:52     46s] ### Time Record (DB Import) is uninstalled.
[07/19 16:32:52     46s] ### Time Record (DB Export) is installed.
[07/19 16:32:52     46s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=996636007 placement=133892440 pin_access=1 inst_pattern=1 halo=0
[07/19 16:32:52     46s] ### Time Record (DB Export) is uninstalled.
[07/19 16:32:52     46s] ### Time Record (Post Callback) is installed.
[07/19 16:32:52     46s] ### Time Record (Post Callback) is uninstalled.
[07/19 16:32:52     46s] #
[07/19 16:32:52     46s] #colorize_geometry statistics:
[07/19 16:32:52     46s] #Cpu time = 00:00:01
[07/19 16:32:52     46s] #Elapsed time = 00:00:01
[07/19 16:32:52     46s] #Increased memory = 23.46 (MB)
[07/19 16:32:52     46s] #Total memory = 922.71 (MB)
[07/19 16:32:52     46s] #Peak memory = 926.15 (MB)
[07/19 16:32:52     46s] #Number of warnings = 8
[07/19 16:32:52     46s] #Total number of warnings = 9
[07/19 16:32:52     46s] #Number of fails = 0
[07/19 16:32:52     46s] #Total number of fails = 0
[07/19 16:32:52     46s] #Complete colorize_geometry on Mon Jul 19 16:32:52 2021
[07/19 16:32:52     46s] #
[07/19 16:32:52     46s] ### Time Record (colorize_geometry) is uninstalled.
[07/19 16:32:52     46s] ### 
[07/19 16:32:52     46s] ###   Scalability Statistics
[07/19 16:32:52     46s] ### 
[07/19 16:32:52     46s] ### ------------------------+----------------+----------------+----------------+
[07/19 16:32:52     46s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/19 16:32:52     46s] ### ------------------------+----------------+----------------+----------------+
[07/19 16:32:52     46s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/19 16:32:52     46s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/19 16:32:52     46s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[07/19 16:32:52     46s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/19 16:32:52     46s] ###   Entire Command        |        00:00:01|        00:00:01|             1.1|
[07/19 16:32:52     46s] ### ------------------------+----------------+----------------+----------------+
[07/19 16:32:52     46s] ### 
[07/19 16:32:52     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.2 mem=1004.1M
[07/19 16:32:52     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.2 mem=1004.1M
[07/19 16:32:52     46s] *** Start deleteBufferTree ***
[07/19 16:32:52     46s] Total CPU(s) requested: 16
[07/19 16:32:52     46s] Total CPU(s) enabled with current License(s): 8
[07/19 16:32:52     46s] Current free CPU(s): 8
[07/19 16:32:52     46s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[07/19 16:32:52     46s] Total CPU(s) now enabled: 16
[07/19 16:32:52     46s] Multithreaded Timing Analysis is initialized with 16 threads
[07/19 16:32:52     46s] 
[07/19 16:32:52     46s] Info: Detect buffers to remove automatically.
[07/19 16:32:52     46s] Analyzing netlist ...
[07/19 16:32:52     46s] Updating netlist
[07/19 16:32:52     46s] 
[07/19 16:32:52     46s] *summary: 0 instances (buffers/inverters) removed
[07/19 16:32:52     46s] *** Finish deleteBufferTree (0:00:00.3) ***
[07/19 16:32:52     46s] 
[07/19 16:32:52     46s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
[07/19 16:32:52     46s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1015.4M
[07/19 16:32:52     46s] Deleted 0 physical inst  (cell - / prefix -).
[07/19 16:32:52     46s] Did not delete 43 physical insts as they were marked preplaced.
[07/19 16:32:52     46s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1015.4M
[07/19 16:32:52     46s] INFO: #ExclusiveGroups=0
[07/19 16:32:52     46s] INFO: There are no Exclusive Groups.
[07/19 16:32:52     46s] No user-set net weight.
[07/19 16:32:52     46s] Net fanout histogram:
[07/19 16:32:52     46s] 2		: 62 (70.5%) nets
[07/19 16:32:52     46s] 3		: 19 (21.6%) nets
[07/19 16:32:52     46s] 4     -	14	: 5 (5.7%) nets
[07/19 16:32:52     46s] 15    -	39	: 2 (2.3%) nets
[07/19 16:32:52     46s] 40    -	79	: 0 (0.0%) nets
[07/19 16:32:52     46s] 80    -	159	: 0 (0.0%) nets
[07/19 16:32:52     46s] 160   -	319	: 0 (0.0%) nets
[07/19 16:32:52     46s] 320   -	639	: 0 (0.0%) nets
[07/19 16:32:52     46s] 640   -	1279	: 0 (0.0%) nets
[07/19 16:32:52     46s] 1280  -	2559	: 0 (0.0%) nets
[07/19 16:32:52     46s] 2560  -	5119	: 0 (0.0%) nets
[07/19 16:32:52     46s] 5120+		: 0 (0.0%) nets
[07/19 16:32:52     46s] no activity file in design. spp won't run.
[07/19 16:32:52     46s] Options: timingDriven powerDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[07/19 16:32:52     46s] Scan chains were not defined.
[07/19 16:32:52     46s] z: 1, totalTracks: 1
[07/19 16:32:52     46s] z: 3, totalTracks: 1
[07/19 16:32:52     46s] z: 5, totalTracks: 1
[07/19 16:32:52     46s] #spOpts: N=130 minPadR=1.1 
[07/19 16:32:52     46s] #std cell=127 (43 fixed + 84 movable) #buf cell=0 #inv cell=12 #block=0 (0 floating + 0 preplaced)
[07/19 16:32:52     46s] #ioInst=0 #net=88 #term=257 #term/net=2.92, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=14
[07/19 16:32:52     46s] stdCell: 127 single + 0 double + 0 multi
[07/19 16:32:52     46s] Total standard cell length = 0.2870 (mm), area = 0.0008 (mm^2)
[07/19 16:32:52     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1015.4M
[07/19 16:32:52     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1015.4M
[07/19 16:32:52     46s] Core basic site is unithd
[07/19 16:32:52     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1015.4M
[07/19 16:32:52     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.140, REAL:0.023, MEM:1047.4M
[07/19 16:32:52     46s] SiteArray: non-trimmed site array dimensions = 16 x 49
[07/19 16:32:52     46s] SiteArray: use 16,384 bytes
[07/19 16:32:52     46s] SiteArray: current memory after site array memory allocation 1047.4M
[07/19 16:32:52     46s] SiteArray: FP blocked sites are writable
[07/19 16:32:52     46s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:32:52     46s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1047.4M
[07/19 16:32:52     46s] Process 78 wires and vias for routing blockage analysis
[07/19 16:32:52     46s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.040, REAL:0.013, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.190, REAL:0.050, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.190, REAL:0.051, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF: Starting pre-place ADS at level 1, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1047.4M
[07/19 16:32:52     46s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:1047.4M
[07/19 16:32:52     46s] ADSU 0.784 -> 0.847. GS 21.760
[07/19 16:32:52     46s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.002, MEM:1047.4M
[07/19 16:32:52     46s] Average module density = 0.847.
[07/19 16:32:52     46s] Density for the design = 0.847.
[07/19 16:32:52     46s]        = stdcell_area 581 sites (727 um^2) / alloc_area 686 sites (858 um^2).
[07/19 16:32:52     46s] Pin Density = 0.3278.
[07/19 16:32:52     46s]             = total # of pins 257 / total area 784.
[07/19 16:32:52     46s] OPERPROF: Starting spMPad at level 1, MEM:1015.4M
[07/19 16:32:52     46s] OPERPROF:   Starting spContextMPad at level 2, MEM:1015.4M
[07/19 16:32:52     46s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1015.4M
[07/19 16:32:52     46s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1015.4M
[07/19 16:32:52     46s] Initial padding reaches pin density 0.667 for top
[07/19 16:32:52     46s] InitPadU 0.847 -> 0.898 for top
[07/19 16:32:52     46s] Enabling multi-CPU acceleration with 16 CPU(s) for placement
[07/19 16:32:52     46s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1015.4M
[07/19 16:32:52     46s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1015.4M
[07/19 16:32:52     46s] === lastAutoLevel = 5 
[07/19 16:32:52     46s] Init WL Bound For Global Placement... 
[07/19 16:32:52     46s] OPERPROF: Starting spInitNetWt at level 1, MEM:1015.4M
[07/19 16:32:52     46s] no activity file in design. spp won't run.
[07/19 16:32:52     46s] no activity file in design. spp won't run.
[07/19 16:32:52     46s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[07/19 16:32:52     46s] no activity file in design. spp won't run.
[07/19 16:32:52     46s] [spp] 0
[07/19 16:32:52     46s] no activity file in design. spp won't run.
[07/19 16:32:52     46s] [adp] 1:1:1:2
[07/19 16:32:52     46s] no activity file in design. spp won't run.
[07/19 16:32:52     46s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.001, MEM:1015.4M
[07/19 16:32:52     46s] Clock gating cells determined by native netlist tracing.
[07/19 16:32:52     46s] no activity file in design. spp won't run.
[07/19 16:32:52     46s] no activity file in design. spp won't run.
[07/19 16:32:52     46s] OPERPROF: Starting npMain at level 1, MEM:1015.4M
[07/19 16:32:53     46s] OPERPROF:   Starting npPlace at level 2, MEM:1280.6M
[07/19 16:32:53     46s] Iteration  1: Total net bbox = 1.583e+03 (8.10e+02 7.72e+02)
[07/19 16:32:53     46s]               Est.  stn bbox = 1.696e+03 (8.43e+02 8.54e+02)
[07/19 16:32:53     46s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1056.5M
[07/19 16:32:53     46s] Iteration  2: Total net bbox = 1.583e+03 (8.10e+02 7.72e+02)
[07/19 16:32:53     46s]               Est.  stn bbox = 1.696e+03 (8.43e+02 8.54e+02)
[07/19 16:32:53     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1056.5M
[07/19 16:32:53     46s] OPERPROF:     Starting InitSKP at level 3, MEM:1282.0M
[07/19 16:32:53     46s] 
[07/19 16:32:53     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 16:32:53     46s] TLC MultiMap info (StdDelay):
[07/19 16:32:53     46s]   : delay_default + libs_typical + 1 + no RcCorner := 31.1ps
[07/19 16:32:53     46s]   : delay_default + libs_typical + 1 + typical := 44ps
[07/19 16:32:53     46s]  Setting StdDelay to: 44ps
[07/19 16:32:53     46s] 
[07/19 16:32:53     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 16:32:53     46s] 
[07/19 16:32:53     46s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:32:53     46s] 
[07/19 16:32:53     46s] TimeStamp Deleting Cell Server End ...
[07/19 16:32:53     46s] 
[07/19 16:32:53     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 16:32:53     46s] TLC MultiMap info (StdDelay):
[07/19 16:32:53     46s]   : delay_default + libs_typical + 1 + no RcCorner := 31.1ps
[07/19 16:32:53     46s]   : delay_default + libs_typical + 1 + typical := 44ps
[07/19 16:32:53     46s]  Setting StdDelay to: 44ps
[07/19 16:32:53     46s] 
[07/19 16:32:53     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 16:32:55     48s] 
[07/19 16:32:55     48s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:32:55     48s] 
[07/19 16:32:55     48s] TimeStamp Deleting Cell Server End ...
[07/19 16:32:55     48s] 
[07/19 16:32:55     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 16:32:55     48s] TLC MultiMap info (StdDelay):
[07/19 16:32:55     48s]   : delay_default + libs_typical + 1 + no RcCorner := 31.1ps
[07/19 16:32:55     48s]   : delay_default + libs_typical + 1 + typical := 44ps
[07/19 16:32:55     48s]  Setting StdDelay to: 44ps
[07/19 16:32:55     48s] 
[07/19 16:32:55     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 16:32:56     49s] *** Finished SKP initialization (cpu=0:00:03.1, real=0:00:03.0)***
[07/19 16:32:56     49s] OPERPROF:     Finished InitSKP at level 3, CPU:3.090, REAL:2.469, MEM:2102.5M
[07/19 16:32:56     51s] exp_mt_sequential is set from setPlaceMode option to 1
[07/19 16:32:56     51s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=16)
[07/19 16:32:56     51s] place_exp_mt_interval set to default 32
[07/19 16:32:56     51s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/19 16:32:57     52s] Iteration  3: Total net bbox = 1.068e+03 (4.99e+02 5.69e+02)
[07/19 16:32:57     52s]               Est.  stn bbox = 1.177e+03 (5.26e+02 6.50e+02)
[07/19 16:32:57     52s]               cpu = 0:00:05.5 real = 0:00:04.0 mem = 2316.6M
[07/19 16:32:58     56s] Iteration  4: Total net bbox = 1.317e+03 (6.61e+02 6.57e+02)
[07/19 16:32:58     56s]               Est.  stn bbox = 1.479e+03 (7.10e+02 7.70e+02)
[07/19 16:32:58     56s]               cpu = 0:00:04.0 real = 0:00:01.0 mem = 2316.6M
[07/19 16:32:58     56s] Iteration  5: Total net bbox = 1.317e+03 (6.61e+02 6.57e+02)
[07/19 16:32:58     56s]               Est.  stn bbox = 1.479e+03 (7.10e+02 7.70e+02)
[07/19 16:32:58     56s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2316.6M
[07/19 16:32:58     56s] OPERPROF:   Finished npPlace at level 2, CPU:9.700, REAL:4.608, MEM:2060.5M
[07/19 16:32:58     56s] OPERPROF: Finished npMain at level 1, CPU:9.740, REAL:5.641, MEM:2060.5M
[07/19 16:32:58     56s] [adp] clock
[07/19 16:32:58     56s] [adp] weight, nr nets, wire length
[07/19 16:32:58     56s] [adp]      0        2  131.208000
[07/19 16:32:58     56s] [adp] data
[07/19 16:32:58     56s] [adp] weight, nr nets, wire length
[07/19 16:32:58     56s] [adp]      0       86  1287.833000
[07/19 16:32:58     56s] [adp] 0.000000|0.000000|0.000000
[07/19 16:32:58     56s] Iteration  6: Total net bbox = 1.419e+03 (7.54e+02 6.65e+02)
[07/19 16:32:58     56s]               Est.  stn bbox = 1.582e+03 (8.04e+02 7.78e+02)
[07/19 16:32:58     56s]               cpu = 0:00:09.7 real = 0:00:06.0 mem = 2060.5M
[07/19 16:32:58     56s] Clear WL Bound Manager after Global Placement... 
[07/19 16:32:58     56s] Finished Global Placement (cpu=0:00:09.7, real=0:00:06.0, mem=2060.5M)
[07/19 16:32:58     56s] Placement multithread real runtime: 0:00:06.0 with 16 threads.
[07/19 16:32:58     56s] Keep Tdgp Graph and DB for later use
[07/19 16:32:58     56s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[07/19 16:32:58     56s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2060.5M
[07/19 16:32:58     56s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2060.5M
[07/19 16:32:58     56s] Solver runtime cpu: 0:00:04.2 real: 0:00:01.2
[07/19 16:32:58     56s] Core Placement runtime cpu: 0:00:09.7 real: 0:00:06.0
[07/19 16:32:58     56s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/19 16:32:58     56s] Type 'man IMPSP-9025' for more detail.
[07/19 16:32:58     56s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2060.5M
[07/19 16:32:58     56s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2060.5M
[07/19 16:32:58     56s] z: 1, totalTracks: 1
[07/19 16:32:58     56s] z: 3, totalTracks: 1
[07/19 16:32:58     56s] z: 5, totalTracks: 1
[07/19 16:32:58     56s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:32:58     56s] All LLGs are deleted
[07/19 16:32:58     56s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2060.5M
[07/19 16:32:58     56s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2060.5M
[07/19 16:32:58     56s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2060.5M
[07/19 16:32:58     56s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2060.5M
[07/19 16:32:58     56s] Core basic site is unithd
[07/19 16:32:58     56s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2060.5M
[07/19 16:32:58     56s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.030, REAL:0.013, MEM:2060.5M
[07/19 16:32:58     56s] Fast DP-INIT is on for default
[07/19 16:32:58     56s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:32:58     56s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.050, REAL:0.026, MEM:2060.5M
[07/19 16:32:58     56s] OPERPROF:       Starting CMU at level 4, MEM:2060.5M
[07/19 16:32:58     56s] OPERPROF:       Finished CMU at level 4, CPU:0.020, REAL:0.013, MEM:2063.6M
[07/19 16:32:58     56s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.040, MEM:2063.6M
[07/19 16:32:58     56s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2063.6MB).
[07/19 16:32:58     56s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.046, MEM:2063.6M
[07/19 16:32:58     56s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.046, MEM:2063.6M
[07/19 16:32:58     56s] TDRefine: refinePlace mode is spiral
[07/19 16:32:58     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14545.1
[07/19 16:32:58     56s] OPERPROF: Starting RefinePlace at level 1, MEM:2063.6M
[07/19 16:32:58     56s] *** Starting refinePlace (0:00:56.5 mem=2063.6M) ***
[07/19 16:32:58     56s] Total net bbox length = 1.419e+03 (7.542e+02 6.648e+02) (ext = 6.981e+02)
[07/19 16:32:58     56s] # spcSbClkGt: 1
[07/19 16:32:58     56s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:32:58     56s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2063.6M
[07/19 16:32:58     56s] Starting refinePlace ...
[07/19 16:32:58     56s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/19 16:32:58     56s] ** Cut row section cpu time 0:00:00.0.
[07/19 16:32:58     56s]    Spread Effort: high, standalone mode, useDDP on.
[07/19 16:32:58     56s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2063.6MB) @(0:00:56.5 - 0:00:56.5).
[07/19 16:32:58     56s] Move report: preRPlace moves 84 insts, mean move: 2.05 um, max move: 6.42 um 
[07/19 16:32:58     56s] 	Max move on inst (dac_mask_reg_6_): (44.16, 35.74) --> (44.16, 42.16)
[07/19 16:32:58     56s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
[07/19 16:32:58     56s] 	Violation at original loc: Placement Blockage Violation
[07/19 16:32:58     56s] wireLenOptFixPriorityInst 0 inst fixed
[07/19 16:32:58     56s] tweakage running in 16 threads.
[07/19 16:32:58     56s] Placement tweakage begins.
[07/19 16:32:58     56s] wire length = 1.630e+03
[07/19 16:32:58     56s] wire length = 1.527e+03
[07/19 16:32:58     56s] Placement tweakage ends.
[07/19 16:32:58     56s] Move report: tweak moves 28 insts, mean move: 2.06 um, max move: 6.40 um 
[07/19 16:32:58     56s] 	Max move on inst (U18): (37.26, 66.64) --> (33.58, 63.92)
[07/19 16:32:58     56s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2063.6MB) @(0:00:56.5 - 0:00:56.7).
[07/19 16:32:58     56s] 
[07/19 16:32:58     56s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:32:58     56s] Move report: legalization moves 51 insts, mean move: 4.36 um, max move: 24.14 um spiral
[07/19 16:32:58     56s] 	Max move on inst (clk_gate_dac_select_bits_reg/latch): (34.50, 44.88) --> (42.32, 61.20)
[07/19 16:32:58     56s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2063.6MB) @(0:00:56.7 - 0:00:56.7).
[07/19 16:32:58     56s] Move report: Detail placement moves 84 insts, mean move: 4.39 um, max move: 21.98 um 
[07/19 16:32:58     56s] 	Max move on inst (clk_gate_dac_select_bits_reg/latch): (34.15, 47.39) --> (42.32, 61.20)
[07/19 16:32:58     56s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2063.6MB
[07/19 16:32:58     56s] Statistics of distance of Instance movement in refine placement:
[07/19 16:32:58     56s]   maximum (X+Y) =        21.98 um
[07/19 16:32:58     56s]   inst (clk_gate_dac_select_bits_reg/latch) with max move: (34.154, 47.389) -> (42.32, 61.2)
[07/19 16:32:58     56s]   mean    (X+Y) =         4.39 um
[07/19 16:32:58     56s] Summary Report:
[07/19 16:32:58     56s] Instances move: 84 (out of 84 movable)
[07/19 16:32:58     56s] Instances flipped: 0
[07/19 16:32:58     56s] Mean displacement: 4.39 um
[07/19 16:32:58     56s] Max displacement: 21.98 um (Instance: clk_gate_dac_select_bits_reg/latch) (34.154, 47.389) -> (42.32, 61.2)
[07/19 16:32:58     56s] 	Length: 15 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__sdlclkp_1
[07/19 16:32:58     56s] Total instances moved : 84
[07/19 16:32:58     56s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.200, REAL:0.129, MEM:2063.6M
[07/19 16:32:58     56s] Total net bbox length = 1.556e+03 (7.648e+02 7.910e+02) (ext = 7.028e+02)
[07/19 16:32:58     56s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2063.6MB
[07/19 16:32:58     56s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2063.6MB) @(0:00:56.5 - 0:00:56.7).
[07/19 16:32:58     56s] *** Finished refinePlace (0:00:56.7 mem=2063.6M) ***
[07/19 16:32:58     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14545.1
[07/19 16:32:58     56s] OPERPROF: Finished RefinePlace at level 1, CPU:0.210, REAL:0.133, MEM:2063.6M
[07/19 16:32:58     56s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2063.6M
[07/19 16:32:58     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2063.6M
[07/19 16:32:58     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2063.6M
[07/19 16:32:58     56s] All LLGs are deleted
[07/19 16:32:58     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2063.6M
[07/19 16:32:58     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2063.6M
[07/19 16:32:58     56s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:2060.6M
[07/19 16:32:58     56s] *** Finished Initial Placement (cpu=0:00:10.3, real=0:00:06.0, mem=2060.6M) ***
[07/19 16:32:58     56s] z: 1, totalTracks: 1
[07/19 16:32:58     56s] z: 3, totalTracks: 1
[07/19 16:32:58     56s] z: 5, totalTracks: 1
[07/19 16:32:58     56s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:32:58     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2060.6M
[07/19 16:32:58     56s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2060.6M
[07/19 16:32:58     56s] Core basic site is unithd
[07/19 16:32:58     56s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2060.6M
[07/19 16:32:58     56s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.050, REAL:0.019, MEM:2060.6M
[07/19 16:32:58     56s] Fast DP-INIT is on for default
[07/19 16:32:58     56s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:32:58     56s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.032, MEM:2060.6M
[07/19 16:32:58     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.033, MEM:2060.6M
[07/19 16:32:58     56s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2060.6M
[07/19 16:32:58     56s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:2060.6M
[07/19 16:32:58     56s] default core: bins with density > 0.750 = 100.00 % ( 2 / 2 )
[07/19 16:32:58     56s] Density distribution unevenness ratio = 1.603%
[07/19 16:32:58     56s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2060.6M
[07/19 16:32:58     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2060.6M
[07/19 16:32:58     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2060.6M
[07/19 16:32:58     56s] All LLGs are deleted
[07/19 16:32:58     56s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2060.6M
[07/19 16:32:58     56s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2060.6M
[07/19 16:32:58     56s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:2060.6M
[07/19 16:32:58     56s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:32:58     56s] UM:*                                                                   final
[07/19 16:32:58     56s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:32:58     56s] UM:*                                                                   global_place
[07/19 16:32:58     56s] 
[07/19 16:32:58     56s] *** Start incrementalPlace ***
[07/19 16:32:58     56s] User Input Parameters:
[07/19 16:32:58     56s] - Congestion Driven    : On
[07/19 16:32:58     56s] - Timing Driven        : On
[07/19 16:32:58     56s] - Area-Violation Based : On
[07/19 16:32:58     56s] - Start Rollback Level : -5
[07/19 16:32:58     56s] - Legalized            : On
[07/19 16:32:58     56s] - Window Based         : Off
[07/19 16:32:58     56s] - eDen incr mode       : Off
[07/19 16:32:58     56s] - Small incr mode      : Off
[07/19 16:32:58     56s] 
[07/19 16:32:58     56s] No Views given, use default active views for adaptive view pruning
[07/19 16:32:58     56s] SKP will enable view:
[07/19 16:32:58     56s]   analysis_default
[07/19 16:32:58     56s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2060.6M
[07/19 16:32:58     56s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:2060.6M
[07/19 16:32:58     56s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2060.6M
[07/19 16:32:58     56s] Starting Early Global Route congestion estimation: mem = 2060.6M
[07/19 16:32:58     56s] (I)       Started Import and model ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Create place DB ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Import place data ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Read instances and placement ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Read nets ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Create route DB ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       == Non-default Options ==
[07/19 16:32:58     56s] (I)       Maximum routing layer                              : 6
[07/19 16:32:58     56s] (I)       Number of threads                                  : 16
[07/19 16:32:58     56s] (I)       Use non-blocking free Dbs wires                    : false
[07/19 16:32:58     56s] (I)       Method to set GCell size                           : row
[07/19 16:32:58     56s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:32:58     56s] (I)       Started Import route data (16T) ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Use row-based GCell size
[07/19 16:32:58     56s] (I)       Use row-based GCell align
[07/19 16:32:58     56s] (I)       GCell unit size   : 2720
[07/19 16:32:58     56s] (I)       GCell multiplier  : 1
[07/19 16:32:58     56s] (I)       GCell row height  : 2720
[07/19 16:32:58     56s] (I)       Actual row height : 2720
[07/19 16:32:58     56s] (I)       GCell align ref   : 28980 28560
[07/19 16:32:58     56s] [NR-eGR] Track table information for default rule: 
[07/19 16:32:58     56s] [NR-eGR] li1 has no routable track
[07/19 16:32:58     56s] [NR-eGR] met1 has single uniform track structure
[07/19 16:32:58     56s] [NR-eGR] met2 has single uniform track structure
[07/19 16:32:58     56s] [NR-eGR] met3 has single uniform track structure
[07/19 16:32:58     56s] [NR-eGR] met4 has single uniform track structure
[07/19 16:32:58     56s] [NR-eGR] met5 has single uniform track structure
[07/19 16:32:58     56s] (I)       ===========================================================================
[07/19 16:32:58     56s] (I)       == Report All Rule Vias ==
[07/19 16:32:58     56s] (I)       ===========================================================================
[07/19 16:32:58     56s] (I)        Via Rule : (Default)
[07/19 16:32:58     56s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:32:58     56s] (I)       ---------------------------------------------------------------------------
[07/19 16:32:58     56s] (I)        1    1 : L1M1_PR                     4 : L1M1_PR_MR               
[07/19 16:32:58     56s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:32:58     56s] (I)        3   12 : M2M3_PR_R                  14 : M2M3_PR_MR               
[07/19 16:32:58     56s] (I)        4   16 : M3M4_PR                    19 : M3M4_PR_MR               
[07/19 16:32:58     56s] (I)        5   21 : M4M5_PR                    24 : M4M5_PR_MR               
[07/19 16:32:58     56s] (I)       ===========================================================================
[07/19 16:32:58     56s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Read routing blockages ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Read instance blockages ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Read PG blockages ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] [NR-eGR] Read 181 PG shapes
[07/19 16:32:58     56s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Read boundary cut boxes ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:32:58     56s] [NR-eGR] #Instance Blockages : 544
[07/19 16:32:58     56s] [NR-eGR] #PG Blockages       : 181
[07/19 16:32:58     56s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:32:58     56s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:32:58     56s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Read blackboxes ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:32:58     56s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Read prerouted ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/19 16:32:58     56s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Read unlegalized nets ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Read nets ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] [NR-eGR] Read numTotalNets=88  numIgnoredNets=0
[07/19 16:32:58     56s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Set up via pillars ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       early_global_route_priority property id does not exist.
[07/19 16:32:58     56s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Model blockages into capacity
[07/19 16:32:58     56s] (I)       Read Num Blocks=725  Num Prerouted Wires=0  Num CS=0
[07/19 16:32:58     56s] (I)       Started Initialize 3D capacity ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Layer 1 (H) : #blockages 578 : #preroutes 0
[07/19 16:32:58     56s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 0
[07/19 16:32:58     56s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 0
[07/19 16:32:58     56s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 0
[07/19 16:32:58     56s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:32:58     56s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       -- layer congestion ratio --
[07/19 16:32:58     56s] (I)       Layer 1 : 0.100000
[07/19 16:32:58     56s] (I)       Layer 2 : 0.700000
[07/19 16:32:58     56s] (I)       Layer 3 : 0.700000
[07/19 16:32:58     56s] (I)       Layer 4 : 0.700000
[07/19 16:32:58     56s] (I)       Layer 5 : 0.700000
[07/19 16:32:58     56s] (I)       Layer 6 : 0.700000
[07/19 16:32:58     56s] (I)       ----------------------------
[07/19 16:32:58     56s] (I)       Number of ignored nets                =      0
[07/19 16:32:58     56s] (I)       Number of connected nets              =      0
[07/19 16:32:58     56s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/19 16:32:58     56s] (I)       Number of clock nets                  =      2.  Ignored: No
[07/19 16:32:58     56s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:32:58     56s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:32:58     56s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:32:58     56s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:32:58     56s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:32:58     56s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:32:58     56s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:32:58     56s] (I)       Finished Import route data (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Read aux data ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Others data preparation ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 16:32:58     56s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Create route kernel ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Ndr track 0 does not exist
[07/19 16:32:58     56s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:32:58     56s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:32:58     56s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:32:58     56s] (I)       Site width          :   460  (dbu)
[07/19 16:32:58     56s] (I)       Row height          :  2720  (dbu)
[07/19 16:32:58     56s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:32:58     56s] (I)       GCell width         :  2720  (dbu)
[07/19 16:32:58     56s] (I)       GCell height        :  2720  (dbu)
[07/19 16:32:58     56s] (I)       Grid                :    29    37     6
[07/19 16:32:58     56s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:32:58     56s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:32:58     56s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:32:58     56s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:32:58     56s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:32:58     56s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:32:58     56s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:32:58     56s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:32:58     56s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:32:58     56s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:32:58     56s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:32:58     56s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:32:58     56s] (I)       --------------------------------------------------------
[07/19 16:32:58     56s] 
[07/19 16:32:58     56s] [NR-eGR] ============ Routing rule table ============
[07/19 16:32:58     56s] [NR-eGR] Rule id: 0  Nets: 88 
[07/19 16:32:58     56s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:32:58     56s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:32:58     56s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:32:58     56s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:32:58     56s] [NR-eGR] ========================================
[07/19 16:32:58     56s] [NR-eGR] 
[07/19 16:32:58     56s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:32:58     56s] (I)       blocked tracks on layer2 : = 494 / 8584 (5.75%)
[07/19 16:32:58     56s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:32:58     56s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:32:58     56s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:32:58     56s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:32:58     56s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Reset routing kernel
[07/19 16:32:58     56s] (I)       Started Global Routing ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Initialization ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       totalPins=257  totalGlobalPin=245 (95.33%)
[07/19 16:32:58     56s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Net group 1 ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Started Generate topology (16T) ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     56s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       total 2D Cap : 21385 = (12966 H, 8419 V)
[07/19 16:32:58     56s] [NR-eGR] Layer group 1: route 88 net(s) in layer range [2, 6]
[07/19 16:32:58     56s] (I)       
[07/19 16:32:58     56s] (I)       ============  Phase 1a Route ============
[07/19 16:32:58     56s] (I)       Started Phase 1a ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Started Pattern routing (16T) ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Finished Pattern routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Usage: 615 = (299 H, 316 V) = (2.31% H, 3.75% V) = (8.133e+02um H, 8.595e+02um V)
[07/19 16:32:58     56s] (I)       Started Add via demand to 2D ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       
[07/19 16:32:58     56s] (I)       ============  Phase 1b Route ============
[07/19 16:32:58     56s] (I)       Started Phase 1b ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Usage: 615 = (299 H, 316 V) = (2.31% H, 3.75% V) = (8.133e+02um H, 8.595e+02um V)
[07/19 16:32:58     56s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.672800e+03um
[07/19 16:32:58     56s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 16:32:58     56s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:32:58     56s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       
[07/19 16:32:58     56s] (I)       ============  Phase 1c Route ============
[07/19 16:32:58     56s] (I)       Started Phase 1c ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Usage: 615 = (299 H, 316 V) = (2.31% H, 3.75% V) = (8.133e+02um H, 8.595e+02um V)
[07/19 16:32:58     56s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       
[07/19 16:32:58     56s] (I)       ============  Phase 1d Route ============
[07/19 16:32:58     56s] (I)       Started Phase 1d ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Usage: 615 = (299 H, 316 V) = (2.31% H, 3.75% V) = (8.133e+02um H, 8.595e+02um V)
[07/19 16:32:58     56s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       
[07/19 16:32:58     56s] (I)       ============  Phase 1e Route ============
[07/19 16:32:58     56s] (I)       Started Phase 1e ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Started Route legalization ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Usage: 615 = (299 H, 316 V) = (2.31% H, 3.75% V) = (8.133e+02um H, 8.595e+02um V)
[07/19 16:32:58     56s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.672800e+03um
[07/19 16:32:58     56s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       
[07/19 16:32:58     56s] (I)       ============  Phase 1l Route ============
[07/19 16:32:58     56s] (I)       Started Phase 1l ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Started Layer assignment (16T) ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     56s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Finished Layer assignment (16T) ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.05 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Started Clean cong LA ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:32:58     57s] (I)       Layer  2:       7812       391         1           0        8288    ( 0.00%) 
[07/19 16:32:58     57s] (I)       Layer  3:       6238       321         0           0        6173    ( 0.00%) 
[07/19 16:32:58     57s] (I)       Layer  4:       4529        58         0           0        4619    ( 0.00%) 
[07/19 16:32:58     57s] (I)       Layer  5:       1940         0         0        1419        2696    (34.48%) 
[07/19 16:32:58     57s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:32:58     57s] (I)       Total:         20695       770         1        2055       21909    ( 8.58%) 
[07/19 16:32:58     57s] (I)       
[07/19 16:32:58     57s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:32:58     57s] [NR-eGR]                        OverCon            
[07/19 16:32:58     57s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:32:58     57s] [NR-eGR]       Layer                (1)    OverCon 
[07/19 16:32:58     57s] [NR-eGR] ----------------------------------------------
[07/19 16:32:58     57s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:32:58     57s] [NR-eGR]    met1  (2)         1( 0.10%)   ( 0.10%) 
[07/19 16:32:58     57s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[07/19 16:32:58     57s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[07/19 16:32:58     57s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:32:58     57s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:32:58     57s] [NR-eGR] ----------------------------------------------
[07/19 16:32:58     57s] [NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[07/19 16:32:58     57s] [NR-eGR] 
[07/19 16:32:58     57s] (I)       Finished Global Routing ( CPU: 0.08 sec, Real: 0.06 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Started Export 3D cong map ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       total 2D Cap : 21433 = (12992 H, 8441 V)
[07/19 16:32:58     57s] (I)       Started Export 2D cong map ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:32:58     57s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:32:58     57s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2060.6M
[07/19 16:32:58     57s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.120, REAL:0.085, MEM:2060.6M
[07/19 16:32:58     57s] OPERPROF: Starting HotSpotCal at level 1, MEM:2060.6M
[07/19 16:32:58     57s] [hotspot] +------------+---------------+---------------+
[07/19 16:32:58     57s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 16:32:58     57s] [hotspot] +------------+---------------+---------------+
[07/19 16:32:58     57s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 16:32:58     57s] [hotspot] +------------+---------------+---------------+
[07/19 16:32:58     57s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 16:32:58     57s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 16:32:58     57s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.016, MEM:2060.6M
[07/19 16:32:58     57s] Skipped repairing congestion.
[07/19 16:32:58     57s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2060.6M
[07/19 16:32:58     57s] Starting Early Global Route wiring: mem = 2060.6M
[07/19 16:32:58     57s] (I)       Started Free existing wires ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     57s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     57s] (I)       ============= Track Assignment ============
[07/19 16:32:58     57s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     57s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     57s] (I)       Started Track Assignment (16T) ( Curr Mem: 2060.55 MB )
[07/19 16:32:58     57s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/19 16:32:58     57s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.55 MB )
[07/19 16:32:58     57s] (I)       Run Multi-thread track assignment
[07/19 16:32:58     57s] (I)       Finished Track Assignment (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Started Export ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] [NR-eGR] Started Export DB wires ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:32:58     57s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 243
[07/19 16:32:58     57s] [NR-eGR]   met1  (2H) length: 8.277200e+02um, number of vias: 314
[07/19 16:32:58     57s] [NR-eGR]   met2  (3V) length: 8.795300e+02um, number of vias: 38
[07/19 16:32:58     57s] [NR-eGR]   met3  (4H) length: 8.326000e+01um, number of vias: 0
[07/19 16:32:58     57s] [NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[07/19 16:32:58     57s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:32:58     57s] [NR-eGR] Total length: 1.790510e+03um, number of vias: 595
[07/19 16:32:58     57s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:32:58     57s] [NR-eGR] Total eGR-routed clock nets wire length: 1.919600e+02um 
[07/19 16:32:58     57s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:32:58     57s] (I)       Started Update net boxes ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Started Update timing ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Started Postprocess design ( Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2060.61 MB )
[07/19 16:32:58     57s] Early Global Route wiring runtime: 0.05 seconds, mem = 2060.6M
[07/19 16:32:58     57s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.080, REAL:0.050, MEM:2060.6M
[07/19 16:32:58     57s] 0 delay mode for cte disabled.
[07/19 16:32:58     57s] SKP cleared!
[07/19 16:32:58     57s] 
[07/19 16:32:58     57s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:00.0)***
[07/19 16:32:58     57s] Tdgp not successfully inited but do clear! skip clearing
[07/19 16:32:58     57s] **placeDesign ... cpu = 0: 0:12, real = 0: 0: 7, mem = 1516.4M **
[07/19 16:32:59     57s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 16:32:59     57s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:32:59     57s] UM:*                                                                   final
[07/19 16:32:59     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1516.4M
[07/19 16:32:59     57s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1516.4M
[07/19 16:32:59     57s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1516.4M
[07/19 16:32:59     57s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.016, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1512.4M
[07/19 16:32:59     57s] Process 78 wires and vias for routing blockage analysis
[07/19 16:32:59     57s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.013, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.042, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.043, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1512.4M
[07/19 16:32:59     57s] ------------------------------------------------------------
[07/19 16:32:59     57s] 	Current design flip-flop statistics
[07/19 16:32:59     57s] 
[07/19 16:32:59     57s] Single-Bit FF Count  :           20
[07/19 16:32:59     57s] Multi-Bit FF Count   :            0
[07/19 16:32:59     57s] Total Bit Count      :           20
[07/19 16:32:59     57s] Total FF Count       :           20
[07/19 16:32:59     57s] Bits Per Flop        :        1.000
[07/19 16:32:59     57s] ------------------------------------------------------------
[07/19 16:32:59     57s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:32:59     57s] UM:          12.57              8                                      place_design
[07/19 16:32:59     57s] VSMManager cleared!
[07/19 16:32:59     57s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:12.4/0:00:07.9 (1.6), totSession cpu/real = 0:00:57.5/0:01:02.0 (0.9), mem = 1512.4M
[07/19 16:32:59     57s] 
[07/19 16:32:59     57s] =============================================================================================
[07/19 16:32:59     57s]  Step TAT Report for GlobalPlace #1                                             20.13-s083_1
[07/19 16:32:59     57s] =============================================================================================
[07/19 16:32:59     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:32:59     57s] ---------------------------------------------------------------------------------------------
[07/19 16:32:59     57s] [ CellServerInit         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[07/19 16:32:59     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:32:59     57s] [ MISC                   ]          0:00:07.9  (  99.5 % )     0:00:07.9 /  0:00:12.3    1.6
[07/19 16:32:59     57s] ---------------------------------------------------------------------------------------------
[07/19 16:32:59     57s]  GlobalPlace #1 TOTAL               0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:12.4    1.6
[07/19 16:32:59     57s] ---------------------------------------------------------------------------------------------
[07/19 16:32:59     57s] 
[07/19 16:32:59     57s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1115.0M, totSessionCpu=0:00:58 **
[07/19 16:32:59     57s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/19 16:32:59     57s] *** InitOpt #1 [begin] : totSession cpu/real = 0:00:57.6/0:01:02.0 (0.9), mem = 1512.4M
[07/19 16:32:59     57s] GigaOpt running with 16 threads.
[07/19 16:32:59     57s] Info: 16 threads available for lower-level modules during optimization.
[07/19 16:32:59     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:1512.4M
[07/19 16:32:59     57s] z: 1, totalTracks: 1
[07/19 16:32:59     57s] z: 3, totalTracks: 1
[07/19 16:32:59     57s] z: 5, totalTracks: 1
[07/19 16:32:59     57s] #spOpts: N=130 minPadR=1.1 
[07/19 16:32:59     57s] All LLGs are deleted
[07/19 16:32:59     57s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1512.4M
[07/19 16:32:59     57s] Core basic site is unithd
[07/19 16:32:59     57s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.014, MEM:1512.4M
[07/19 16:32:59     57s] SiteArray: non-trimmed site array dimensions = 16 x 49
[07/19 16:32:59     57s] SiteArray: use 16,384 bytes
[07/19 16:32:59     57s] SiteArray: current memory after site array memory allocation 1512.4M
[07/19 16:32:59     57s] SiteArray: FP blocked sites are writable
[07/19 16:32:59     57s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:32:59     57s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1512.4M
[07/19 16:32:59     57s] Process 78 wires and vias for routing blockage analysis
[07/19 16:32:59     57s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.013, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.041, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF:     Starting CMU at level 3, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.043, MEM:1512.4M
[07/19 16:32:59     57s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1512.4MB).
[07/19 16:32:59     57s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.048, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1512.4M
[07/19 16:32:59     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1512.4M
[07/19 16:32:59     57s] LayerId::1 widthSet size::4
[07/19 16:32:59     57s] LayerId::2 widthSet size::4
[07/19 16:32:59     57s] LayerId::3 widthSet size::5
[07/19 16:32:59     57s] LayerId::4 widthSet size::4
[07/19 16:32:59     57s] LayerId::5 widthSet size::5
[07/19 16:32:59     57s] LayerId::6 widthSet size::2
[07/19 16:32:59     57s] Updating RC grid for preRoute extraction ...
[07/19 16:32:59     57s] Initializing multi-corner capacitance tables ... 
[07/19 16:32:59     57s] Initializing multi-corner resistance tables ...
[07/19 16:32:59     57s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:32:59     57s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.046501 ; aWlH: 0.000000 ; Pmax: 0.820400 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:32:59     57s] 
[07/19 16:32:59     57s] Creating Lib Analyzer ...
[07/19 16:32:59     57s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:32:59     57s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:32:59     57s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:32:59     57s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:32:59     57s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:32:59     57s] 
[07/19 16:32:59     57s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:33:02     60s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:01 mem=1518.4M
[07/19 16:33:02     60s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:01 mem=1518.4M
[07/19 16:33:02     60s] Creating Lib Analyzer, finished. 
[07/19 16:33:02     60s] AAE DB initialization (MEM=1537.51 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/19 16:33:02     60s] #optDebug: fT-S <1 2 3 1 0>
[07/19 16:33:02     60s] 
[07/19 16:33:02     60s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
[07/19 16:33:02     61s] Info: Begin MT loop @coeiCellPowerCachingJob with 16 threads.
[07/19 16:33:02     61s] Info: End MT loop @coeiCellPowerCachingJob.
[07/19 16:33:02     61s] Info: Begin MT loop @coeiCellPinPowerCachingJob with 16 threads.
[07/19 16:33:02     61s] Info: End MT loop @coeiCellPinPowerCachingJob.
[07/19 16:33:02     61s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1731.8M, totSessionCpu=0:01:01 **
[07/19 16:33:03     61s] *** optDesign -preCTS ***
[07/19 16:33:03     61s] DRC Margin: user margin 0.0; extra margin 0.2
[07/19 16:33:03     61s] Setup Target Slack: user slack 0; extra slack 0.0
[07/19 16:33:03     61s] Hold Target Slack: user slack 0
[07/19 16:33:03     61s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[07/19 16:33:03     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2123.5M
[07/19 16:33:03     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:2123.5M
[07/19 16:33:03     61s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2123.5M
[07/19 16:33:03     61s] All LLGs are deleted
[07/19 16:33:03     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2123.5M
[07/19 16:33:03     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2123.5M
[07/19 16:33:03     61s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2123.5M
[07/19 16:33:03     61s] ### Creating LA Mngr. totSessionCpu=0:01:01 mem=2123.5M
[07/19 16:33:03     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:01 mem=2123.5M
[07/19 16:33:03     61s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Import and model ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Create place DB ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Import place data ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Read instances and placement ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Number of ignored instance 0
[07/19 16:33:03     61s] (I)       Number of inbound cells 0
[07/19 16:33:03     61s] (I)       Number of opened ILM blockages 0
[07/19 16:33:03     61s] (I)       numMoveCells=84, numMacros=0  numPads=14  numMultiRowHeightInsts=0
[07/19 16:33:03     61s] (I)       cell height: 2720, count: 84
[07/19 16:33:03     61s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Read nets ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Number of nets = 88 ( 0 ignored )
[07/19 16:33:03     61s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Read rows... (mem=2123.5M)
[07/19 16:33:03     61s] (I)       Done Read rows (cpu=0.000s, mem=2123.5M)
[07/19 16:33:03     61s] (I)       Identified Clock instances: Flop 20, Clock buffer/inverter 0, Gate 1, Logic 0
[07/19 16:33:03     61s] (I)       Read module constraints... (mem=2123.5M)
[07/19 16:33:03     61s] (I)       Done Read module constraints (cpu=0.000s, mem=2123.5M)
[07/19 16:33:03     61s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Create route DB ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       == Non-default Options ==
[07/19 16:33:03     61s] (I)       Maximum routing layer                              : 6
[07/19 16:33:03     61s] (I)       Buffering-aware routing                            : true
[07/19 16:33:03     61s] (I)       Spread congestion away from blockages              : true
[07/19 16:33:03     61s] (I)       Number of threads                                  : 16
[07/19 16:33:03     61s] (I)       Overflow penalty cost                              : 10
[07/19 16:33:03     61s] (I)       Punch through distance                             : 1807.830000
[07/19 16:33:03     61s] (I)       Source-to-sink ratio                               : 0.300000
[07/19 16:33:03     61s] (I)       Method to set GCell size                           : row
[07/19 16:33:03     61s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:33:03     61s] (I)       Started Import route data (16T) ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Use row-based GCell size
[07/19 16:33:03     61s] (I)       Use row-based GCell align
[07/19 16:33:03     61s] (I)       GCell unit size   : 2720
[07/19 16:33:03     61s] (I)       GCell multiplier  : 1
[07/19 16:33:03     61s] (I)       GCell row height  : 2720
[07/19 16:33:03     61s] (I)       Actual row height : 2720
[07/19 16:33:03     61s] (I)       GCell align ref   : 28980 28560
[07/19 16:33:03     61s] [NR-eGR] Track table information for default rule: 
[07/19 16:33:03     61s] [NR-eGR] li1 has no routable track
[07/19 16:33:03     61s] [NR-eGR] met1 has single uniform track structure
[07/19 16:33:03     61s] [NR-eGR] met2 has single uniform track structure
[07/19 16:33:03     61s] [NR-eGR] met3 has single uniform track structure
[07/19 16:33:03     61s] [NR-eGR] met4 has single uniform track structure
[07/19 16:33:03     61s] [NR-eGR] met5 has single uniform track structure
[07/19 16:33:03     61s] (I)       ===========================================================================
[07/19 16:33:03     61s] (I)       == Report All Rule Vias ==
[07/19 16:33:03     61s] (I)       ===========================================================================
[07/19 16:33:03     61s] (I)        Via Rule : (Default)
[07/19 16:33:03     61s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:33:03     61s] (I)       ---------------------------------------------------------------------------
[07/19 16:33:03     61s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:33:03     61s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:33:03     61s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:33:03     61s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:33:03     61s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:33:03     61s] (I)       ===========================================================================
[07/19 16:33:03     61s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Read routing blockages ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Read instance blockages ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Read PG blockages ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] [NR-eGR] Read 181 PG shapes
[07/19 16:33:03     61s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Read boundary cut boxes ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:33:03     61s] [NR-eGR] #Instance Blockages : 544
[07/19 16:33:03     61s] [NR-eGR] #PG Blockages       : 181
[07/19 16:33:03     61s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:33:03     61s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:33:03     61s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Read blackboxes ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:33:03     61s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Read prerouted ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/19 16:33:03     61s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Read unlegalized nets ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Read nets ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] [NR-eGR] Read numTotalNets=88  numIgnoredNets=0
[07/19 16:33:03     61s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Set up via pillars ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       early_global_route_priority property id does not exist.
[07/19 16:33:03     61s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Model blockages into capacity
[07/19 16:33:03     61s] (I)       Read Num Blocks=725  Num Prerouted Wires=0  Num CS=0
[07/19 16:33:03     61s] (I)       Started Initialize 3D capacity ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Layer 1 (H) : #blockages 578 : #preroutes 0
[07/19 16:33:03     61s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 0
[07/19 16:33:03     61s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 0
[07/19 16:33:03     61s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 0
[07/19 16:33:03     61s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:33:03     61s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       -- layer congestion ratio --
[07/19 16:33:03     61s] (I)       Layer 1 : 0.100000
[07/19 16:33:03     61s] (I)       Layer 2 : 0.700000
[07/19 16:33:03     61s] (I)       Layer 3 : 0.700000
[07/19 16:33:03     61s] (I)       Layer 4 : 0.700000
[07/19 16:33:03     61s] (I)       Layer 5 : 0.700000
[07/19 16:33:03     61s] (I)       Layer 6 : 0.700000
[07/19 16:33:03     61s] (I)       ----------------------------
[07/19 16:33:03     61s] (I)       Number of ignored nets                =      0
[07/19 16:33:03     61s] (I)       Number of connected nets              =      0
[07/19 16:33:03     61s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/19 16:33:03     61s] (I)       Number of clock nets                  =      2.  Ignored: No
[07/19 16:33:03     61s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:33:03     61s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:33:03     61s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:33:03     61s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:33:03     61s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:33:03     61s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:33:03     61s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:33:03     61s] (I)       Finished Import route data (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Read aux data ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Constructing bin map
[07/19 16:33:03     61s] (I)       Initialize bin information with width=5440 height=5440
[07/19 16:33:03     61s] (I)       Done constructing bin map
[07/19 16:33:03     61s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Others data preparation ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 16:33:03     61s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Started Create route kernel ( Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Ndr track 0 does not exist
[07/19 16:33:03     61s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:33:03     61s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:33:03     61s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:33:03     61s] (I)       Site width          :   460  (dbu)
[07/19 16:33:03     61s] (I)       Row height          :  2720  (dbu)
[07/19 16:33:03     61s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:33:03     61s] (I)       GCell width         :  2720  (dbu)
[07/19 16:33:03     61s] (I)       GCell height        :  2720  (dbu)
[07/19 16:33:03     61s] (I)       Grid                :    29    37     6
[07/19 16:33:03     61s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:33:03     61s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:33:03     61s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:33:03     61s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:33:03     61s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:33:03     61s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:33:03     61s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:33:03     61s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:33:03     61s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:33:03     61s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:33:03     61s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:33:03     61s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:33:03     61s] (I)       --------------------------------------------------------
[07/19 16:33:03     61s] 
[07/19 16:33:03     61s] [NR-eGR] ============ Routing rule table ============
[07/19 16:33:03     61s] [NR-eGR] Rule id: 0  Nets: 88 
[07/19 16:33:03     61s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:33:03     61s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:33:03     61s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:03     61s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:03     61s] [NR-eGR] ========================================
[07/19 16:33:03     61s] [NR-eGR] 
[07/19 16:33:03     61s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:33:03     61s] (I)       blocked tracks on layer2 : = 494 / 8584 (5.75%)
[07/19 16:33:03     61s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:33:03     61s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:33:03     61s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:33:03     61s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:33:03     61s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2123.45 MB )
[07/19 16:33:03     61s] (I)       Reset routing kernel
[07/19 16:33:03     61s] (I)       Started Global Routing ( Curr Mem: 2125.46 MB )
[07/19 16:33:03     61s] (I)       Started Initialization ( Curr Mem: 2125.46 MB )
[07/19 16:33:03     61s] (I)       Started Free existing wires ( Curr Mem: 2125.46 MB )
[07/19 16:33:03     61s] (I)       totalPins=257  totalGlobalPin=245 (95.33%)
[07/19 16:33:03     61s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.46 MB )
[07/19 16:33:03     61s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.46 MB )
[07/19 16:33:03     61s] (I)       Started Net group 1 ( Curr Mem: 2125.46 MB )
[07/19 16:33:03     61s] (I)       Started Generate topology (16T) ( Curr Mem: 2125.46 MB )
[07/19 16:33:03     61s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       total 2D Cap : 21385 = (12966 H, 8419 V)
[07/19 16:33:03     61s] (I)       #blocked areas for congestion spreading : 0
[07/19 16:33:03     61s] [NR-eGR] Layer group 1: route 88 net(s) in layer range [2, 6]
[07/19 16:33:03     61s] (I)       
[07/19 16:33:03     61s] (I)       ============  Phase 1a Route ============
[07/19 16:33:03     61s] (I)       Started Phase 1a ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Started Pattern routing (16T) ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Usage: 615 = (294 H, 321 V) = (2.27% H, 3.81% V) = (7.997e+02um H, 8.731e+02um V)
[07/19 16:33:03     61s] (I)       Started Add via demand to 2D ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       
[07/19 16:33:03     61s] (I)       ============  Phase 1b Route ============
[07/19 16:33:03     61s] (I)       Started Phase 1b ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Usage: 615 = (294 H, 321 V) = (2.27% H, 3.81% V) = (7.997e+02um H, 8.731e+02um V)
[07/19 16:33:03     61s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.672800e+03um
[07/19 16:33:03     61s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 16:33:03     61s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:33:03     61s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       
[07/19 16:33:03     61s] (I)       ============  Phase 1c Route ============
[07/19 16:33:03     61s] (I)       Started Phase 1c ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Usage: 615 = (294 H, 321 V) = (2.27% H, 3.81% V) = (7.997e+02um H, 8.731e+02um V)
[07/19 16:33:03     61s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       
[07/19 16:33:03     61s] (I)       ============  Phase 1d Route ============
[07/19 16:33:03     61s] (I)       Started Phase 1d ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Usage: 615 = (294 H, 321 V) = (2.27% H, 3.81% V) = (7.997e+02um H, 8.731e+02um V)
[07/19 16:33:03     61s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       
[07/19 16:33:03     61s] (I)       ============  Phase 1e Route ============
[07/19 16:33:03     61s] (I)       Started Phase 1e ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Started Route legalization ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Usage: 615 = (294 H, 321 V) = (2.27% H, 3.81% V) = (7.997e+02um H, 8.731e+02um V)
[07/19 16:33:03     61s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.672800e+03um
[07/19 16:33:03     61s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       
[07/19 16:33:03     61s] (I)       ============  Phase 1l Route ============
[07/19 16:33:03     61s] (I)       Started Phase 1l ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Started Layer assignment (16T) ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Layer assignment (16T) ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Started Clean cong LA ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:33:03     61s] (I)       Layer  2:       7812       389         1           0        8288    ( 0.00%) 
[07/19 16:33:03     61s] (I)       Layer  3:       6238       322         0           0        6173    ( 0.00%) 
[07/19 16:33:03     61s] (I)       Layer  4:       4529        58         0           0        4619    ( 0.00%) 
[07/19 16:33:03     61s] (I)       Layer  5:       1940         1         0        1419        2696    (34.48%) 
[07/19 16:33:03     61s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:33:03     61s] (I)       Total:         20695       770         1        2055       21909    ( 8.58%) 
[07/19 16:33:03     61s] (I)       
[07/19 16:33:03     61s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:33:03     61s] [NR-eGR]                        OverCon            
[07/19 16:33:03     61s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:33:03     61s] [NR-eGR]       Layer                (1)    OverCon 
[07/19 16:33:03     61s] [NR-eGR] ----------------------------------------------
[07/19 16:33:03     61s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:03     61s] [NR-eGR]    met1  (2)         1( 0.10%)   ( 0.10%) 
[07/19 16:33:03     61s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:03     61s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:03     61s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:03     61s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:03     61s] [NR-eGR] ----------------------------------------------
[07/19 16:33:03     61s] [NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[07/19 16:33:03     61s] [NR-eGR] 
[07/19 16:33:03     61s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.06 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Started Export 3D cong map ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       total 2D Cap : 21433 = (12992 H, 8441 V)
[07/19 16:33:03     61s] (I)       Started Export 2D cong map ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:33:03     61s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:33:03     61s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       ============= Track Assignment ============
[07/19 16:33:03     61s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Started Track Assignment (16T) ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/19 16:33:03     61s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Run Multi-thread track assignment
[07/19 16:33:03     61s] (I)       Finished Track Assignment (16T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Started Export ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] [NR-eGR] Started Export DB wires ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:33:03     61s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 243
[07/19 16:33:03     61s] [NR-eGR]   met1  (2H) length: 8.139200e+02um, number of vias: 318
[07/19 16:33:03     61s] [NR-eGR]   met2  (3V) length: 8.924900e+02um, number of vias: 37
[07/19 16:33:03     61s] [NR-eGR]   met3  (4H) length: 6.992000e+01um, number of vias: 0
[07/19 16:33:03     61s] [NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[07/19 16:33:03     61s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:33:03     61s] [NR-eGR] Total length: 1.776330e+03um, number of vias: 598
[07/19 16:33:03     61s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:33:03     61s] [NR-eGR] Total eGR-routed clock nets wire length: 1.929500e+02um 
[07/19 16:33:03     61s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:33:03     61s] (I)       Started Update net boxes ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Started Update timing ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Started Postprocess design ( Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.11 sec, Curr Mem: 2125.51 MB )
[07/19 16:33:03     61s] Extraction called for design 'sar_adc_controller' of instances=127 and nets=99 using extraction engine 'preRoute' .
[07/19 16:33:03     61s] PreRoute RC Extraction called for design sar_adc_controller.
[07/19 16:33:03     61s] RC Extraction called in multi-corner(1) mode.
[07/19 16:33:03     61s] RCMode: PreRoute
[07/19 16:33:03     61s]       RC Corner Indexes            0   
[07/19 16:33:03     61s] Capacitance Scaling Factor   : 1.00000 
[07/19 16:33:03     61s] Resistance Scaling Factor    : 1.00000 
[07/19 16:33:03     61s] Clock Cap. Scaling Factor    : 1.00000 
[07/19 16:33:03     61s] Clock Res. Scaling Factor    : 1.00000 
[07/19 16:33:03     61s] Shrink Factor                : 1.00000
[07/19 16:33:03     61s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 16:33:03     61s] Using capacitance table file ...
[07/19 16:33:03     61s] LayerId::1 widthSet size::4
[07/19 16:33:03     61s] LayerId::2 widthSet size::4
[07/19 16:33:03     61s] LayerId::3 widthSet size::5
[07/19 16:33:03     61s] LayerId::4 widthSet size::4
[07/19 16:33:03     61s] LayerId::5 widthSet size::5
[07/19 16:33:03     61s] LayerId::6 widthSet size::2
[07/19 16:33:03     61s] Updating RC grid for preRoute extraction ...
[07/19 16:33:03     61s] Initializing multi-corner capacitance tables ... 
[07/19 16:33:03     61s] Initializing multi-corner resistance tables ...
[07/19 16:33:03     61s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:33:03     61s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.039362 ; aWlH: 0.000000 ; Pmax: 0.819600 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 83 ; 
[07/19 16:33:03     61s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2125.512M)
[07/19 16:33:03     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2125.5M
[07/19 16:33:03     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2125.5M
[07/19 16:33:03     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2125.5M
[07/19 16:33:03     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.016, MEM:2123.5M
[07/19 16:33:03     61s] Fast DP-INIT is on for default
[07/19 16:33:03     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.029, MEM:2123.5M
[07/19 16:33:03     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.029, MEM:2123.5M
[07/19 16:33:03     61s] Starting delay calculation for Setup views
[07/19 16:33:03     61s] #################################################################################
[07/19 16:33:03     61s] # Design Stage: PreRoute
[07/19 16:33:03     61s] # Design Name: sar_adc_controller
[07/19 16:33:03     61s] # Design Mode: 130nm
[07/19 16:33:03     61s] # Analysis Mode: MMMC OCV 
[07/19 16:33:03     61s] # Parasitics Mode: No SPEF/RCDB 
[07/19 16:33:03     61s] # Signoff Settings: SI Off 
[07/19 16:33:03     61s] #################################################################################
[07/19 16:33:03     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 2219.9M, InitMEM = 2219.9M)
[07/19 16:33:03     62s] Calculate early delays in OCV mode...
[07/19 16:33:03     62s] Calculate late delays in OCV mode...
[07/19 16:33:03     62s] Start delay calculation (fullDC) (16 T). (MEM=2221.9)
[07/19 16:33:03     62s] Start AAE Lib Loading. (MEM=2241.63)
[07/19 16:33:03     62s] End AAE Lib Loading. (MEM=2260.71 CPU=0:00:00.0 Real=0:00:00.0)
[07/19 16:33:03     62s] End AAE Lib Interpolated Model. (MEM=2260.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:03     62s] First Iteration Infinite Tw... 
[07/19 16:33:03     62s] Total number of fetched objects 89
[07/19 16:33:04     62s] Total number of fetched objects 89
[07/19 16:33:04     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:04     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:04     62s] End delay calculation. (MEM=3032.67 CPU=0:00:00.4 REAL=0:00:01.0)
[07/19 16:33:04     62s] End delay calculation (fullDC). (MEM=2917.9 CPU=0:00:00.7 REAL=0:00:01.0)
[07/19 16:33:04     62s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2917.9M) ***
[07/19 16:33:04     63s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:01:03 mem=2301.9M)
[07/19 16:33:04     63s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  9.476  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   31    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.408%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1922.8M, totSessionCpu=0:01:03 **
[07/19 16:33:04     63s] *** InitOpt #1 [finish] : cpu/real = 0:00:05.5/0:00:05.6 (1.0), totSession cpu/real = 0:01:03.1/0:01:07.6 (0.9), mem = 2330.9M
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] =============================================================================================
[07/19 16:33:04     63s]  Step TAT Report for InitOpt #1                                                 20.13-s083_1
[07/19 16:33:04     63s] =============================================================================================
[07/19 16:33:04     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:33:04     63s] ---------------------------------------------------------------------------------------------
[07/19 16:33:04     63s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:04     63s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.2    1.5
[07/19 16:33:04     63s] [ ExtractRC              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[07/19 16:33:04     63s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:01.5 /  0:00:01.3    0.8
[07/19 16:33:04     63s] [ FullDelayCalc          ]      1   0:00:01.5  (  26.8 % )     0:00:01.5 /  0:00:01.2    0.8
[07/19 16:33:04     63s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.8 % )     0:00:01.6 /  0:00:01.4    0.8
[07/19 16:33:04     63s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[07/19 16:33:04     63s] [ DrvReport              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.6
[07/19 16:33:04     63s] [ LibAnalyzerInit        ]      1   0:00:02.9  (  52.4 % )     0:00:02.9 /  0:00:02.9    1.0
[07/19 16:33:04     63s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:04     63s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:04     63s] [ MISC                   ]          0:00:00.9  (  15.8 % )     0:00:00.9 /  0:00:01.0    1.2
[07/19 16:33:04     63s] ---------------------------------------------------------------------------------------------
[07/19 16:33:04     63s]  InitOpt #1 TOTAL                   0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:05.5    1.0
[07/19 16:33:04     63s] ---------------------------------------------------------------------------------------------
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/19 16:33:04     63s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:33:04     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=2330.9M
[07/19 16:33:04     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:2330.9M
[07/19 16:33:04     63s] z: 1, totalTracks: 1
[07/19 16:33:04     63s] z: 3, totalTracks: 1
[07/19 16:33:04     63s] z: 5, totalTracks: 1
[07/19 16:33:04     63s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:33:04     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2330.9M
[07/19 16:33:04     63s] OPERPROF:     Starting CMU at level 3, MEM:2330.9M
[07/19 16:33:04     63s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2330.9M
[07/19 16:33:04     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:2330.9M
[07/19 16:33:04     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2330.9MB).
[07/19 16:33:04     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2330.9M
[07/19 16:33:04     63s] TotalInstCnt at PhyDesignMc Initialization: 84
[07/19 16:33:04     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=2330.9M
[07/19 16:33:04     63s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2330.9M
[07/19 16:33:04     63s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2330.9M
[07/19 16:33:04     63s] TotalInstCnt at PhyDesignMc Destruction: 84
[07/19 16:33:04     63s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:33:04     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=2330.9M
[07/19 16:33:04     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:2330.9M
[07/19 16:33:04     63s] z: 1, totalTracks: 1
[07/19 16:33:04     63s] z: 3, totalTracks: 1
[07/19 16:33:04     63s] z: 5, totalTracks: 1
[07/19 16:33:04     63s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:33:04     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2330.9M
[07/19 16:33:04     63s] OPERPROF:     Starting CMU at level 3, MEM:2330.9M
[07/19 16:33:04     63s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2330.9M
[07/19 16:33:04     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2330.9M
[07/19 16:33:04     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2330.9MB).
[07/19 16:33:04     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:2330.9M
[07/19 16:33:04     63s] TotalInstCnt at PhyDesignMc Initialization: 84
[07/19 16:33:04     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=2330.9M
[07/19 16:33:04     63s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2330.9M
[07/19 16:33:04     63s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2330.9M
[07/19 16:33:04     63s] TotalInstCnt at PhyDesignMc Destruction: 84
[07/19 16:33:04     63s] *** Starting optimizing excluded clock nets MEM= 2330.9M) ***
[07/19 16:33:04     63s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2330.9M) ***
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] Power Net Detected:
[07/19 16:33:04     63s]         Voltage	    Name
[07/19 16:33:04     63s]              0V	    VSSE
[07/19 16:33:04     63s]              0V	    VSSPST
[07/19 16:33:04     63s]              0V	    VPW
[07/19 16:33:04     63s]              0V	    VSS
[07/19 16:33:04     63s]              0V	    VDDPE
[07/19 16:33:04     63s]              0V	    VDDCE
[07/19 16:33:04     63s]              0V	    POC
[07/19 16:33:04     63s]              0V	    VDDPST
[07/19 16:33:04     63s]              0V	    VNW
[07/19 16:33:04     63s]            1.8V	    VDD
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] Begin Power Analysis
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s]              0V	    VSSE
[07/19 16:33:04     63s]              0V	    VSSPST
[07/19 16:33:04     63s]              0V	    VPW
[07/19 16:33:04     63s]              0V	    VSS
[07/19 16:33:04     63s]              0V	    VDDPE
[07/19 16:33:04     63s]              0V	    VDDCE
[07/19 16:33:04     63s]              0V	    POC
[07/19 16:33:04     63s]              0V	    VDDPST
[07/19 16:33:04     63s]              0V	    VNW
[07/19 16:33:04     63s]            1.8V	    VDD
[07/19 16:33:04     63s] Begin Processing Timing Library for Power Calculation
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] Begin Processing Timing Library for Power Calculation
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] Begin Processing Power Net/Grid for Power Calculation
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1924.77MB/3495.04MB/1924.93MB)
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] Begin Processing Timing Window Data for Power Calculation
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] ideal_clock(50MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1925.01MB/3495.04MB/1925.02MB)
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] Begin Processing User Attributes
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1925.07MB/3495.04MB/1925.07MB)
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] Begin Processing Signal Activity
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1925.31MB/3495.04MB/1925.31MB)
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] Begin Power Computation
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s]       ----------------------------------------------------------
[07/19 16:33:04     63s]       # of cell(s) missing both power/leakage table: 0
[07/19 16:33:04     63s]       # of cell(s) missing power table: 0
[07/19 16:33:04     63s]       # of cell(s) missing leakage table: 0
[07/19 16:33:04     63s]       # of MSMV cell(s) missing power_level: 0
[07/19 16:33:04     63s]       ----------------------------------------------------------
[07/19 16:33:04     63s] 
[07/19 16:33:04     63s] 
[07/19 16:33:05     63s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.35MB/4075.80MB/2515.36MB)
[07/19 16:33:05     63s] 
[07/19 16:33:05     63s] Begin Processing User Attributes
[07/19 16:33:05     63s] 
[07/19 16:33:05     63s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.36MB/4075.80MB/2515.43MB)
[07/19 16:33:05     63s] 
[07/19 16:33:05     63s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2515.43MB/4075.80MB/2515.44MB)
[07/19 16:33:05     63s] 
[07/19 16:33:05     63s] *



[07/19 16:33:05     63s] Total Power
[07/19 16:33:05     63s] -----------------------------------------------------------------------------------------
[07/19 16:33:05     63s] Total Leakage Power:         0.00000034
[07/19 16:33:05     63s] -----------------------------------------------------------------------------------------
[07/19 16:33:05     63s] Processing average sequential pin duty cycle 
[07/19 16:33:05     63s] Processing average sequential pin duty cycle 
[07/19 16:33:05     64s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[07/19 16:33:05     64s] Info: End MT loop @oiCellDelayCachingJob.
[07/19 16:33:05     64s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:33:05     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=2920.3M
[07/19 16:33:05     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:2920.3M
[07/19 16:33:05     64s] z: 1, totalTracks: 1
[07/19 16:33:05     64s] z: 3, totalTracks: 1
[07/19 16:33:05     64s] z: 5, totalTracks: 1
[07/19 16:33:05     64s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:33:05     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2921.3M
[07/19 16:33:05     64s] OPERPROF:     Starting CMU at level 3, MEM:2921.3M
[07/19 16:33:05     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2921.3M
[07/19 16:33:05     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2921.3M
[07/19 16:33:05     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2921.3MB).
[07/19 16:33:05     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.019, MEM:2921.3M
[07/19 16:33:05     64s] TotalInstCnt at PhyDesignMc Initialization: 84
[07/19 16:33:05     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=2921.4M
[07/19 16:33:05     64s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2921.4M
[07/19 16:33:05     64s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2921.4M
[07/19 16:33:05     64s] [INFO] Starting FDS 
[07/19 16:33:05     64s] Begin: Forced Downsizing 
[07/19 16:33:05     64s] ** Forced Downsizing WNS Slack 0.000  TNS Slack 0.000  Density 78.408 
[07/19 16:33:05     64s] (I,S,L,T): analysis_default: NA, NA, 3.45296e-07, 0.00549321
[07/19 16:33:05     64s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:05     64s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 16:33:05     64s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:05     64s] |   78.41%|        -|   0.000|   0.000|   0:00:00.0| 2921.4M|
[07/19 16:33:05     64s] |   78.41%|       31|   0.000|   0.000|   0:00:00.0| 3609.4M|
[07/19 16:33:05     64s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:06     64s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3609.4M
[07/19 16:33:06     64s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2988.4M
[07/19 16:33:06     64s] TotalInstCnt at PhyDesignMc Destruction: 84
[07/19 16:33:06     64s] Change summary: 0 (0/0/0) / 31 (0/0/31) sequential/combinational (up/down/same) sizing moves committed. 
[07/19 16:33:06     64s] ** Forced Downsizing WNS Slack 0.000  TNS Slack 0.000  Density 78.408 
[07/19 16:33:06     64s] End: Forced Downsizing 
[07/19 16:33:06     64s] The useful skew maximum allowed delay is: 0.3
[07/19 16:33:06     64s] #InfoCS: Num dontuse cells 0, Num usable cells 438
[07/19 16:33:06     64s] optDesignOneStep: Power Flow
[07/19 16:33:06     64s] #InfoCS: Num dontuse cells 0, Num usable cells 438
[07/19 16:33:06     64s] Deleting Lib Analyzer.
[07/19 16:33:06     64s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:01:04.7/0:01:08.9 (0.9), mem = 2988.4M
[07/19 16:33:06     64s] Info: 2 clock nets excluded from IPO operation.
[07/19 16:33:06     64s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=2988.4M
[07/19 16:33:06     64s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=2988.4M
[07/19 16:33:06     64s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/19 16:33:06     64s] Processing average sequential pin duty cycle 
[07/19 16:33:06     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14545.1
[07/19 16:33:06     64s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:06     64s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:33:06     64s] ### Creating PhyDesignMc. totSessionCpu=0:01:05 mem=2996.4M
[07/19 16:33:06     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:2996.4M
[07/19 16:33:06     64s] z: 1, totalTracks: 1
[07/19 16:33:06     64s] z: 3, totalTracks: 1
[07/19 16:33:06     64s] z: 5, totalTracks: 1
[07/19 16:33:06     64s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:33:06     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2996.4M
[07/19 16:33:06     64s] OPERPROF:     Starting CMU at level 3, MEM:2996.4M
[07/19 16:33:06     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2997.9M
[07/19 16:33:06     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:2997.9M
[07/19 16:33:06     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2997.9MB).
[07/19 16:33:06     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:2997.9M
[07/19 16:33:06     64s] TotalInstCnt at PhyDesignMc Initialization: 84
[07/19 16:33:06     64s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:05 mem=2997.9M
[07/19 16:33:06     64s] ### Creating TopoMgr, started
[07/19 16:33:06     64s] ### Creating TopoMgr, finished
[07/19 16:33:06     64s] 
[07/19 16:33:06     64s] Footprint cell information for calculating maxBufDist
[07/19 16:33:06     64s] *info: There are 15 candidate Buffer cells
[07/19 16:33:06     64s] *info: There are 16 candidate Inverter cells
[07/19 16:33:06     64s] 
[07/19 16:33:06     65s] #optDebug: Start CG creation (mem=2997.9M)
[07/19 16:33:06     65s]  ...processing cgPrt (cpu=0:00:00.1, mem=3088.6M)
[07/19 16:33:06     65s]  ...processing cgEgp (cpu=0:00:00.1, mem=3088.6M)
[07/19 16:33:06     65s]  ...processing cgPbk (cpu=0:00:00.1, mem=3088.6M)
[07/19 16:33:06     65s]  ...processing cgNrb(cpu=0:00:00.1, mem=3088.6M)
[07/19 16:33:06     65s]  ...processing cgObs (cpu=0:00:00.1, mem=3088.6M)
[07/19 16:33:06     65s]  ...processing cgCon (cpu=0:00:00.1, mem=3088.6M)
[07/19 16:33:06     65s]  ...processing cgPdm (cpu=0:00:00.1, mem=3088.6M)
[07/19 16:33:06     65s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3088.6M)
[07/19 16:33:06     65s] ### Creating RouteCongInterface, started
[07/19 16:33:06     65s] 
[07/19 16:33:06     65s] Creating Lib Analyzer ...
[07/19 16:33:06     65s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:33:06     65s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:33:06     65s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:33:06     65s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:33:06     65s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:33:06     65s] 
[07/19 16:33:06     65s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:33:09     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:08 mem=3088.6M
[07/19 16:33:09     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:08 mem=3088.6M
[07/19 16:33:09     68s] Creating Lib Analyzer, finished. 
[07/19 16:33:09     68s] 
[07/19 16:33:09     68s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[07/19 16:33:09     68s] 
[07/19 16:33:09     68s] #optDebug: {0, 1.000}
[07/19 16:33:09     68s] ### Creating RouteCongInterface, finished
[07/19 16:33:11     70s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3495.0M
[07/19 16:33:11     70s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3495.0M
[07/19 16:33:11     70s] 
[07/19 16:33:11     70s] Netlist preparation processing... 
[07/19 16:33:11     70s] Removed 0 instance
[07/19 16:33:11     70s] *info: Marking 0 isolation instances dont touch
[07/19 16:33:11     70s] *info: Marking 0 level shifter instances dont touch
[07/19 16:33:11     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3087.0M
[07/19 16:33:11     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:3054.0M
[07/19 16:33:11     70s] TotalInstCnt at PhyDesignMc Destruction: 84
[07/19 16:33:11     70s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:11     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14545.1
[07/19 16:33:11     70s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:05.5/0:00:05.5 (1.0), totSession cpu/real = 0:01:10.2/0:01:14.4 (0.9), mem = 3054.0M
[07/19 16:33:11     70s] 
[07/19 16:33:11     70s] =============================================================================================
[07/19 16:33:11     70s]  Step TAT Report for SimplifyNetlist #1                                         20.13-s083_1
[07/19 16:33:11     70s] =============================================================================================
[07/19 16:33:11     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:33:11     70s] ---------------------------------------------------------------------------------------------
[07/19 16:33:11     70s] [ LibAnalyzerInit        ]      1   0:00:02.8  (  51.1 % )     0:00:02.8 /  0:00:02.8    1.0
[07/19 16:33:11     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:11     70s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[07/19 16:33:11     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:02.8 /  0:00:02.8    1.0
[07/19 16:33:11     70s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (  11.1 % )     0:00:00.6 /  0:00:00.6    1.0
[07/19 16:33:11     70s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:11     70s] [ MISC                   ]          0:00:02.0  (  36.9 % )     0:00:02.0 /  0:00:02.0    1.0
[07/19 16:33:11     70s] ---------------------------------------------------------------------------------------------
[07/19 16:33:11     70s]  SimplifyNetlist #1 TOTAL           0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:05.5    1.0
[07/19 16:33:11     70s] ---------------------------------------------------------------------------------------------
[07/19 16:33:11     70s] 
[07/19 16:33:11     70s] skipped the cell partition in DRV
[07/19 16:33:11     70s] 
[07/19 16:33:11     70s] Active setup views:
[07/19 16:33:11     70s]  analysis_default
[07/19 16:33:11     70s]   Dominating endpoints: 0
[07/19 16:33:11     70s]   Dominating TNS: -0.000
[07/19 16:33:11     70s] 
[07/19 16:33:11     70s] Leakage Power Opt: re-selecting buf/inv list 
[07/19 16:33:11     70s] #InfoCS: Num dontuse cells 0, Num usable cells 438
[07/19 16:33:11     70s] optDesignOneStep: Power Flow
[07/19 16:33:11     70s] #InfoCS: Num dontuse cells 0, Num usable cells 438
[07/19 16:33:11     70s] Deleting Lib Analyzer.
[07/19 16:33:11     70s] Begin: GigaOpt Global Optimization
[07/19 16:33:11     70s] *info: use new DP (enabled)
[07/19 16:33:11     70s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[07/19 16:33:11     70s] Info: 2 clock nets excluded from IPO operation.
[07/19 16:33:11     70s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:01:10.3/0:01:14.5 (0.9), mem = 3054.0M
[07/19 16:33:11     70s] Processing average sequential pin duty cycle 
[07/19 16:33:11     70s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14545.2
[07/19 16:33:11     70s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:11     70s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:33:11     70s] ### Creating PhyDesignMc. totSessionCpu=0:01:10 mem=3054.0M
[07/19 16:33:11     70s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/19 16:33:11     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:3054.0M
[07/19 16:33:11     70s] z: 1, totalTracks: 1
[07/19 16:33:11     70s] z: 3, totalTracks: 1
[07/19 16:33:11     70s] z: 5, totalTracks: 1
[07/19 16:33:11     70s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:33:11     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3054.0M
[07/19 16:33:11     70s] OPERPROF:     Starting CMU at level 3, MEM:3054.0M
[07/19 16:33:11     70s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3054.0M
[07/19 16:33:11     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:3054.0M
[07/19 16:33:11     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3054.0MB).
[07/19 16:33:11     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:3054.0M
[07/19 16:33:11     70s] TotalInstCnt at PhyDesignMc Initialization: 84
[07/19 16:33:11     70s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:10 mem=3055.6M
[07/19 16:33:11     70s] ### Creating RouteCongInterface, started
[07/19 16:33:11     70s] 
[07/19 16:33:11     70s] Creating Lib Analyzer ...
[07/19 16:33:11     70s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:33:11     70s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:33:11     70s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:33:11     70s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:33:11     70s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:33:11     70s] 
[07/19 16:33:11     70s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:33:14     73s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:13 mem=3055.6M
[07/19 16:33:14     73s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:13 mem=3055.6M
[07/19 16:33:14     73s] Creating Lib Analyzer, finished. 
[07/19 16:33:14     73s] 
[07/19 16:33:14     73s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[07/19 16:33:14     73s] 
[07/19 16:33:14     73s] #optDebug: {0, 1.000}
[07/19 16:33:14     73s] ### Creating RouteCongInterface, finished
[07/19 16:33:14     73s] {MG  {4 0 25.3 0.576412}  {5 0 59.2 1.34723} }
[07/19 16:33:17     75s] *info: 2 clock nets excluded
[07/19 16:33:17     75s] *info: 10 special nets excluded.
[07/19 16:33:17     75s] *info: 11 no-driver nets excluded.
[07/19 16:33:17     75s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3559.0M
[07/19 16:33:17     75s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3559.0M
[07/19 16:33:17     75s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[07/19 16:33:17     75s] Info: End MT loop @oiCellDelayCachingJob.
[07/19 16:33:17     75s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/19 16:33:17     75s] +--------+--------+---------+------------+--------+----------------+-----------+-----------------------------------------+
[07/19 16:33:17     75s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   | Pathgroup |                End Point                |
[07/19 16:33:17     75s] +--------+--------+---------+------------+--------+----------------+-----------+-----------------------------------------+
[07/19 16:33:17     75s] |   0.000|   0.000|   78.41%|   0:00:00.0| 3559.9M|analysis_default|         NA| NA                                      |
[07/19 16:33:17     75s] +--------+--------+---------+------------+--------+----------------+-----------+-----------------------------------------+
[07/19 16:33:17     75s] 
[07/19 16:33:17     75s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3559.9M) ***
[07/19 16:33:17     75s] 
[07/19 16:33:17     75s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3559.9M) ***
[07/19 16:33:17     75s] Bottom Preferred Layer:
[07/19 16:33:17     75s]     None
[07/19 16:33:17     75s] Via Pillar Rule:
[07/19 16:33:17     75s]     None
[07/19 16:33:17     75s] Finished writing unified metrics of routing constraints.
[07/19 16:33:17     75s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/19 16:33:17     75s] Total-nets :: 88, Stn-nets :: 0, ratio :: 0 %
[07/19 16:33:17     76s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3152.0M
[07/19 16:33:17     76s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:3086.0M
[07/19 16:33:17     76s] TotalInstCnt at PhyDesignMc Destruction: 84
[07/19 16:33:17     76s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:17     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14545.2
[07/19 16:33:17     76s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:05.8/0:00:05.7 (1.0), totSession cpu/real = 0:01:16.0/0:01:20.1 (0.9), mem = 3086.0M
[07/19 16:33:17     76s] 
[07/19 16:33:17     76s] =============================================================================================
[07/19 16:33:17     76s]  Step TAT Report for GlobalOpt #1                                               20.13-s083_1
[07/19 16:33:17     76s] =============================================================================================
[07/19 16:33:17     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:33:17     76s] ---------------------------------------------------------------------------------------------
[07/19 16:33:17     76s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:17     76s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  52.7 % )     0:00:03.0 /  0:00:03.0    1.0
[07/19 16:33:17     76s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:17     76s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[07/19 16:33:17     76s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:03.0 /  0:00:03.0    1.0
[07/19 16:33:17     76s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:17     76s] [ TransformInit          ]      1   0:00:02.5  (  43.4 % )     0:00:02.5 /  0:00:02.5    1.0
[07/19 16:33:17     76s] [ MISC                   ]          0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.3    1.5
[07/19 16:33:17     76s] ---------------------------------------------------------------------------------------------
[07/19 16:33:17     76s]  GlobalOpt #1 TOTAL                 0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:05.8    1.0
[07/19 16:33:17     76s] ---------------------------------------------------------------------------------------------
[07/19 16:33:17     76s] 
[07/19 16:33:17     76s] End: GigaOpt Global Optimization
[07/19 16:33:17     76s] Leakage Power Opt: resetting the buf/inv selection
[07/19 16:33:17     76s] *** Timing Is met
[07/19 16:33:17     76s] *** Check timing (0:00:00.0)
[07/19 16:33:17     76s] #InfoCS: Num dontuse cells 0, Num usable cells 438
[07/19 16:33:17     76s] optDesignOneStep: Power Flow
[07/19 16:33:17     76s] #InfoCS: Num dontuse cells 0, Num usable cells 438
[07/19 16:33:17     76s] Deleting Lib Analyzer.
[07/19 16:33:17     76s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -preCTS -noLeakageDegrade -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/19 16:33:17     76s] Info: 2 clock nets excluded from IPO operation.
[07/19 16:33:17     76s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=3086.0M
[07/19 16:33:17     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=3086.0M
[07/19 16:33:17     76s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/19 16:33:17     76s] Processing average sequential pin duty cycle 
[07/19 16:33:17     76s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:33:17     76s] ### Creating PhyDesignMc. totSessionCpu=0:01:16 mem=3461.9M
[07/19 16:33:17     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:3461.9M
[07/19 16:33:17     76s] z: 1, totalTracks: 1
[07/19 16:33:17     76s] z: 3, totalTracks: 1
[07/19 16:33:17     76s] z: 5, totalTracks: 1
[07/19 16:33:17     76s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:33:17     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3461.9M
[07/19 16:33:17     76s] OPERPROF:     Starting CMU at level 3, MEM:3461.9M
[07/19 16:33:17     76s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3461.9M
[07/19 16:33:17     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:3461.9M
[07/19 16:33:17     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3461.9MB).
[07/19 16:33:17     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.018, MEM:3461.9M
[07/19 16:33:17     76s] TotalInstCnt at PhyDesignMc Initialization: 84
[07/19 16:33:17     76s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:16 mem=3494.0M
[07/19 16:33:17     76s] Begin: Area Reclaim Optimization
[07/19 16:33:17     76s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:01:16.1/0:01:20.2 (0.9), mem = 3494.0M
[07/19 16:33:17     76s] 
[07/19 16:33:17     76s] Creating Lib Analyzer ...
[07/19 16:33:17     76s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 7 threads.
[07/19 16:33:17     76s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[07/19 16:33:17     76s] Total number of usable buffers from Lib Analyzer: 15 ( sky130_fd_sc_hd__clkbuf_1 sky130_fd_sc_hd__buf_1 sky130_fd_sc_hd__clkbuf_2 sky130_fd_sc_hd__buf_2 sky130_fd_sc_hd__clkbuf_4 sky130_fd_sc_hd__buf_4 sky130_fd_sc_hd__buf_6 sky130_fd_sc_hd__dlymetal6s2s_1 sky130_fd_sc_hd__clkbuf_8 sky130_fd_sc_hd__probec_p_8 sky130_fd_sc_hd__probe_p_8 sky130_fd_sc_hd__buf_8 sky130_fd_sc_hd__buf_12 sky130_fd_sc_hd__clkbuf_16 sky130_fd_sc_hd__buf_16)
[07/19 16:33:17     76s] Total number of usable inverters from Lib Analyzer: 16 ( sky130_fd_sc_hd__inv_2 sky130_fd_sc_hd__inv_1 sky130_fd_sc_hd__clkinv_1 sky130_fd_sc_hd__clkinvlp_2 sky130_fd_sc_hd__clkinv_2 sky130_fd_sc_hd__inv_4 sky130_fd_sc_hd__clkinvlp_4 sky130_fd_sc_hd__inv_6 sky130_fd_sc_hd__clkinv_4 sky130_fd_sc_hd__inv_8 sky130_fd_sc_hd__inv_12 sky130_fd_sc_hd__clkinv_8 sky130_fd_sc_hd__bufinv_8 sky130_fd_sc_hd__inv_16 sky130_fd_sc_hd__clkinv_16 sky130_fd_sc_hd__bufinv_16)
[07/19 16:33:17     76s] Total number of usable delay cells from Lib Analyzer: 15 ( sky130_fd_sc_hd__dlygate4sd2_1 sky130_fd_sc_hd__dlygate4sd1_1 sky130_fd_sc_hd__dlygate4sd3_1 sky130_fd_sc_hd__clkdlybuf4s50_1 sky130_fd_sc_hd__clkdlybuf4s25_2 sky130_fd_sc_hd__clkdlybuf4s25_1 sky130_fd_sc_hd__clkdlybuf4s18_2 sky130_fd_sc_hd__clkdlybuf4s18_1 sky130_fd_sc_hd__clkdlybuf4s15_1 sky130_fd_sc_hd__clkdlybuf4s50_2 sky130_fd_sc_hd__clkdlybuf4s15_2 sky130_fd_sc_hd__dlymetal6s6s_1 sky130_fd_sc_hd__dlymetal6s4s_1 sky130_fd_sc_hd__bufbuf_8 sky130_fd_sc_hd__bufbuf_16)
[07/19 16:33:17     76s] 
[07/19 16:33:17     76s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:33:20     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:19 mem=3496.0M
[07/19 16:33:20     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:19 mem=3496.0M
[07/19 16:33:20     78s] Creating Lib Analyzer, finished. 
[07/19 16:33:20     78s] Processing average sequential pin duty cycle 
[07/19 16:33:20     78s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14545.3
[07/19 16:33:20     78s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:20     78s] ### Creating RouteCongInterface, started
[07/19 16:33:20     78s] 
[07/19 16:33:20     78s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[07/19 16:33:20     78s] 
[07/19 16:33:20     78s] #optDebug: {0, 1.000}
[07/19 16:33:20     78s] ### Creating RouteCongInterface, finished
[07/19 16:33:22     80s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3496.0M
[07/19 16:33:22     80s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3496.0M
[07/19 16:33:22     80s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.41
[07/19 16:33:22     80s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:22     80s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 16:33:22     80s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:22     80s] |   78.41%|        -|   0.000|   0.000|   0:00:00.0| 3496.0M|
[07/19 16:33:22     80s] #optDebug: <stH: 2.7200 MiSeL: 74.9440>
[07/19 16:33:22     80s] |   78.41%|        0|   0.000|   0.000|   0:00:00.0| 3496.0M|
[07/19 16:33:22     80s] |   78.41%|        0|   0.000|   0.000|   0:00:00.0| 3801.2M|
[07/19 16:33:22     80s] |   78.41%|        0|   0.000|   0.000|   0:00:00.0| 3801.2M|
[07/19 16:33:22     80s] #optDebug: <stH: 2.7200 MiSeL: 74.9440>
[07/19 16:33:22     80s] |   78.41%|        0|   0.000|   0.000|   0:00:00.0| 3801.2M|
[07/19 16:33:22     80s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:22     80s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 78.41
[07/19 16:33:22     80s] 
[07/19 16:33:22     80s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/19 16:33:22     80s] --------------------------------------------------------------
[07/19 16:33:22     80s] |                                   | Total     | Sequential |
[07/19 16:33:22     80s] --------------------------------------------------------------
[07/19 16:33:22     80s] | Num insts resized                 |       0  |       0    |
[07/19 16:33:22     80s] | Num insts undone                  |       0  |       0    |
[07/19 16:33:22     80s] | Num insts Downsized               |       0  |       0    |
[07/19 16:33:22     80s] | Num insts Samesized               |       0  |       0    |
[07/19 16:33:22     80s] | Num insts Upsized                 |       0  |       0    |
[07/19 16:33:22     80s] | Num multiple commits+uncommits    |       0  |       -    |
[07/19 16:33:22     80s] --------------------------------------------------------------
[07/19 16:33:22     80s] Bottom Preferred Layer:
[07/19 16:33:22     80s]     None
[07/19 16:33:22     80s] Via Pillar Rule:
[07/19 16:33:22     80s]     None
[07/19 16:33:22     80s] Finished writing unified metrics of routing constraints.
[07/19 16:33:22     80s] End: Core Area Reclaim Optimization (cpu = 0:00:04.7) (real = 0:00:05.0) **
[07/19 16:33:22     80s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:22     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14545.3
[07/19 16:33:22     80s] *** AreaOpt #1 [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:01:20.8/0:01:24.9 (1.0), mem = 3801.2M
[07/19 16:33:22     80s] 
[07/19 16:33:22     80s] =============================================================================================
[07/19 16:33:22     80s]  Step TAT Report for AreaOpt #1                                                 20.13-s083_1
[07/19 16:33:22     80s] =============================================================================================
[07/19 16:33:22     80s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:33:22     80s] ---------------------------------------------------------------------------------------------
[07/19 16:33:22     80s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:22     80s] [ LibAnalyzerInit        ]      1   0:00:02.7  (  58.2 % )     0:00:02.7 /  0:00:02.7    1.0
[07/19 16:33:22     80s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:22     80s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:22     80s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:22     80s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.8
[07/19 16:33:22     80s] [ OptGetWeight           ]     14   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:22     80s] [ OptEval                ]     14   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    3.2
[07/19 16:33:22     80s] [ OptCommit              ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:22     80s] [ PostCommitDelayUpdate  ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:22     80s] [ MISC                   ]          0:00:01.9  (  40.3 % )     0:00:01.9 /  0:00:01.9    1.0
[07/19 16:33:22     80s] ---------------------------------------------------------------------------------------------
[07/19 16:33:22     80s]  AreaOpt #1 TOTAL                   0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[07/19 16:33:22     80s] ---------------------------------------------------------------------------------------------
[07/19 16:33:22     80s] 
[07/19 16:33:22     80s] Executing incremental physical updates
[07/19 16:33:22     80s] Executing incremental physical updates
[07/19 16:33:22     80s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3393.3M
[07/19 16:33:22     80s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:3081.3M
[07/19 16:33:22     80s] TotalInstCnt at PhyDesignMc Destruction: 84
[07/19 16:33:22     80s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=3081.29M, totSessionCpu=0:01:21).
[07/19 16:33:22     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3081.3M
[07/19 16:33:22     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3081.3M
[07/19 16:33:22     80s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:01:20.9/0:01:24.9 (1.0), mem = 3081.3M
[07/19 16:33:22     80s] 
[07/19 16:33:22     80s] *** Start incrementalPlace ***
[07/19 16:33:22     80s] User Input Parameters:
[07/19 16:33:22     80s] - Congestion Driven    : On
[07/19 16:33:22     80s] - Timing Driven        : On
[07/19 16:33:22     80s] - Area-Violation Based : On
[07/19 16:33:22     80s] - Start Rollback Level : -5
[07/19 16:33:22     80s] - Legalized            : On
[07/19 16:33:22     80s] - Window Based         : Off
[07/19 16:33:22     80s] - eDen incr mode       : Off
[07/19 16:33:22     80s] - Small incr mode      : Off
[07/19 16:33:22     80s] 
[07/19 16:33:22     80s] no activity file in design. spp won't run.
[07/19 16:33:22     80s] No Views given, use default active views for adaptive view pruning
[07/19 16:33:22     80s] SKP will enable view:
[07/19 16:33:22     80s]   analysis_default
[07/19 16:33:22     80s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3081.3M
[07/19 16:33:22     80s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:3081.3M
[07/19 16:33:22     80s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3081.3M
[07/19 16:33:22     80s] Starting Early Global Route congestion estimation: mem = 3081.3M
[07/19 16:33:22     80s] (I)       Started Import and model ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Create place DB ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Import place data ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Read instances and placement ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Read nets ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Create route DB ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       == Non-default Options ==
[07/19 16:33:22     80s] (I)       Maximum routing layer                              : 6
[07/19 16:33:22     80s] (I)       Number of threads                                  : 16
[07/19 16:33:22     80s] (I)       Use non-blocking free Dbs wires                    : false
[07/19 16:33:22     80s] (I)       Method to set GCell size                           : row
[07/19 16:33:22     80s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:33:22     80s] (I)       Started Import route data (16T) ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Use row-based GCell size
[07/19 16:33:22     80s] (I)       Use row-based GCell align
[07/19 16:33:22     80s] (I)       GCell unit size   : 2720
[07/19 16:33:22     80s] (I)       GCell multiplier  : 1
[07/19 16:33:22     80s] (I)       GCell row height  : 2720
[07/19 16:33:22     80s] (I)       Actual row height : 2720
[07/19 16:33:22     80s] (I)       GCell align ref   : 28980 28560
[07/19 16:33:22     80s] [NR-eGR] Track table information for default rule: 
[07/19 16:33:22     80s] [NR-eGR] li1 has no routable track
[07/19 16:33:22     80s] [NR-eGR] met1 has single uniform track structure
[07/19 16:33:22     80s] [NR-eGR] met2 has single uniform track structure
[07/19 16:33:22     80s] [NR-eGR] met3 has single uniform track structure
[07/19 16:33:22     80s] [NR-eGR] met4 has single uniform track structure
[07/19 16:33:22     80s] [NR-eGR] met5 has single uniform track structure
[07/19 16:33:22     80s] (I)       ===========================================================================
[07/19 16:33:22     80s] (I)       == Report All Rule Vias ==
[07/19 16:33:22     80s] (I)       ===========================================================================
[07/19 16:33:22     80s] (I)        Via Rule : (Default)
[07/19 16:33:22     80s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:33:22     80s] (I)       ---------------------------------------------------------------------------
[07/19 16:33:22     80s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:33:22     80s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:33:22     80s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:33:22     80s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:33:22     80s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:33:22     80s] (I)       ===========================================================================
[07/19 16:33:22     80s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Read routing blockages ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Read instance blockages ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Read PG blockages ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] [NR-eGR] Read 181 PG shapes
[07/19 16:33:22     80s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Read boundary cut boxes ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:33:22     80s] [NR-eGR] #Instance Blockages : 544
[07/19 16:33:22     80s] [NR-eGR] #PG Blockages       : 181
[07/19 16:33:22     80s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:33:22     80s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:33:22     80s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Read blackboxes ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:33:22     80s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Read prerouted ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/19 16:33:22     80s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Read unlegalized nets ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Read nets ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] [NR-eGR] Read numTotalNets=88  numIgnoredNets=0
[07/19 16:33:22     80s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Set up via pillars ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       early_global_route_priority property id does not exist.
[07/19 16:33:22     80s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Model blockages into capacity
[07/19 16:33:22     80s] (I)       Read Num Blocks=725  Num Prerouted Wires=0  Num CS=0
[07/19 16:33:22     80s] (I)       Started Initialize 3D capacity ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Layer 1 (H) : #blockages 578 : #preroutes 0
[07/19 16:33:22     80s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 0
[07/19 16:33:22     80s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 0
[07/19 16:33:22     80s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 0
[07/19 16:33:22     80s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:33:22     80s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       -- layer congestion ratio --
[07/19 16:33:22     80s] (I)       Layer 1 : 0.100000
[07/19 16:33:22     80s] (I)       Layer 2 : 0.700000
[07/19 16:33:22     80s] (I)       Layer 3 : 0.700000
[07/19 16:33:22     80s] (I)       Layer 4 : 0.700000
[07/19 16:33:22     80s] (I)       Layer 5 : 0.700000
[07/19 16:33:22     80s] (I)       Layer 6 : 0.700000
[07/19 16:33:22     80s] (I)       ----------------------------
[07/19 16:33:22     80s] (I)       Number of ignored nets                =      0
[07/19 16:33:22     80s] (I)       Number of connected nets              =      0
[07/19 16:33:22     80s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/19 16:33:22     80s] (I)       Number of clock nets                  =      2.  Ignored: No
[07/19 16:33:22     80s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:33:22     80s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:33:22     80s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:33:22     80s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:33:22     80s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:33:22     80s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:33:22     80s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:33:22     80s] (I)       Finished Import route data (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Read aux data ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Others data preparation ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 16:33:22     80s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Create route kernel ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Ndr track 0 does not exist
[07/19 16:33:22     80s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:33:22     80s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:33:22     80s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:33:22     80s] (I)       Site width          :   460  (dbu)
[07/19 16:33:22     80s] (I)       Row height          :  2720  (dbu)
[07/19 16:33:22     80s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:33:22     80s] (I)       GCell width         :  2720  (dbu)
[07/19 16:33:22     80s] (I)       GCell height        :  2720  (dbu)
[07/19 16:33:22     80s] (I)       Grid                :    29    37     6
[07/19 16:33:22     80s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:33:22     80s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:33:22     80s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:33:22     80s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:33:22     80s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:33:22     80s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:33:22     80s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:33:22     80s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:33:22     80s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:33:22     80s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:33:22     80s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:33:22     80s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:33:22     80s] (I)       --------------------------------------------------------
[07/19 16:33:22     80s] 
[07/19 16:33:22     80s] [NR-eGR] ============ Routing rule table ============
[07/19 16:33:22     80s] [NR-eGR] Rule id: 0  Nets: 88 
[07/19 16:33:22     80s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:33:22     80s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:33:22     80s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:22     80s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:22     80s] [NR-eGR] ========================================
[07/19 16:33:22     80s] [NR-eGR] 
[07/19 16:33:22     80s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:33:22     80s] (I)       blocked tracks on layer2 : = 494 / 8584 (5.75%)
[07/19 16:33:22     80s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:33:22     80s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:33:22     80s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:33:22     80s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:33:22     80s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Reset routing kernel
[07/19 16:33:22     80s] (I)       Started Global Routing ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Initialization ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       totalPins=257  totalGlobalPin=245 (95.33%)
[07/19 16:33:22     80s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Net group 1 ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     80s] (I)       Started Generate topology (16T) ( Curr Mem: 3081.29 MB )
[07/19 16:33:22     81s] (I)       Finished Generate topology (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       total 2D Cap : 21385 = (12966 H, 8419 V)
[07/19 16:33:22     81s] [NR-eGR] Layer group 1: route 88 net(s) in layer range [2, 6]
[07/19 16:33:22     81s] (I)       
[07/19 16:33:22     81s] (I)       ============  Phase 1a Route ============
[07/19 16:33:22     81s] (I)       Started Phase 1a ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Started Pattern routing (16T) ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Finished Pattern routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Usage: 614 = (298 H, 316 V) = (2.30% H, 3.75% V) = (8.106e+02um H, 8.595e+02um V)
[07/19 16:33:22     81s] (I)       Started Add via demand to 2D ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       
[07/19 16:33:22     81s] (I)       ============  Phase 1b Route ============
[07/19 16:33:22     81s] (I)       Started Phase 1b ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Usage: 614 = (298 H, 316 V) = (2.30% H, 3.75% V) = (8.106e+02um H, 8.595e+02um V)
[07/19 16:33:22     81s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.670080e+03um
[07/19 16:33:22     81s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 16:33:22     81s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:33:22     81s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       
[07/19 16:33:22     81s] (I)       ============  Phase 1c Route ============
[07/19 16:33:22     81s] (I)       Started Phase 1c ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Usage: 614 = (298 H, 316 V) = (2.30% H, 3.75% V) = (8.106e+02um H, 8.595e+02um V)
[07/19 16:33:22     81s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       
[07/19 16:33:22     81s] (I)       ============  Phase 1d Route ============
[07/19 16:33:22     81s] (I)       Started Phase 1d ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Usage: 614 = (298 H, 316 V) = (2.30% H, 3.75% V) = (8.106e+02um H, 8.595e+02um V)
[07/19 16:33:22     81s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       
[07/19 16:33:22     81s] (I)       ============  Phase 1e Route ============
[07/19 16:33:22     81s] (I)       Started Phase 1e ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Started Route legalization ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Usage: 614 = (298 H, 316 V) = (2.30% H, 3.75% V) = (8.106e+02um H, 8.595e+02um V)
[07/19 16:33:22     81s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.670080e+03um
[07/19 16:33:22     81s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       
[07/19 16:33:22     81s] (I)       ============  Phase 1l Route ============
[07/19 16:33:22     81s] (I)       Started Phase 1l ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Started Layer assignment (16T) ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Finished Layer assignment (16T) ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Finished Net group 1 ( CPU: 0.11 sec, Real: 0.06 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Started Clean cong LA ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:33:22     81s] (I)       Layer  2:       7812       390         1           0        8288    ( 0.00%) 
[07/19 16:33:22     81s] (I)       Layer  3:       6238       321         0           0        6173    ( 0.00%) 
[07/19 16:33:22     81s] (I)       Layer  4:       4529        58         0           0        4619    ( 0.00%) 
[07/19 16:33:22     81s] (I)       Layer  5:       1940         0         0        1419        2696    (34.48%) 
[07/19 16:33:22     81s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:33:22     81s] (I)       Total:         20695       769         1        2055       21909    ( 8.58%) 
[07/19 16:33:22     81s] (I)       
[07/19 16:33:22     81s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:33:22     81s] [NR-eGR]                        OverCon            
[07/19 16:33:22     81s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:33:22     81s] [NR-eGR]       Layer                (1)    OverCon 
[07/19 16:33:22     81s] [NR-eGR] ----------------------------------------------
[07/19 16:33:22     81s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:22     81s] [NR-eGR]    met1  (2)         1( 0.10%)   ( 0.10%) 
[07/19 16:33:22     81s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:22     81s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:22     81s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:22     81s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:22     81s] [NR-eGR] ----------------------------------------------
[07/19 16:33:22     81s] [NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[07/19 16:33:22     81s] [NR-eGR] 
[07/19 16:33:22     81s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.06 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Started Export 3D cong map ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       total 2D Cap : 21433 = (12992 H, 8441 V)
[07/19 16:33:22     81s] (I)       Started Export 2D cong map ( Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:33:22     81s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:33:22     81s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3082.82 MB )
[07/19 16:33:22     81s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3082.8M
[07/19 16:33:22     81s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.120, REAL:0.082, MEM:3082.8M
[07/19 16:33:22     81s] OPERPROF: Starting HotSpotCal at level 1, MEM:3082.8M
[07/19 16:33:22     81s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:22     81s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 16:33:22     81s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:22     81s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 16:33:22     81s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:22     81s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 16:33:22     81s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 16:33:22     81s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.017, MEM:3082.8M
[07/19 16:33:22     81s] 
[07/19 16:33:22     81s] === incrementalPlace Internal Loop 1 ===
[07/19 16:33:22     81s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/19 16:33:22     81s] OPERPROF: Starting IPInitSPData at level 1, MEM:3082.8M
[07/19 16:33:22     81s] z: 1, totalTracks: 1
[07/19 16:33:22     81s] z: 3, totalTracks: 1
[07/19 16:33:22     81s] z: 5, totalTracks: 1
[07/19 16:33:22     81s] #spOpts: N=130 minPadR=1.1 
[07/19 16:33:22     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3082.8M
[07/19 16:33:22     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:3082.8M
[07/19 16:33:22     81s] OPERPROF:   Starting post-place ADS at level 2, MEM:3082.8M
[07/19 16:33:22     81s] ADSU 0.784 -> 0.784. GS 21.760
[07/19 16:33:22     81s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.001, MEM:3082.8M
[07/19 16:33:22     81s] OPERPROF:   Starting spMPad at level 2, MEM:3080.8M
[07/19 16:33:22     81s] OPERPROF:     Starting spContextMPad at level 3, MEM:3080.8M
[07/19 16:33:22     81s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3080.8M
[07/19 16:33:22     81s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:3080.8M
[07/19 16:33:22     81s] no activity file in design. spp won't run.
[07/19 16:33:22     81s] SP #FI/SF FL/PI 0/0 84/0
[07/19 16:33:22     81s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.020, MEM:3080.8M
[07/19 16:33:22     81s] PP off. flexM 0
[07/19 16:33:22     81s] OPERPROF: Starting CDPad at level 1, MEM:3080.8M
[07/19 16:33:22     81s] 3DP is on.
[07/19 16:33:22     81s] 3DP OF M2 0.001, M4 0.000. Diff 0
[07/19 16:33:22     81s] 3DP (1, 3) DPT Adjust 1. 0.845, 0.735, delta 0.110. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/19 16:33:22     81s] CDPadU 1.000 -> 1.009. R=0.832, N=84, GS=2.720
[07/19 16:33:22     81s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.023, MEM:3080.8M
[07/19 16:33:22     81s] no activity file in design. spp won't run.
[07/19 16:33:22     81s] OPERPROF: Starting spInitNetWt at level 1, MEM:3080.8M
[07/19 16:33:22     81s] no activity file in design. spp won't run.
[07/19 16:33:22     81s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[07/19 16:33:22     81s] no activity file in design. spp won't run.
[07/19 16:33:22     81s] [spp] 0
[07/19 16:33:22     81s] no activity file in design. spp won't run.
[07/19 16:33:22     81s] [adp] 1:1:1:2
[07/19 16:33:22     81s] no activity file in design. spp won't run.
[07/19 16:33:22     81s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.001, MEM:3080.8M
[07/19 16:33:22     81s] OPERPROF: Starting InitSKP at level 1, MEM:3080.8M
[07/19 16:33:22     81s] no activity file in design. spp won't run.
[07/19 16:33:22     81s] no activity file in design. spp won't run.
[07/19 16:33:22     81s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[07/19 16:33:22     81s] OPERPROF: Finished InitSKP at level 1, CPU:0.490, REAL:0.268, MEM:3597.0M
[07/19 16:33:22     81s] NP #FI/FS/SF FL/PI: 43/0/0 84/0
[07/19 16:33:22     81s] no activity file in design. spp won't run.
[07/19 16:33:22     81s] OPERPROF: Starting npPlace at level 1, MEM:3853.0M
[07/19 16:33:22     81s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[07/19 16:33:22     81s] No instances found in the vector
[07/19 16:33:22     81s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3629.0M, DRC: 0)
[07/19 16:33:22     81s] 0 (out of 0) MH cells were successfully legalized.
[07/19 16:33:23     83s] Iteration  4: Total net bbox = 1.185e+03 (5.76e+02 6.10e+02)
[07/19 16:33:23     83s]               Est.  stn bbox = 1.321e+03 (6.03e+02 7.17e+02)
[07/19 16:33:23     83s]               cpu = 0:00:02.0 real = 0:00:01.0 mem = 4267.8M
[07/19 16:33:23     83s] OPERPROF: Finished npPlace at level 1, CPU:2.020, REAL:0.841, MEM:4011.8M
[07/19 16:33:23     83s] no activity file in design. spp won't run.
[07/19 16:33:23     83s] NP #FI/FS/SF FL/PI: 43/0/0 84/0
[07/19 16:33:23     83s] no activity file in design. spp won't run.
[07/19 16:33:23     83s] OPERPROF: Starting npPlace at level 1, MEM:3979.8M
[07/19 16:33:23     83s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[07/19 16:33:23     83s] No instances found in the vector
[07/19 16:33:23     83s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3755.7M, DRC: 0)
[07/19 16:33:23     83s] 0 (out of 0) MH cells were successfully legalized.
[07/19 16:33:25     88s] Iteration  5: Total net bbox = 1.266e+03 (6.33e+02 6.33e+02)
[07/19 16:33:25     88s]               Est.  stn bbox = 1.428e+03 (6.77e+02 7.51e+02)
[07/19 16:33:25     88s]               cpu = 0:00:04.8 real = 0:00:02.0 mem = 4267.8M
[07/19 16:33:25     88s] OPERPROF: Finished npPlace at level 1, CPU:4.830, REAL:1.673, MEM:4011.8M
[07/19 16:33:25     88s] no activity file in design. spp won't run.
[07/19 16:33:25     88s] NP #FI/FS/SF FL/PI: 43/0/0 84/0
[07/19 16:33:25     88s] no activity file in design. spp won't run.
[07/19 16:33:25     88s] OPERPROF: Starting npPlace at level 1, MEM:3979.8M
[07/19 16:33:25     88s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[07/19 16:33:25     88s] No instances found in the vector
[07/19 16:33:25     88s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3755.7M, DRC: 0)
[07/19 16:33:25     88s] 0 (out of 0) MH cells were successfully legalized.
[07/19 16:33:26     93s] Iteration  6: Total net bbox = 1.392e+03 (6.96e+02 6.96e+02)
[07/19 16:33:26     93s]               Est.  stn bbox = 1.565e+03 (7.52e+02 8.12e+02)
[07/19 16:33:26     93s]               cpu = 0:00:05.0 real = 0:00:01.0 mem = 4267.8M
[07/19 16:33:26     93s] OPERPROF: Finished npPlace at level 1, CPU:5.060, REAL:1.604, MEM:4011.8M
[07/19 16:33:26     93s] no activity file in design. spp won't run.
[07/19 16:33:26     93s] NP #FI/FS/SF FL/PI: 43/0/0 84/0
[07/19 16:33:26     93s] no activity file in design. spp won't run.
[07/19 16:33:27     93s] OPERPROF: Starting npPlace at level 1, MEM:3979.8M
[07/19 16:33:27     93s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[07/19 16:33:27     93s] No instances found in the vector
[07/19 16:33:27     93s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3755.7M, DRC: 0)
[07/19 16:33:27     93s] 0 (out of 0) MH cells were successfully legalized.
[07/19 16:33:28     97s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:4267.8M
[07/19 16:33:28     97s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:4267.8M
[07/19 16:33:28     97s] Iteration  7: Total net bbox = 1.430e+03 (7.14e+02 7.17e+02)
[07/19 16:33:28     97s]               Est.  stn bbox = 1.603e+03 (7.71e+02 8.32e+02)
[07/19 16:33:28     97s]               cpu = 0:00:04.0 real = 0:00:01.0 mem = 4267.8M
[07/19 16:33:28     98s] OPERPROF: Finished npPlace at level 1, CPU:4.110, REAL:1.291, MEM:4011.8M
[07/19 16:33:28     98s] Move report: Timing Driven Placement moves 84 insts, mean move: 6.06 um, max move: 19.64 um 
[07/19 16:33:28     98s] 	Max move on inst (clk_gate_dac_select_bits_reg/latch): (42.32, 61.20) --> (36.43, 47.45)
[07/19 16:33:28     98s] no activity file in design. spp won't run.
[07/19 16:33:28     98s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3755.7M
[07/19 16:33:28     98s] *Info(CAP): clkGateAware moves 1 insts, mean move: 5.43 um, max move: 5.43 um
[07/19 16:33:28     98s] *Info(CAP): max move on inst (clk_gate_dac_select_bits_reg/latch): (36.43, 47.45) --> (33.03, 45.42)
[07/19 16:33:28     98s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.005, MEM:3755.7M
[07/19 16:33:28     98s] 
[07/19 16:33:28     98s] Finished Incremental Placement (cpu=0:00:16.9, real=0:00:06.0, mem=3755.7M)
[07/19 16:33:28     98s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/19 16:33:28     98s] Type 'man IMPSP-9025' for more detail.
[07/19 16:33:28     98s] CongRepair sets shifter mode to gplace
[07/19 16:33:28     98s] TDRefine: refinePlace mode is spiral
[07/19 16:33:28     98s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3755.7M
[07/19 16:33:28     98s] z: 1, totalTracks: 1
[07/19 16:33:28     98s] z: 3, totalTracks: 1
[07/19 16:33:28     98s] z: 5, totalTracks: 1
[07/19 16:33:28     98s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:33:28     98s] All LLGs are deleted
[07/19 16:33:28     98s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3755.7M
[07/19 16:33:28     98s] Core basic site is unithd
[07/19 16:33:28     98s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.030, REAL:0.013, MEM:3755.7M
[07/19 16:33:28     98s] Fast DP-INIT is on for default
[07/19 16:33:28     98s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:33:28     98s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.026, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:         Starting CMU at level 5, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.028, MEM:3755.7M
[07/19 16:33:28     98s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3755.7MB).
[07/19 16:33:28     98s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.035, MEM:3755.7M
[07/19 16:33:28     98s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.035, MEM:3755.7M
[07/19 16:33:28     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14545.2
[07/19 16:33:28     98s] OPERPROF:   Starting RefinePlace at level 2, MEM:3755.7M
[07/19 16:33:28     98s] *** Starting refinePlace (0:01:38 mem=3755.7M) ***
[07/19 16:33:28     98s] Total net bbox length = 1.519e+03 (7.903e+02 7.285e+02) (ext = 7.182e+02)
[07/19 16:33:28     98s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:33:28     98s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3755.7M
[07/19 16:33:28     98s] Starting refinePlace ...
[07/19 16:33:28     98s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/19 16:33:28     98s] ** Cut row section cpu time 0:00:00.0.
[07/19 16:33:28     98s]    Spread Effort: high, pre-route mode, useDDP on.
[07/19 16:33:28     98s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3755.7MB) @(0:01:38 - 0:01:38).
[07/19 16:33:28     98s] Move report: preRPlace moves 84 insts, mean move: 0.96 um, max move: 5.12 um 
[07/19 16:33:28     98s] 	Max move on inst (dac_mask_reg_7_): (43.89, 52.45) --> (44.16, 47.60)
[07/19 16:33:28     98s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
[07/19 16:33:28     98s] wireLenOptFixPriorityInst 0 inst fixed
[07/19 16:33:28     98s] tweakage running in 16 threads.
[07/19 16:33:28     98s] Placement tweakage begins.
[07/19 16:33:28     98s] wire length = 1.710e+03
[07/19 16:33:28     98s] wire length = 1.603e+03
[07/19 16:33:28     98s] Placement tweakage ends.
[07/19 16:33:28     98s] Move report: tweak moves 12 insts, mean move: 2.53 um, max move: 3.68 um 
[07/19 16:33:28     98s] 	Max move on inst (U71): (36.80, 34.00) --> (40.48, 34.00)
[07/19 16:33:28     98s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=3755.7MB) @(0:01:38 - 0:01:38).
[07/19 16:33:28     98s] 
[07/19 16:33:28     98s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:33:28     98s] Move report: legalization moves 39 insts, mean move: 4.33 um, max move: 21.88 um spiral
[07/19 16:33:28     98s] 	Max move on inst (clk_gate_dac_select_bits_reg/latch): (33.12, 44.88) --> (41.40, 31.28)
[07/19 16:33:28     98s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3758.8MB) @(0:01:38 - 0:01:38).
[07/19 16:33:28     98s] Move report: Detail placement moves 84 insts, mean move: 2.81 um, max move: 22.51 um 
[07/19 16:33:28     98s] 	Max move on inst (clk_gate_dac_select_bits_reg/latch): (33.03, 45.42) --> (41.40, 31.28)
[07/19 16:33:28     98s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3758.8MB
[07/19 16:33:28     98s] Statistics of distance of Instance movement in refine placement:
[07/19 16:33:28     98s]   maximum (X+Y) =        22.51 um
[07/19 16:33:28     98s]   inst (clk_gate_dac_select_bits_reg/latch) with max move: (33.033, 45.419) -> (41.4, 31.28)
[07/19 16:33:28     98s]   mean    (X+Y) =         2.81 um
[07/19 16:33:28     98s] Summary Report:
[07/19 16:33:28     98s] Instances move: 84 (out of 84 movable)
[07/19 16:33:28     98s] Instances flipped: 0
[07/19 16:33:28     98s] Mean displacement: 2.81 um
[07/19 16:33:28     98s] Max displacement: 22.51 um (Instance: clk_gate_dac_select_bits_reg/latch) (33.033, 45.419) -> (41.4, 31.28)
[07/19 16:33:28     98s] 	Length: 15 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__sdlclkp_1
[07/19 16:33:28     98s] Total instances moved : 84
[07/19 16:33:28     98s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.160, REAL:0.110, MEM:3758.8M
[07/19 16:33:28     98s] Total net bbox length = 1.549e+03 (7.114e+02 8.372e+02) (ext = 7.192e+02)
[07/19 16:33:28     98s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3758.8MB
[07/19 16:33:28     98s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3758.8MB) @(0:01:38 - 0:01:38).
[07/19 16:33:28     98s] *** Finished refinePlace (0:01:38 mem=3758.8M) ***
[07/19 16:33:28     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14545.2
[07/19 16:33:28     98s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.180, REAL:0.117, MEM:3758.8M
[07/19 16:33:28     98s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3758.8M
[07/19 16:33:28     98s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.005, MEM:3755.8M
[07/19 16:33:28     98s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.230, REAL:0.157, MEM:3755.8M
[07/19 16:33:28     98s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3755.8M
[07/19 16:33:28     98s] Starting Early Global Route congestion estimation: mem = 3755.8M
[07/19 16:33:28     98s] (I)       Started Import and model ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Create place DB ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Import place data ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Read instances and placement ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Read nets ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Create route DB ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       == Non-default Options ==
[07/19 16:33:28     98s] (I)       Maximum routing layer                              : 6
[07/19 16:33:28     98s] (I)       Number of threads                                  : 16
[07/19 16:33:28     98s] (I)       Use non-blocking free Dbs wires                    : false
[07/19 16:33:28     98s] (I)       Method to set GCell size                           : row
[07/19 16:33:28     98s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:33:28     98s] (I)       Started Import route data (16T) ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Use row-based GCell size
[07/19 16:33:28     98s] (I)       Use row-based GCell align
[07/19 16:33:28     98s] (I)       GCell unit size   : 2720
[07/19 16:33:28     98s] (I)       GCell multiplier  : 1
[07/19 16:33:28     98s] (I)       GCell row height  : 2720
[07/19 16:33:28     98s] (I)       Actual row height : 2720
[07/19 16:33:28     98s] (I)       GCell align ref   : 28980 28560
[07/19 16:33:28     98s] [NR-eGR] Track table information for default rule: 
[07/19 16:33:28     98s] [NR-eGR] li1 has no routable track
[07/19 16:33:28     98s] [NR-eGR] met1 has single uniform track structure
[07/19 16:33:28     98s] [NR-eGR] met2 has single uniform track structure
[07/19 16:33:28     98s] [NR-eGR] met3 has single uniform track structure
[07/19 16:33:28     98s] [NR-eGR] met4 has single uniform track structure
[07/19 16:33:28     98s] [NR-eGR] met5 has single uniform track structure
[07/19 16:33:28     98s] (I)       ===========================================================================
[07/19 16:33:28     98s] (I)       == Report All Rule Vias ==
[07/19 16:33:28     98s] (I)       ===========================================================================
[07/19 16:33:28     98s] (I)        Via Rule : (Default)
[07/19 16:33:28     98s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:33:28     98s] (I)       ---------------------------------------------------------------------------
[07/19 16:33:28     98s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:33:28     98s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:33:28     98s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:33:28     98s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:33:28     98s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:33:28     98s] (I)       ===========================================================================
[07/19 16:33:28     98s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Read routing blockages ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Read instance blockages ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Read PG blockages ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] [NR-eGR] Read 181 PG shapes
[07/19 16:33:28     98s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Read boundary cut boxes ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:33:28     98s] [NR-eGR] #Instance Blockages : 544
[07/19 16:33:28     98s] [NR-eGR] #PG Blockages       : 181
[07/19 16:33:28     98s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:33:28     98s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:33:28     98s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Read blackboxes ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:33:28     98s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Read prerouted ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/19 16:33:28     98s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Read unlegalized nets ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Read nets ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] [NR-eGR] Read numTotalNets=88  numIgnoredNets=0
[07/19 16:33:28     98s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Set up via pillars ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       early_global_route_priority property id does not exist.
[07/19 16:33:28     98s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Model blockages into capacity
[07/19 16:33:28     98s] (I)       Read Num Blocks=725  Num Prerouted Wires=0  Num CS=0
[07/19 16:33:28     98s] (I)       Started Initialize 3D capacity ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Layer 1 (H) : #blockages 578 : #preroutes 0
[07/19 16:33:28     98s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 0
[07/19 16:33:28     98s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 0
[07/19 16:33:28     98s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 0
[07/19 16:33:28     98s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:33:28     98s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       -- layer congestion ratio --
[07/19 16:33:28     98s] (I)       Layer 1 : 0.100000
[07/19 16:33:28     98s] (I)       Layer 2 : 0.700000
[07/19 16:33:28     98s] (I)       Layer 3 : 0.700000
[07/19 16:33:28     98s] (I)       Layer 4 : 0.700000
[07/19 16:33:28     98s] (I)       Layer 5 : 0.700000
[07/19 16:33:28     98s] (I)       Layer 6 : 0.700000
[07/19 16:33:28     98s] (I)       ----------------------------
[07/19 16:33:28     98s] (I)       Number of ignored nets                =      0
[07/19 16:33:28     98s] (I)       Number of connected nets              =      0
[07/19 16:33:28     98s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/19 16:33:28     98s] (I)       Number of clock nets                  =      2.  Ignored: No
[07/19 16:33:28     98s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:33:28     98s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:33:28     98s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:33:28     98s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:33:28     98s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:33:28     98s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:33:28     98s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:33:28     98s] (I)       Finished Import route data (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Read aux data ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Others data preparation ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 16:33:28     98s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Create route kernel ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Ndr track 0 does not exist
[07/19 16:33:28     98s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:33:28     98s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:33:28     98s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:33:28     98s] (I)       Site width          :   460  (dbu)
[07/19 16:33:28     98s] (I)       Row height          :  2720  (dbu)
[07/19 16:33:28     98s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:33:28     98s] (I)       GCell width         :  2720  (dbu)
[07/19 16:33:28     98s] (I)       GCell height        :  2720  (dbu)
[07/19 16:33:28     98s] (I)       Grid                :    29    37     6
[07/19 16:33:28     98s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:33:28     98s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:33:28     98s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:33:28     98s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:33:28     98s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:33:28     98s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:33:28     98s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:33:28     98s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:33:28     98s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:33:28     98s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:33:28     98s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:33:28     98s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:33:28     98s] (I)       --------------------------------------------------------
[07/19 16:33:28     98s] 
[07/19 16:33:28     98s] [NR-eGR] ============ Routing rule table ============
[07/19 16:33:28     98s] [NR-eGR] Rule id: 0  Nets: 88 
[07/19 16:33:28     98s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:33:28     98s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:33:28     98s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:28     98s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:28     98s] [NR-eGR] ========================================
[07/19 16:33:28     98s] [NR-eGR] 
[07/19 16:33:28     98s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:33:28     98s] (I)       blocked tracks on layer2 : = 489 / 8584 (5.70%)
[07/19 16:33:28     98s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:33:28     98s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:33:28     98s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:33:28     98s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:33:28     98s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Reset routing kernel
[07/19 16:33:28     98s] (I)       Started Global Routing ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Initialization ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       totalPins=257  totalGlobalPin=243 (94.55%)
[07/19 16:33:28     98s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Net group 1 ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Generate topology (16T) ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Generate topology (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       total 2D Cap : 21386 = (12967 H, 8419 V)
[07/19 16:33:28     98s] [NR-eGR] Layer group 1: route 88 net(s) in layer range [2, 6]
[07/19 16:33:28     98s] (I)       
[07/19 16:33:28     98s] (I)       ============  Phase 1a Route ============
[07/19 16:33:28     98s] (I)       Started Phase 1a ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Started Pattern routing (16T) ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Usage: 613 = (277 H, 336 V) = (2.14% H, 3.99% V) = (7.534e+02um H, 9.139e+02um V)
[07/19 16:33:28     98s] (I)       Started Add via demand to 2D ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       
[07/19 16:33:28     98s] (I)       ============  Phase 1b Route ============
[07/19 16:33:28     98s] (I)       Started Phase 1b ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Usage: 613 = (277 H, 336 V) = (2.14% H, 3.99% V) = (7.534e+02um H, 9.139e+02um V)
[07/19 16:33:28     98s] (I)       Overflow of layer group 1: 0.17% H + 0.00% V. EstWL: 1.667360e+03um
[07/19 16:33:28     98s] (I)       Congestion metric : 0.17%H 0.00%V, 0.17%HV
[07/19 16:33:28     98s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:33:28     98s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       
[07/19 16:33:28     98s] (I)       ============  Phase 1c Route ============
[07/19 16:33:28     98s] (I)       Started Phase 1c ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Usage: 613 = (277 H, 336 V) = (2.14% H, 3.99% V) = (7.534e+02um H, 9.139e+02um V)
[07/19 16:33:28     98s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       
[07/19 16:33:28     98s] (I)       ============  Phase 1d Route ============
[07/19 16:33:28     98s] (I)       Started Phase 1d ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Usage: 613 = (277 H, 336 V) = (2.14% H, 3.99% V) = (7.534e+02um H, 9.139e+02um V)
[07/19 16:33:28     98s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       
[07/19 16:33:28     98s] (I)       ============  Phase 1e Route ============
[07/19 16:33:28     98s] (I)       Started Phase 1e ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Started Route legalization ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Usage: 613 = (277 H, 336 V) = (2.14% H, 3.99% V) = (7.534e+02um H, 9.139e+02um V)
[07/19 16:33:28     98s] [NR-eGR] Early Global Route overflow of layer group 1: 0.17% H + 0.00% V. EstWL: 1.667360e+03um
[07/19 16:33:28     98s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       
[07/19 16:33:28     98s] (I)       ============  Phase 1l Route ============
[07/19 16:33:28     98s] (I)       Started Phase 1l ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Started Layer assignment (16T) ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Layer assignment (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Net group 1 ( CPU: 0.10 sec, Real: 0.05 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Started Clean cong LA ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:33:28     98s] (I)       Layer  2:       7814       389         1           0        8288    ( 0.00%) 
[07/19 16:33:28     98s] (I)       Layer  3:       6238       337         0           0        6173    ( 0.00%) 
[07/19 16:33:28     98s] (I)       Layer  4:       4529        16         0           0        4619    ( 0.00%) 
[07/19 16:33:28     98s] (I)       Layer  5:       1940         0         0        1419        2696    (34.48%) 
[07/19 16:33:28     98s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:33:28     98s] (I)       Total:         20697       742         1        2055       21909    ( 8.58%) 
[07/19 16:33:28     98s] (I)       
[07/19 16:33:28     98s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:33:28     98s] [NR-eGR]                        OverCon            
[07/19 16:33:28     98s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:33:28     98s] [NR-eGR]       Layer                (1)    OverCon 
[07/19 16:33:28     98s] [NR-eGR] ----------------------------------------------
[07/19 16:33:28     98s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:28     98s] [NR-eGR]    met1  (2)         1( 0.10%)   ( 0.10%) 
[07/19 16:33:28     98s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:28     98s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:28     98s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:28     98s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:28     98s] [NR-eGR] ----------------------------------------------
[07/19 16:33:28     98s] [NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[07/19 16:33:28     98s] [NR-eGR] 
[07/19 16:33:28     98s] (I)       Finished Global Routing ( CPU: 0.10 sec, Real: 0.06 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Started Export 3D cong map ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       total 2D Cap : 21439 = (12998 H, 8441 V)
[07/19 16:33:28     98s] (I)       Started Export 2D cong map ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:33:28     98s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:33:28     98s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3755.8M
[07/19 16:33:28     98s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.120, REAL:0.084, MEM:3755.8M
[07/19 16:33:28     98s] OPERPROF: Starting HotSpotCal at level 1, MEM:3755.8M
[07/19 16:33:28     98s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:28     98s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 16:33:28     98s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:28     98s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 16:33:28     98s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:28     98s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 16:33:28     98s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 16:33:28     98s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:3755.8M
[07/19 16:33:28     98s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3755.8M
[07/19 16:33:28     98s] Starting Early Global Route wiring: mem = 3755.8M
[07/19 16:33:28     98s] (I)       Started Free existing wires ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       ============= Track Assignment ============
[07/19 16:33:28     98s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Started Track Assignment (16T) ( Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/19 16:33:28     98s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.77 MB )
[07/19 16:33:28     98s] (I)       Run Multi-thread track assignment
[07/19 16:33:28     98s] (I)       Finished Track Assignment (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Started Export ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] [NR-eGR] Started Export DB wires ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:33:28     98s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 243
[07/19 16:33:28     98s] [NR-eGR]   met1  (2H) length: 8.096000e+02um, number of vias: 343
[07/19 16:33:28     98s] [NR-eGR]   met2  (3V) length: 9.371900e+02um, number of vias: 23
[07/19 16:33:28     98s] [NR-eGR]   met3  (4H) length: 3.312000e+01um, number of vias: 0
[07/19 16:33:28     98s] [NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[07/19 16:33:28     98s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:33:28     98s] [NR-eGR] Total length: 1.779910e+03um, number of vias: 609
[07/19 16:33:28     98s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:33:28     98s] [NR-eGR] Total eGR-routed clock nets wire length: 2.022100e+02um 
[07/19 16:33:28     98s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:33:28     98s] (I)       Started Update net boxes ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Started Update timing ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Started Postprocess design ( Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3755.82 MB )
[07/19 16:33:28     98s] Early Global Route wiring runtime: 0.04 seconds, mem = 3755.8M
[07/19 16:33:28     98s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.080, REAL:0.045, MEM:3755.8M
[07/19 16:33:28     98s] 0 delay mode for cte disabled.
[07/19 16:33:28     98s] SKP cleared!
[07/19 16:33:28     98s] 
[07/19 16:33:28     98s] *** Finished incrementalPlace (cpu=0:00:17.6, real=0:00:06.0)***
[07/19 16:33:28     98s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3211.6M
[07/19 16:33:28     98s] All LLGs are deleted
[07/19 16:33:28     98s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3211.6M
[07/19 16:33:28     98s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3211.6M
[07/19 16:33:28     98s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:3209.6M
[07/19 16:33:28     98s] Start to check current routing status for nets...
[07/19 16:33:28     98s] All nets are already routed correctly.
[07/19 16:33:28     98s] End to check current routing status for nets (mem=3209.6M)
[07/19 16:33:28     98s] Extraction called for design 'sar_adc_controller' of instances=127 and nets=99 using extraction engine 'preRoute' .
[07/19 16:33:28     98s] PreRoute RC Extraction called for design sar_adc_controller.
[07/19 16:33:28     98s] RC Extraction called in multi-corner(1) mode.
[07/19 16:33:28     98s] RCMode: PreRoute
[07/19 16:33:28     98s]       RC Corner Indexes            0   
[07/19 16:33:28     98s] Capacitance Scaling Factor   : 1.00000 
[07/19 16:33:28     98s] Resistance Scaling Factor    : 1.00000 
[07/19 16:33:28     98s] Clock Cap. Scaling Factor    : 1.00000 
[07/19 16:33:28     98s] Clock Res. Scaling Factor    : 1.00000 
[07/19 16:33:28     98s] Shrink Factor                : 1.00000
[07/19 16:33:28     98s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 16:33:28     98s] Using capacitance table file ...
[07/19 16:33:28     98s] LayerId::1 widthSet size::4
[07/19 16:33:28     98s] LayerId::2 widthSet size::4
[07/19 16:33:28     98s] LayerId::3 widthSet size::5
[07/19 16:33:28     98s] LayerId::4 widthSet size::4
[07/19 16:33:28     98s] LayerId::5 widthSet size::5
[07/19 16:33:28     98s] LayerId::6 widthSet size::2
[07/19 16:33:28     98s] Updating RC grid for preRoute extraction ...
[07/19 16:33:28     98s] Initializing multi-corner capacitance tables ... 
[07/19 16:33:28     98s] Initializing multi-corner resistance tables ...
[07/19 16:33:28     98s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:33:28     98s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.018608 ; aWlH: 0.000000 ; Pmax: 0.817200 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 83 ; 
[07/19 16:33:28     98s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3209.633M)
[07/19 16:33:28     98s] Compute RC Scale Done ...
[07/19 16:33:28     98s] **optDesign ... cpu = 0:00:41, real = 0:00:29, mem = 2484.3M, totSessionCpu=0:01:39 **
[07/19 16:33:28     98s] #################################################################################
[07/19 16:33:28     98s] # Design Stage: PreRoute
[07/19 16:33:28     98s] # Design Name: sar_adc_controller
[07/19 16:33:28     98s] # Design Mode: 130nm
[07/19 16:33:28     98s] # Analysis Mode: MMMC OCV 
[07/19 16:33:28     98s] # Parasitics Mode: No SPEF/RCDB 
[07/19 16:33:28     98s] # Signoff Settings: SI Off 
[07/19 16:33:28     98s] #################################################################################
[07/19 16:33:28     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 3267.7M, InitMEM = 3267.7M)
[07/19 16:33:28     99s] Calculate early delays in OCV mode...
[07/19 16:33:28     99s] Calculate late delays in OCV mode...
[07/19 16:33:28     99s] Start delay calculation (fullDC) (16 T). (MEM=3268.75)
[07/19 16:33:28     99s] End AAE Lib Interpolated Model. (MEM=3288.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:29     99s] Total number of fetched objects 89
[07/19 16:33:29     99s] Total number of fetched objects 89
[07/19 16:33:29     99s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:29     99s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:29     99s] End delay calculation. (MEM=3899.02 CPU=0:00:00.3 REAL=0:00:00.0)
[07/19 16:33:29     99s] End delay calculation (fullDC). (MEM=3899.02 CPU=0:00:00.5 REAL=0:00:01.0)
[07/19 16:33:29     99s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 3899.0M) ***
[07/19 16:33:29     99s] *** IncrReplace #1 [finish] : cpu/real = 0:00:18.8/0:00:07.2 (2.6), totSession cpu/real = 0:01:39.7/0:01:32.1 (1.1), mem = 3867.0M
[07/19 16:33:29     99s] 
[07/19 16:33:29     99s] =============================================================================================
[07/19 16:33:29     99s]  Step TAT Report for IncrReplace #1                                             20.13-s083_1
[07/19 16:33:29     99s] =============================================================================================
[07/19 16:33:29     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:33:29     99s] ---------------------------------------------------------------------------------------------
[07/19 16:33:29     99s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/19 16:33:29     99s] [ FullDelayCalc          ]      1   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.5    1.5
[07/19 16:33:29     99s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:29     99s] [ MISC                   ]          0:00:06.8  (  95.5 % )     0:00:06.8 /  0:00:18.3    2.7
[07/19 16:33:29     99s] ---------------------------------------------------------------------------------------------
[07/19 16:33:29     99s]  IncrReplace #1 TOTAL               0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:18.8    2.6
[07/19 16:33:29     99s] ---------------------------------------------------------------------------------------------
[07/19 16:33:29     99s] 
[07/19 16:33:29     99s] skipped the cell partition in DRV
[07/19 16:33:29     99s] *** Timing Is met
[07/19 16:33:29     99s] *** Check timing (0:00:00.0)
[07/19 16:33:29    100s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3867.0M
[07/19 16:33:29    100s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3867.0M
[07/19 16:33:29    100s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3867.0M
[07/19 16:33:29    100s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.014, MEM:3899.0M
[07/19 16:33:29    100s] Fast DP-INIT is on for default
[07/19 16:33:29    100s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:3899.0M
[07/19 16:33:29    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:3899.0M
[07/19 16:33:29    100s] *** IncrReplace #2 [begin] : totSession cpu/real = 0:01:40.1/0:01:32.4 (1.1), mem = 3899.0M
[07/19 16:33:29    100s] 
[07/19 16:33:29    100s] *** Start incrementalPlace ***
[07/19 16:33:29    100s] User Input Parameters:
[07/19 16:33:29    100s] - Congestion Driven    : On
[07/19 16:33:29    100s] - Timing Driven        : On
[07/19 16:33:29    100s] - Area-Violation Based : On
[07/19 16:33:29    100s] - Start Rollback Level : -5
[07/19 16:33:29    100s] - Legalized            : On
[07/19 16:33:29    100s] - Window Based         : Off
[07/19 16:33:29    100s] - eDen incr mode       : Off
[07/19 16:33:29    100s] - Small incr mode      : Off
[07/19 16:33:29    100s] 
[07/19 16:33:29    100s] no activity file in design. spp won't run.
[07/19 16:33:29    100s] No Views given, use default active views for adaptive view pruning
[07/19 16:33:29    100s] SKP will enable view:
[07/19 16:33:29    100s]   analysis_default
[07/19 16:33:29    100s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3899.0M
[07/19 16:33:29    100s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:3899.0M
[07/19 16:33:29    100s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3899.0M
[07/19 16:33:29    100s] Starting Early Global Route congestion estimation: mem = 3899.0M
[07/19 16:33:29    100s] (I)       Started Import and model ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Create place DB ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Import place data ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Read instances and placement ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Read nets ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Create route DB ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       == Non-default Options ==
[07/19 16:33:29    100s] (I)       Maximum routing layer                              : 6
[07/19 16:33:29    100s] (I)       Number of threads                                  : 16
[07/19 16:33:29    100s] (I)       Use non-blocking free Dbs wires                    : false
[07/19 16:33:29    100s] (I)       Method to set GCell size                           : row
[07/19 16:33:29    100s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:33:29    100s] (I)       Started Import route data (16T) ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Use row-based GCell size
[07/19 16:33:29    100s] (I)       Use row-based GCell align
[07/19 16:33:29    100s] (I)       GCell unit size   : 2720
[07/19 16:33:29    100s] (I)       GCell multiplier  : 1
[07/19 16:33:29    100s] (I)       GCell row height  : 2720
[07/19 16:33:29    100s] (I)       Actual row height : 2720
[07/19 16:33:29    100s] (I)       GCell align ref   : 28980 28560
[07/19 16:33:29    100s] [NR-eGR] Track table information for default rule: 
[07/19 16:33:29    100s] [NR-eGR] li1 has no routable track
[07/19 16:33:29    100s] [NR-eGR] met1 has single uniform track structure
[07/19 16:33:29    100s] [NR-eGR] met2 has single uniform track structure
[07/19 16:33:29    100s] [NR-eGR] met3 has single uniform track structure
[07/19 16:33:29    100s] [NR-eGR] met4 has single uniform track structure
[07/19 16:33:29    100s] [NR-eGR] met5 has single uniform track structure
[07/19 16:33:29    100s] (I)       ===========================================================================
[07/19 16:33:29    100s] (I)       == Report All Rule Vias ==
[07/19 16:33:29    100s] (I)       ===========================================================================
[07/19 16:33:29    100s] (I)        Via Rule : (Default)
[07/19 16:33:29    100s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:33:29    100s] (I)       ---------------------------------------------------------------------------
[07/19 16:33:29    100s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:33:29    100s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:33:29    100s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:33:29    100s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:33:29    100s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:33:29    100s] (I)       ===========================================================================
[07/19 16:33:29    100s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Read routing blockages ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Read instance blockages ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Read PG blockages ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] [NR-eGR] Read 181 PG shapes
[07/19 16:33:29    100s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Read boundary cut boxes ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:33:29    100s] [NR-eGR] #Instance Blockages : 544
[07/19 16:33:29    100s] [NR-eGR] #PG Blockages       : 181
[07/19 16:33:29    100s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:33:29    100s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:33:29    100s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Read blackboxes ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:33:29    100s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Read prerouted ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/19 16:33:29    100s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Read unlegalized nets ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Read nets ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] [NR-eGR] Read numTotalNets=88  numIgnoredNets=0
[07/19 16:33:29    100s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Set up via pillars ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       early_global_route_priority property id does not exist.
[07/19 16:33:29    100s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Model blockages into capacity
[07/19 16:33:29    100s] (I)       Read Num Blocks=725  Num Prerouted Wires=0  Num CS=0
[07/19 16:33:29    100s] (I)       Started Initialize 3D capacity ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Layer 1 (H) : #blockages 578 : #preroutes 0
[07/19 16:33:29    100s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 0
[07/19 16:33:29    100s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 0
[07/19 16:33:29    100s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 0
[07/19 16:33:29    100s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:33:29    100s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       -- layer congestion ratio --
[07/19 16:33:29    100s] (I)       Layer 1 : 0.100000
[07/19 16:33:29    100s] (I)       Layer 2 : 0.700000
[07/19 16:33:29    100s] (I)       Layer 3 : 0.700000
[07/19 16:33:29    100s] (I)       Layer 4 : 0.700000
[07/19 16:33:29    100s] (I)       Layer 5 : 0.700000
[07/19 16:33:29    100s] (I)       Layer 6 : 0.700000
[07/19 16:33:29    100s] (I)       ----------------------------
[07/19 16:33:29    100s] (I)       Number of ignored nets                =      0
[07/19 16:33:29    100s] (I)       Number of connected nets              =      0
[07/19 16:33:29    100s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/19 16:33:29    100s] (I)       Number of clock nets                  =      2.  Ignored: No
[07/19 16:33:29    100s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:33:29    100s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:33:29    100s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:33:29    100s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:33:29    100s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:33:29    100s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:33:29    100s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:33:29    100s] (I)       Finished Import route data (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Read aux data ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Others data preparation ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 16:33:29    100s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Create route kernel ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Ndr track 0 does not exist
[07/19 16:33:29    100s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:33:29    100s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:33:29    100s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:33:29    100s] (I)       Site width          :   460  (dbu)
[07/19 16:33:29    100s] (I)       Row height          :  2720  (dbu)
[07/19 16:33:29    100s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:33:29    100s] (I)       GCell width         :  2720  (dbu)
[07/19 16:33:29    100s] (I)       GCell height        :  2720  (dbu)
[07/19 16:33:29    100s] (I)       Grid                :    29    37     6
[07/19 16:33:29    100s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:33:29    100s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:33:29    100s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:33:29    100s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:33:29    100s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:33:29    100s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:33:29    100s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:33:29    100s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:33:29    100s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:33:29    100s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:33:29    100s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:33:29    100s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:33:29    100s] (I)       --------------------------------------------------------
[07/19 16:33:29    100s] 
[07/19 16:33:29    100s] [NR-eGR] ============ Routing rule table ============
[07/19 16:33:29    100s] [NR-eGR] Rule id: 0  Nets: 88 
[07/19 16:33:29    100s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:33:29    100s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:33:29    100s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:29    100s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:29    100s] [NR-eGR] ========================================
[07/19 16:33:29    100s] [NR-eGR] 
[07/19 16:33:29    100s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:33:29    100s] (I)       blocked tracks on layer2 : = 489 / 8584 (5.70%)
[07/19 16:33:29    100s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:33:29    100s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:33:29    100s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:33:29    100s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:33:29    100s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Reset routing kernel
[07/19 16:33:29    100s] (I)       Started Global Routing ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Initialization ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       totalPins=257  totalGlobalPin=243 (94.55%)
[07/19 16:33:29    100s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Net group 1 ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Started Generate topology (16T) ( Curr Mem: 3899.02 MB )
[07/19 16:33:29    100s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       total 2D Cap : 21386 = (12967 H, 8419 V)
[07/19 16:33:29    100s] [NR-eGR] Layer group 1: route 88 net(s) in layer range [2, 6]
[07/19 16:33:29    100s] (I)       
[07/19 16:33:29    100s] (I)       ============  Phase 1a Route ============
[07/19 16:33:29    100s] (I)       Started Phase 1a ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Started Pattern routing (16T) ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Finished Pattern routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Usage: 613 = (277 H, 336 V) = (2.14% H, 3.99% V) = (7.534e+02um H, 9.139e+02um V)
[07/19 16:33:29    100s] (I)       Started Add via demand to 2D ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       
[07/19 16:33:29    100s] (I)       ============  Phase 1b Route ============
[07/19 16:33:29    100s] (I)       Started Phase 1b ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Usage: 613 = (277 H, 336 V) = (2.14% H, 3.99% V) = (7.534e+02um H, 9.139e+02um V)
[07/19 16:33:29    100s] (I)       Overflow of layer group 1: 0.17% H + 0.00% V. EstWL: 1.667360e+03um
[07/19 16:33:29    100s] (I)       Congestion metric : 0.17%H 0.00%V, 0.17%HV
[07/19 16:33:29    100s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:33:29    100s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       
[07/19 16:33:29    100s] (I)       ============  Phase 1c Route ============
[07/19 16:33:29    100s] (I)       Started Phase 1c ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Usage: 613 = (277 H, 336 V) = (2.14% H, 3.99% V) = (7.534e+02um H, 9.139e+02um V)
[07/19 16:33:29    100s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       
[07/19 16:33:29    100s] (I)       ============  Phase 1d Route ============
[07/19 16:33:29    100s] (I)       Started Phase 1d ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Usage: 613 = (277 H, 336 V) = (2.14% H, 3.99% V) = (7.534e+02um H, 9.139e+02um V)
[07/19 16:33:29    100s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       
[07/19 16:33:29    100s] (I)       ============  Phase 1e Route ============
[07/19 16:33:29    100s] (I)       Started Phase 1e ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Started Route legalization ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Usage: 613 = (277 H, 336 V) = (2.14% H, 3.99% V) = (7.534e+02um H, 9.139e+02um V)
[07/19 16:33:29    100s] [NR-eGR] Early Global Route overflow of layer group 1: 0.17% H + 0.00% V. EstWL: 1.667360e+03um
[07/19 16:33:29    100s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       
[07/19 16:33:29    100s] (I)       ============  Phase 1l Route ============
[07/19 16:33:29    100s] (I)       Started Phase 1l ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Started Layer assignment (16T) ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Finished Layer assignment (16T) ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Started Clean cong LA ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:33:29    100s] (I)       Layer  2:       7814       389         1           0        8288    ( 0.00%) 
[07/19 16:33:29    100s] (I)       Layer  3:       6238       337         0           0        6173    ( 0.00%) 
[07/19 16:33:29    100s] (I)       Layer  4:       4529        16         0           0        4619    ( 0.00%) 
[07/19 16:33:29    100s] (I)       Layer  5:       1940         0         0        1419        2696    (34.48%) 
[07/19 16:33:29    100s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:33:29    100s] (I)       Total:         20697       742         1        2055       21909    ( 8.58%) 
[07/19 16:33:29    100s] (I)       
[07/19 16:33:29    100s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:33:29    100s] [NR-eGR]                        OverCon            
[07/19 16:33:29    100s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:33:29    100s] [NR-eGR]       Layer                (1)    OverCon 
[07/19 16:33:29    100s] [NR-eGR] ----------------------------------------------
[07/19 16:33:29    100s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:29    100s] [NR-eGR]    met1  (2)         1( 0.10%)   ( 0.10%) 
[07/19 16:33:29    100s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:29    100s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:29    100s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:29    100s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:29    100s] [NR-eGR] ----------------------------------------------
[07/19 16:33:29    100s] [NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[07/19 16:33:29    100s] [NR-eGR] 
[07/19 16:33:29    100s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.06 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Started Export 3D cong map ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       total 2D Cap : 21439 = (12998 H, 8441 V)
[07/19 16:33:29    100s] (I)       Started Export 2D cong map ( Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:33:29    100s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:33:29    100s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3899.08 MB )
[07/19 16:33:29    100s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3899.1M
[07/19 16:33:29    100s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.110, REAL:0.077, MEM:3899.1M
[07/19 16:33:29    100s] OPERPROF: Starting HotSpotCal at level 1, MEM:3899.1M
[07/19 16:33:29    100s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:29    100s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 16:33:29    100s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:29    100s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 16:33:29    100s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:29    100s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 16:33:29    100s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 16:33:29    100s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.015, MEM:3899.0M
[07/19 16:33:29    100s] 
[07/19 16:33:29    100s] === incrementalPlace Internal Loop 1 ===
[07/19 16:33:29    100s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/19 16:33:29    100s] OPERPROF: Starting IPInitSPData at level 1, MEM:3899.0M
[07/19 16:33:29    100s] z: 1, totalTracks: 1
[07/19 16:33:29    100s] z: 3, totalTracks: 1
[07/19 16:33:29    100s] z: 5, totalTracks: 1
[07/19 16:33:29    100s] #spOpts: N=130 minPadR=1.1 
[07/19 16:33:29    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3899.0M
[07/19 16:33:29    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:3899.0M
[07/19 16:33:29    100s] OPERPROF:   Starting post-place ADS at level 2, MEM:3899.0M
[07/19 16:33:29    100s] ADSU 0.784 -> 0.784. GS 21.760
[07/19 16:33:29    100s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.001, MEM:3899.0M
[07/19 16:33:29    100s] OPERPROF:   Starting spMPad at level 2, MEM:3333.0M
[07/19 16:33:29    100s] OPERPROF:     Starting spContextMPad at level 3, MEM:3333.0M
[07/19 16:33:29    100s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:3333.0M
[07/19 16:33:29    100s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:3333.0M
[07/19 16:33:29    100s] no activity file in design. spp won't run.
[07/19 16:33:29    100s] SP #FI/SF FL/PI 0/0 84/0
[07/19 16:33:29    100s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.021, MEM:3333.0M
[07/19 16:33:29    100s] PP off. flexM 0
[07/19 16:33:29    100s] OPERPROF: Starting CDPad at level 1, MEM:3333.0M
[07/19 16:33:29    100s] 3DP is on.
[07/19 16:33:29    100s] 3DP OF M2 0.001, M4 0.000. Diff 0
[07/19 16:33:29    100s] design sh 0.022.
[07/19 16:33:29    100s] 3DP (1, 3) DPT Adjust 1. 0.805, 0.735, delta 0.070. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/19 16:33:29    100s] CDPadU 1.002 -> 1.009. R=0.832, N=84, GS=2.720
[07/19 16:33:29    100s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.020, MEM:3333.0M
[07/19 16:33:29    100s] no activity file in design. spp won't run.
[07/19 16:33:29    100s] OPERPROF: Starting spInitNetWt at level 1, MEM:3333.0M
[07/19 16:33:29    100s] no activity file in design. spp won't run.
[07/19 16:33:29    100s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[07/19 16:33:29    100s] no activity file in design. spp won't run.
[07/19 16:33:29    100s] [spp] 0
[07/19 16:33:29    100s] no activity file in design. spp won't run.
[07/19 16:33:29    100s] [adp] 1:1:1:2
[07/19 16:33:29    100s] no activity file in design. spp won't run.
[07/19 16:33:29    100s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.001, MEM:3333.0M
[07/19 16:33:29    100s] OPERPROF: Starting InitSKP at level 1, MEM:3333.0M
[07/19 16:33:29    100s] no activity file in design. spp won't run.
[07/19 16:33:29    100s] no activity file in design. spp won't run.
[07/19 16:33:30    100s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:01.0)***
[07/19 16:33:30    100s] OPERPROF: Finished InitSKP at level 1, CPU:0.480, REAL:0.269, MEM:3850.2M
[07/19 16:33:30    100s] NP #FI/FS/SF FL/PI: 43/0/0 84/0
[07/19 16:33:30    100s] no activity file in design. spp won't run.
[07/19 16:33:30    100s] OPERPROF: Starting npPlace at level 1, MEM:4106.3M
[07/19 16:33:30    100s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[07/19 16:33:30    100s] No instances found in the vector
[07/19 16:33:30    100s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3882.2M, DRC: 0)
[07/19 16:33:30    100s] 0 (out of 0) MH cells were successfully legalized.
[07/19 16:33:31    103s] Iteration  4: Total net bbox = 1.271e+03 (5.74e+02 6.97e+02)
[07/19 16:33:31    103s]               Est.  stn bbox = 1.406e+03 (6.02e+02 8.04e+02)
[07/19 16:33:31    103s]               cpu = 0:00:02.2 real = 0:00:01.0 mem = 4300.0M
[07/19 16:33:31    103s] OPERPROF: Finished npPlace at level 1, CPU:2.270, REAL:0.855, MEM:4044.0M
[07/19 16:33:31    103s] no activity file in design. spp won't run.
[07/19 16:33:31    103s] NP #FI/FS/SF FL/PI: 43/0/0 84/0
[07/19 16:33:31    103s] no activity file in design. spp won't run.
[07/19 16:33:31    103s] OPERPROF: Starting npPlace at level 1, MEM:4012.0M
[07/19 16:33:31    103s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[07/19 16:33:31    103s] No instances found in the vector
[07/19 16:33:31    103s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3787.9M, DRC: 0)
[07/19 16:33:31    103s] 0 (out of 0) MH cells were successfully legalized.
[07/19 16:33:32    106s] Iteration  5: Total net bbox = 1.233e+03 (6.15e+02 6.18e+02)
[07/19 16:33:32    106s]               Est.  stn bbox = 1.390e+03 (6.63e+02 7.27e+02)
[07/19 16:33:32    106s]               cpu = 0:00:03.4 real = 0:00:01.0 mem = 4300.0M
[07/19 16:33:32    106s] OPERPROF: Finished npPlace at level 1, CPU:3.400, REAL:1.123, MEM:4044.0M
[07/19 16:33:32    106s] no activity file in design. spp won't run.
[07/19 16:33:32    106s] NP #FI/FS/SF FL/PI: 43/0/0 84/0
[07/19 16:33:32    106s] no activity file in design. spp won't run.
[07/19 16:33:32    106s] OPERPROF: Starting npPlace at level 1, MEM:4012.0M
[07/19 16:33:32    106s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[07/19 16:33:32    106s] No instances found in the vector
[07/19 16:33:32    106s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3787.9M, DRC: 0)
[07/19 16:33:32    106s] 0 (out of 0) MH cells were successfully legalized.
[07/19 16:33:33    110s] Iteration  6: Total net bbox = 1.390e+03 (7.00e+02 6.90e+02)
[07/19 16:33:33    110s]               Est.  stn bbox = 1.558e+03 (7.56e+02 8.02e+02)
[07/19 16:33:33    110s]               cpu = 0:00:04.1 real = 0:00:01.0 mem = 4300.0M
[07/19 16:33:33    110s] OPERPROF: Finished npPlace at level 1, CPU:4.100, REAL:1.342, MEM:4044.0M
[07/19 16:33:33    110s] no activity file in design. spp won't run.
[07/19 16:33:33    110s] NP #FI/FS/SF FL/PI: 43/0/0 84/0
[07/19 16:33:33    110s] no activity file in design. spp won't run.
[07/19 16:33:33    110s] OPERPROF: Starting npPlace at level 1, MEM:4012.0M
[07/19 16:33:33    110s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[07/19 16:33:33    110s] No instances found in the vector
[07/19 16:33:33    110s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3787.9M, DRC: 0)
[07/19 16:33:33    110s] 0 (out of 0) MH cells were successfully legalized.
[07/19 16:33:34    114s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:4300.0M
[07/19 16:33:34    114s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:4300.0M
[07/19 16:33:34    114s] Iteration  7: Total net bbox = 1.461e+03 (7.25e+02 7.36e+02)
[07/19 16:33:34    114s]               Est.  stn bbox = 1.633e+03 (7.84e+02 8.50e+02)
[07/19 16:33:34    114s]               cpu = 0:00:03.9 real = 0:00:01.0 mem = 4300.0M
[07/19 16:33:34    114s] OPERPROF: Finished npPlace at level 1, CPU:3.990, REAL:1.239, MEM:4044.0M
[07/19 16:33:34    114s] Move report: Timing Driven Placement moves 84 insts, mean move: 10.49 um, max move: 22.50 um 
[07/19 16:33:34    114s] 	Max move on inst (U86): (49.68, 55.76) --> (40.70, 69.28)
[07/19 16:33:34    114s] no activity file in design. spp won't run.
[07/19 16:33:34    114s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3787.9M
[07/19 16:33:34    114s] *Info(CAP): clkGateAware moves 1 insts, mean move: 5.71 um, max move: 5.71 um
[07/19 16:33:34    114s] *Info(CAP): max move on inst (clk_gate_dac_select_bits_reg/latch): (36.64, 48.25) --> (38.02, 43.92)
[07/19 16:33:34    114s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.005, MEM:3787.9M
[07/19 16:33:34    114s] 
[07/19 16:33:34    114s] Finished Incremental Placement (cpu=0:00:14.6, real=0:00:05.0, mem=3787.9M)
[07/19 16:33:34    114s] CongRepair sets shifter mode to gplace
[07/19 16:33:34    114s] TDRefine: refinePlace mode is spiral
[07/19 16:33:34    114s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3787.9M
[07/19 16:33:34    114s] z: 1, totalTracks: 1
[07/19 16:33:34    114s] z: 3, totalTracks: 1
[07/19 16:33:34    114s] z: 5, totalTracks: 1
[07/19 16:33:34    114s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:33:34    114s] All LLGs are deleted
[07/19 16:33:34    114s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3787.9M
[07/19 16:33:34    114s] Core basic site is unithd
[07/19 16:33:34    114s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.016, MEM:3787.9M
[07/19 16:33:34    114s] Fast DP-INIT is on for default
[07/19 16:33:34    114s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:33:34    114s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.030, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:         Starting CMU at level 5, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.031, MEM:3787.9M
[07/19 16:33:34    114s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3787.9MB).
[07/19 16:33:34    114s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.037, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.037, MEM:3787.9M
[07/19 16:33:34    114s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14545.3
[07/19 16:33:34    114s] OPERPROF:   Starting RefinePlace at level 2, MEM:3787.9M
[07/19 16:33:34    114s] *** Starting refinePlace (0:01:55 mem=3787.9M) ***
[07/19 16:33:34    114s] Total net bbox length = 1.531e+03 (7.854e+02 7.459e+02) (ext = 7.188e+02)
[07/19 16:33:34    114s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:33:34    114s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3787.9M
[07/19 16:33:34    114s] Starting refinePlace ...
[07/19 16:33:34    114s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/19 16:33:34    114s] ** Cut row section cpu time 0:00:00.0.
[07/19 16:33:34    114s]    Spread Effort: high, pre-route mode, useDDP on.
[07/19 16:33:34    114s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3787.9MB) @(0:01:55 - 0:01:55).
[07/19 16:33:34    114s] Move report: preRPlace moves 84 insts, mean move: 1.16 um, max move: 11.21 um 
[07/19 16:33:34    114s] 	Max move on inst (dac_mask_reg_7_): (44.10, 52.73) --> (38.64, 58.48)
[07/19 16:33:34    114s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
[07/19 16:33:34    114s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3787.9M
[07/19 16:33:34    114s] OPERPROF:         Starting spMPad at level 5, MEM:3785.9M
[07/19 16:33:34    114s] OPERPROF:           Starting spContextMPad at level 6, MEM:3785.9M
[07/19 16:33:34    114s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3785.9M
[07/19 16:33:34    114s] MP Top (84): mp=1.100. U=0.784.
[07/19 16:33:34    114s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.001, MEM:3785.9M
[07/19 16:33:34    114s] Tweakage: fix icg 0, fix clk 0.
[07/19 16:33:34    114s] Tweakage: density cost 1, scale 0.4.
[07/19 16:33:34    114s] Tweakage: activity cost 0, scale 1.0.
[07/19 16:33:34    114s] Tweakage swap 0 pairs.
[07/19 16:33:34    114s] Tweakage swap 0 pairs.
[07/19 16:33:34    114s] Tweakage swap 0 pairs.
[07/19 16:33:34    114s] Tweakage swap 6 pairs.
[07/19 16:33:34    115s] Tweakage swap 0 pairs.
[07/19 16:33:34    115s] Tweakage swap 0 pairs.
[07/19 16:33:34    115s] Tweakage swap 0 pairs.
[07/19 16:33:34    115s] Tweakage swap 2 pairs.
[07/19 16:33:34    115s] Tweakage swap 0 pairs.
[07/19 16:33:34    115s] Tweakage swap 0 pairs.
[07/19 16:33:34    115s] Tweakage swap 0 pairs.
[07/19 16:33:34    115s] Tweakage swap 1 pairs.
[07/19 16:33:34    115s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.110, REAL:0.068, MEM:3785.9M
[07/19 16:33:34    115s] Move report: Congestion aware Tweak moves 12 insts, mean move: 7.76 um, max move: 12.84 um 
[07/19 16:33:34    115s] 	Max move on inst (dac_select_bits_reg_2_): (42.32, 50.32) --> (32.20, 53.04)
[07/19 16:33:34    115s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=3785.9mb) @(0:01:55 - 0:01:55).
[07/19 16:33:34    115s] wireLenOptFixPriorityInst 0 inst fixed
[07/19 16:33:34    115s] No activity file.
[07/19 16:33:34    115s] tweakage running in 16 threads.
[07/19 16:33:35    115s] Placement tweakage begins.
[07/19 16:33:35    115s] wire length = 1.709e+03
[07/19 16:33:35    115s] wire length = 1.612e+03
[07/19 16:33:35    115s] Placement tweakage ends.
[07/19 16:33:35    115s] Move report: tweak moves 18 insts, mean move: 3.04 um, max move: 7.36 um 
[07/19 16:33:35    115s] 	Max move on inst (U67): (42.32, 55.76) --> (49.68, 55.76)
[07/19 16:33:35    115s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:01.0, mem=3785.9MB) @(0:01:55 - 0:01:55).
[07/19 16:33:35    115s] 
[07/19 16:33:35    115s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:33:35    115s] Move report: legalization moves 32 insts, mean move: 4.07 um, max move: 15.98 um spiral
[07/19 16:33:35    115s] 	Max move on inst (clk_gate_dac_select_bits_reg/latch): (34.50, 47.60) --> (42.32, 39.44)
[07/19 16:33:35    115s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3789.0MB) @(0:01:55 - 0:01:55).
[07/19 16:33:35    115s] Move report: Detail placement moves 84 insts, mean move: 3.05 um, max move: 12.52 um 
[07/19 16:33:35    115s] 	Max move on inst (dac_mask_reg_4_): (34.64, 45.70) --> (38.18, 36.72)
[07/19 16:33:35    115s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3789.0MB
[07/19 16:33:35    115s] Statistics of distance of Instance movement in refine placement:
[07/19 16:33:35    115s]   maximum (X+Y) =        12.52 um
[07/19 16:33:35    115s]   inst (dac_mask_reg_4_) with max move: (34.637, 45.696) -> (38.18, 36.72)
[07/19 16:33:35    115s]   mean    (X+Y) =         3.05 um
[07/19 16:33:35    115s] Summary Report:
[07/19 16:33:35    115s] Instances move: 84 (out of 84 movable)
[07/19 16:33:35    115s] Instances flipped: 0
[07/19 16:33:35    115s] Mean displacement: 3.05 um
[07/19 16:33:35    115s] Max displacement: 12.52 um (Instance: dac_mask_reg_4_) (34.637, 45.696) -> (38.18, 36.72)
[07/19 16:33:35    115s] 	Length: 16 sites, height: 1 rows, site name: unithd, cell type: sky130_fd_sc_hd__dfxtp_1
[07/19 16:33:35    115s] Total instances moved : 84
[07/19 16:33:35    115s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.290, REAL:0.191, MEM:3789.0M
[07/19 16:33:35    115s] Total net bbox length = 1.544e+03 (7.514e+02 7.924e+02) (ext = 6.956e+02)
[07/19 16:33:35    115s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3789.0MB
[07/19 16:33:35    115s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=3789.0MB) @(0:01:55 - 0:01:55).
[07/19 16:33:35    115s] *** Finished refinePlace (0:01:55 mem=3789.0M) ***
[07/19 16:33:35    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14545.3
[07/19 16:33:35    115s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.300, REAL:0.198, MEM:3789.0M
[07/19 16:33:35    115s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3789.0M
[07/19 16:33:35    115s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.004, MEM:3786.0M
[07/19 16:33:35    115s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.350, REAL:0.240, MEM:3786.0M
[07/19 16:33:35    115s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3786.0M
[07/19 16:33:35    115s] Starting Early Global Route congestion estimation: mem = 3786.0M
[07/19 16:33:35    115s] (I)       Started Import and model ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Create place DB ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Import place data ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Read instances and placement ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Read nets ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Create route DB ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       == Non-default Options ==
[07/19 16:33:35    115s] (I)       Maximum routing layer                              : 6
[07/19 16:33:35    115s] (I)       Number of threads                                  : 16
[07/19 16:33:35    115s] (I)       Use non-blocking free Dbs wires                    : false
[07/19 16:33:35    115s] (I)       Method to set GCell size                           : row
[07/19 16:33:35    115s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:33:35    115s] (I)       Started Import route data (16T) ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Use row-based GCell size
[07/19 16:33:35    115s] (I)       Use row-based GCell align
[07/19 16:33:35    115s] (I)       GCell unit size   : 2720
[07/19 16:33:35    115s] (I)       GCell multiplier  : 1
[07/19 16:33:35    115s] (I)       GCell row height  : 2720
[07/19 16:33:35    115s] (I)       Actual row height : 2720
[07/19 16:33:35    115s] (I)       GCell align ref   : 28980 28560
[07/19 16:33:35    115s] [NR-eGR] Track table information for default rule: 
[07/19 16:33:35    115s] [NR-eGR] li1 has no routable track
[07/19 16:33:35    115s] [NR-eGR] met1 has single uniform track structure
[07/19 16:33:35    115s] [NR-eGR] met2 has single uniform track structure
[07/19 16:33:35    115s] [NR-eGR] met3 has single uniform track structure
[07/19 16:33:35    115s] [NR-eGR] met4 has single uniform track structure
[07/19 16:33:35    115s] [NR-eGR] met5 has single uniform track structure
[07/19 16:33:35    115s] (I)       ===========================================================================
[07/19 16:33:35    115s] (I)       == Report All Rule Vias ==
[07/19 16:33:35    115s] (I)       ===========================================================================
[07/19 16:33:35    115s] (I)        Via Rule : (Default)
[07/19 16:33:35    115s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:33:35    115s] (I)       ---------------------------------------------------------------------------
[07/19 16:33:35    115s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:33:35    115s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:33:35    115s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:33:35    115s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:33:35    115s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:33:35    115s] (I)       ===========================================================================
[07/19 16:33:35    115s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Read routing blockages ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Read instance blockages ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Read PG blockages ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] [NR-eGR] Read 181 PG shapes
[07/19 16:33:35    115s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Read boundary cut boxes ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:33:35    115s] [NR-eGR] #Instance Blockages : 544
[07/19 16:33:35    115s] [NR-eGR] #PG Blockages       : 181
[07/19 16:33:35    115s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:33:35    115s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:33:35    115s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Read blackboxes ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:33:35    115s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Read prerouted ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/19 16:33:35    115s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Read unlegalized nets ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Read nets ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] [NR-eGR] Read numTotalNets=88  numIgnoredNets=0
[07/19 16:33:35    115s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Set up via pillars ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       early_global_route_priority property id does not exist.
[07/19 16:33:35    115s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Model blockages into capacity
[07/19 16:33:35    115s] (I)       Read Num Blocks=725  Num Prerouted Wires=0  Num CS=0
[07/19 16:33:35    115s] (I)       Started Initialize 3D capacity ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Layer 1 (H) : #blockages 578 : #preroutes 0
[07/19 16:33:35    115s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 0
[07/19 16:33:35    115s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 0
[07/19 16:33:35    115s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 0
[07/19 16:33:35    115s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:33:35    115s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       -- layer congestion ratio --
[07/19 16:33:35    115s] (I)       Layer 1 : 0.100000
[07/19 16:33:35    115s] (I)       Layer 2 : 0.700000
[07/19 16:33:35    115s] (I)       Layer 3 : 0.700000
[07/19 16:33:35    115s] (I)       Layer 4 : 0.700000
[07/19 16:33:35    115s] (I)       Layer 5 : 0.700000
[07/19 16:33:35    115s] (I)       Layer 6 : 0.700000
[07/19 16:33:35    115s] (I)       ----------------------------
[07/19 16:33:35    115s] (I)       Number of ignored nets                =      0
[07/19 16:33:35    115s] (I)       Number of connected nets              =      0
[07/19 16:33:35    115s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/19 16:33:35    115s] (I)       Number of clock nets                  =      2.  Ignored: No
[07/19 16:33:35    115s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:33:35    115s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:33:35    115s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:33:35    115s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:33:35    115s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:33:35    115s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:33:35    115s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:33:35    115s] (I)       Finished Import route data (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Read aux data ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Others data preparation ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 16:33:35    115s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Create route kernel ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Ndr track 0 does not exist
[07/19 16:33:35    115s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:33:35    115s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:33:35    115s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:33:35    115s] (I)       Site width          :   460  (dbu)
[07/19 16:33:35    115s] (I)       Row height          :  2720  (dbu)
[07/19 16:33:35    115s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:33:35    115s] (I)       GCell width         :  2720  (dbu)
[07/19 16:33:35    115s] (I)       GCell height        :  2720  (dbu)
[07/19 16:33:35    115s] (I)       Grid                :    29    37     6
[07/19 16:33:35    115s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:33:35    115s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:33:35    115s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:33:35    115s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:33:35    115s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:33:35    115s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:33:35    115s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:33:35    115s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:33:35    115s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:33:35    115s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:33:35    115s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:33:35    115s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:33:35    115s] (I)       --------------------------------------------------------
[07/19 16:33:35    115s] 
[07/19 16:33:35    115s] [NR-eGR] ============ Routing rule table ============
[07/19 16:33:35    115s] [NR-eGR] Rule id: 0  Nets: 88 
[07/19 16:33:35    115s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:33:35    115s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:33:35    115s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:35    115s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:35    115s] [NR-eGR] ========================================
[07/19 16:33:35    115s] [NR-eGR] 
[07/19 16:33:35    115s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:33:35    115s] (I)       blocked tracks on layer2 : = 486 / 8584 (5.66%)
[07/19 16:33:35    115s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:33:35    115s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:33:35    115s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:33:35    115s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:33:35    115s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Reset routing kernel
[07/19 16:33:35    115s] (I)       Started Global Routing ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Initialization ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       totalPins=257  totalGlobalPin=239 (93.00%)
[07/19 16:33:35    115s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Net group 1 ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Generate topology (16T) ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       total 2D Cap : 21387 = (12968 H, 8419 V)
[07/19 16:33:35    115s] [NR-eGR] Layer group 1: route 88 net(s) in layer range [2, 6]
[07/19 16:33:35    115s] (I)       
[07/19 16:33:35    115s] (I)       ============  Phase 1a Route ============
[07/19 16:33:35    115s] (I)       Started Phase 1a ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Started Pattern routing (16T) ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Usage: 612 = (298 H, 314 V) = (2.30% H, 3.73% V) = (8.106e+02um H, 8.541e+02um V)
[07/19 16:33:35    115s] (I)       Started Add via demand to 2D ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       
[07/19 16:33:35    115s] (I)       ============  Phase 1b Route ============
[07/19 16:33:35    115s] (I)       Started Phase 1b ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Usage: 612 = (298 H, 314 V) = (2.30% H, 3.73% V) = (8.106e+02um H, 8.541e+02um V)
[07/19 16:33:35    115s] (I)       Overflow of layer group 1: 0.19% H + 0.00% V. EstWL: 1.664640e+03um
[07/19 16:33:35    115s] (I)       Congestion metric : 0.19%H 0.00%V, 0.19%HV
[07/19 16:33:35    115s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:33:35    115s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       
[07/19 16:33:35    115s] (I)       ============  Phase 1c Route ============
[07/19 16:33:35    115s] (I)       Started Phase 1c ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Usage: 612 = (298 H, 314 V) = (2.30% H, 3.73% V) = (8.106e+02um H, 8.541e+02um V)
[07/19 16:33:35    115s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       
[07/19 16:33:35    115s] (I)       ============  Phase 1d Route ============
[07/19 16:33:35    115s] (I)       Started Phase 1d ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Usage: 612 = (298 H, 314 V) = (2.30% H, 3.73% V) = (8.106e+02um H, 8.541e+02um V)
[07/19 16:33:35    115s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       
[07/19 16:33:35    115s] (I)       ============  Phase 1e Route ============
[07/19 16:33:35    115s] (I)       Started Phase 1e ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Started Route legalization ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Usage: 612 = (298 H, 314 V) = (2.30% H, 3.73% V) = (8.106e+02um H, 8.541e+02um V)
[07/19 16:33:35    115s] [NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.00% V. EstWL: 1.664640e+03um
[07/19 16:33:35    115s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       
[07/19 16:33:35    115s] (I)       ============  Phase 1l Route ============
[07/19 16:33:35    115s] (I)       Started Phase 1l ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Started Layer assignment (16T) ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Layer assignment (16T) ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Net group 1 ( CPU: 0.08 sec, Real: 0.06 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Started Clean cong LA ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:33:35    115s] (I)       Layer  2:       7815       387         2           0        8288    ( 0.00%) 
[07/19 16:33:35    115s] (I)       Layer  3:       6238       304         0           0        6173    ( 0.00%) 
[07/19 16:33:35    115s] (I)       Layer  4:       4529        48         0           0        4619    ( 0.00%) 
[07/19 16:33:35    115s] (I)       Layer  5:       1940        18         0        1419        2696    (34.48%) 
[07/19 16:33:35    115s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:33:35    115s] (I)       Total:         20698       757         2        2055       21909    ( 8.58%) 
[07/19 16:33:35    115s] (I)       
[07/19 16:33:35    115s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:33:35    115s] [NR-eGR]                        OverCon            
[07/19 16:33:35    115s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:33:35    115s] [NR-eGR]       Layer                (2)    OverCon 
[07/19 16:33:35    115s] [NR-eGR] ----------------------------------------------
[07/19 16:33:35    115s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:35    115s] [NR-eGR]    met1  (2)         1( 0.10%)   ( 0.10%) 
[07/19 16:33:35    115s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:35    115s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:35    115s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:35    115s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:35    115s] [NR-eGR] ----------------------------------------------
[07/19 16:33:35    115s] [NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[07/19 16:33:35    115s] [NR-eGR] 
[07/19 16:33:35    115s] (I)       Finished Global Routing ( CPU: 0.09 sec, Real: 0.06 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Started Export 3D cong map ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       total 2D Cap : 21441 = (13000 H, 8441 V)
[07/19 16:33:35    115s] (I)       Started Export 2D cong map ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:33:35    115s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:33:35    115s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3786.0M
[07/19 16:33:35    115s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.110, REAL:0.085, MEM:3786.0M
[07/19 16:33:35    115s] OPERPROF: Starting HotSpotCal at level 1, MEM:3786.0M
[07/19 16:33:35    115s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:35    115s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 16:33:35    115s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:35    115s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 16:33:35    115s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:35    115s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 16:33:35    115s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 16:33:35    115s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.016, MEM:3786.0M
[07/19 16:33:35    115s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3786.0M
[07/19 16:33:35    115s] Starting Early Global Route wiring: mem = 3786.0M
[07/19 16:33:35    115s] (I)       Started Free existing wires ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       ============= Track Assignment ============
[07/19 16:33:35    115s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Started Track Assignment (16T) ( Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[07/19 16:33:35    115s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3785.97 MB )
[07/19 16:33:35    115s] (I)       Run Multi-thread track assignment
[07/19 16:33:35    115s] (I)       Finished Track Assignment (16T) ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Started Export ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] [NR-eGR] Started Export DB wires ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:33:35    115s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 243
[07/19 16:33:35    115s] [NR-eGR]   met1  (2H) length: 8.178800e+02um, number of vias: 331
[07/19 16:33:35    115s] [NR-eGR]   met2  (3V) length: 8.252000e+02um, number of vias: 35
[07/19 16:33:35    115s] [NR-eGR]   met3  (4H) length: 6.762000e+01um, number of vias: 6
[07/19 16:33:35    115s] [NR-eGR]   met4  (5V) length: 4.825000e+01um, number of vias: 0
[07/19 16:33:35    115s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[07/19 16:33:35    115s] [NR-eGR] Total length: 1.758950e+03um, number of vias: 615
[07/19 16:33:35    115s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:33:35    115s] [NR-eGR] Total eGR-routed clock nets wire length: 2.045500e+02um 
[07/19 16:33:35    115s] [NR-eGR] --------------------------------------------------------------------------
[07/19 16:33:35    115s] (I)       Started Update net boxes ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Started Update timing ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Started Postprocess design ( Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3786.02 MB )
[07/19 16:33:35    115s] Early Global Route wiring runtime: 0.04 seconds, mem = 3786.0M
[07/19 16:33:35    115s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.041, MEM:3786.0M
[07/19 16:33:35    115s] 0 delay mode for cte disabled.
[07/19 16:33:35    115s] SKP cleared!
[07/19 16:33:35    115s] 
[07/19 16:33:35    115s] *** Finished incrementalPlace (cpu=0:00:15.4, real=0:00:06.0)***
[07/19 16:33:35    115s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3241.8M
[07/19 16:33:35    115s] All LLGs are deleted
[07/19 16:33:35    115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3241.8M
[07/19 16:33:35    115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3241.8M
[07/19 16:33:35    115s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.003, MEM:3237.8M
[07/19 16:33:35    115s] Start to check current routing status for nets...
[07/19 16:33:35    115s] All nets are already routed correctly.
[07/19 16:33:35    115s] End to check current routing status for nets (mem=3237.8M)
[07/19 16:33:35    115s] Extraction called for design 'sar_adc_controller' of instances=127 and nets=99 using extraction engine 'preRoute' .
[07/19 16:33:35    115s] PreRoute RC Extraction called for design sar_adc_controller.
[07/19 16:33:35    115s] RC Extraction called in multi-corner(1) mode.
[07/19 16:33:35    115s] RCMode: PreRoute
[07/19 16:33:35    115s]       RC Corner Indexes            0   
[07/19 16:33:35    115s] Capacitance Scaling Factor   : 1.00000 
[07/19 16:33:35    115s] Resistance Scaling Factor    : 1.00000 
[07/19 16:33:35    115s] Clock Cap. Scaling Factor    : 1.00000 
[07/19 16:33:35    115s] Clock Res. Scaling Factor    : 1.00000 
[07/19 16:33:35    115s] Shrink Factor                : 1.00000
[07/19 16:33:35    115s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 16:33:35    115s] Using capacitance table file ...
[07/19 16:33:35    115s] LayerId::1 widthSet size::4
[07/19 16:33:35    115s] LayerId::2 widthSet size::4
[07/19 16:33:35    115s] LayerId::3 widthSet size::5
[07/19 16:33:35    115s] LayerId::4 widthSet size::4
[07/19 16:33:35    115s] LayerId::5 widthSet size::5
[07/19 16:33:35    115s] LayerId::6 widthSet size::2
[07/19 16:33:35    115s] Updating RC grid for preRoute extraction ...
[07/19 16:33:35    115s] Initializing multi-corner capacitance tables ... 
[07/19 16:33:35    115s] Initializing multi-corner resistance tables ...
[07/19 16:33:35    115s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:33:35    115s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 1.000000 ; uaWlH: 0.065875 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:33:35    115s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3237.836M)
[07/19 16:33:35    115s] Compute RC Scale Done ...
[07/19 16:33:35    115s] **optDesign ... cpu = 0:00:58, real = 0:00:36, mem = 2531.3M, totSessionCpu=0:01:56 **
[07/19 16:33:35    115s] #################################################################################
[07/19 16:33:35    115s] # Design Stage: PreRoute
[07/19 16:33:35    115s] # Design Name: sar_adc_controller
[07/19 16:33:35    115s] # Design Mode: 130nm
[07/19 16:33:35    115s] # Analysis Mode: MMMC OCV 
[07/19 16:33:35    115s] # Parasitics Mode: No SPEF/RCDB 
[07/19 16:33:35    115s] # Signoff Settings: SI Off 
[07/19 16:33:35    115s] #################################################################################
[07/19 16:33:35    115s] Topological Sorting (REAL = 0:00:00.0, MEM = 3311.9M, InitMEM = 3310.9M)
[07/19 16:33:35    115s] Calculate early delays in OCV mode...
[07/19 16:33:35    115s] Calculate late delays in OCV mode...
[07/19 16:33:35    115s] Start delay calculation (fullDC) (16 T). (MEM=3312.93)
[07/19 16:33:35    116s] End AAE Lib Interpolated Model. (MEM=3332.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:35    116s] Total number of fetched objects 89
[07/19 16:33:35    116s] Total number of fetched objects 89
[07/19 16:33:35    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:35    116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:35    116s] End delay calculation. (MEM=3947.2 CPU=0:00:00.4 REAL=0:00:00.0)
[07/19 16:33:35    116s] End delay calculation (fullDC). (MEM=3947.2 CPU=0:00:00.5 REAL=0:00:00.0)
[07/19 16:33:35    116s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 3947.2M) ***
[07/19 16:33:36    116s] *** IncrReplace #2 [finish] : cpu/real = 0:00:16.6/0:00:06.4 (2.6), totSession cpu/real = 0:01:56.7/0:01:38.7 (1.2), mem = 3915.2M
[07/19 16:33:36    116s] 
[07/19 16:33:36    116s] =============================================================================================
[07/19 16:33:36    116s]  Step TAT Report for IncrReplace #2                                             20.13-s083_1
[07/19 16:33:36    116s] =============================================================================================
[07/19 16:33:36    116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:33:36    116s] ---------------------------------------------------------------------------------------------
[07/19 16:33:36    116s] [ ExtractRC              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[07/19 16:33:36    116s] [ FullDelayCalc          ]      1   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.5    1.6
[07/19 16:33:36    116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:36    116s] [ MISC                   ]          0:00:06.0  (  94.3 % )     0:00:06.0 /  0:00:16.1    2.7
[07/19 16:33:36    116s] ---------------------------------------------------------------------------------------------
[07/19 16:33:36    116s]  IncrReplace #2 TOTAL               0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:16.6    2.6
[07/19 16:33:36    116s] ---------------------------------------------------------------------------------------------
[07/19 16:33:36    116s] 
[07/19 16:33:36    116s] skipped the cell partition in DRV
[07/19 16:33:36    116s] *** Timing Is met
[07/19 16:33:36    116s] *** Check timing (0:00:00.0)
[07/19 16:33:36    116s] *** Timing Is met
[07/19 16:33:36    116s] *** Check timing (0:00:00.0)
[07/19 16:33:36    116s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/19 16:33:36    116s] Info: 2 clock nets excluded from IPO operation.
[07/19 16:33:36    116s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=3947.2M
[07/19 16:33:36    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=3947.2M
[07/19 16:33:36    116s] Processing average sequential pin duty cycle 
[07/19 16:33:36    116s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:33:36    116s] ### Creating PhyDesignMc. totSessionCpu=0:01:57 mem=4323.1M
[07/19 16:33:36    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:4323.1M
[07/19 16:33:36    116s] z: 1, totalTracks: 1
[07/19 16:33:36    116s] z: 3, totalTracks: 1
[07/19 16:33:36    116s] z: 5, totalTracks: 1
[07/19 16:33:36    116s] #spOpts: N=130 minPadR=1.1 
[07/19 16:33:36    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4323.1M
[07/19 16:33:36    116s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4323.1M
[07/19 16:33:36    116s] Core basic site is unithd
[07/19 16:33:36    116s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4323.1M
[07/19 16:33:36    116s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.021, MEM:4355.1M
[07/19 16:33:36    116s] Fast DP-INIT is on for default
[07/19 16:33:36    116s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:33:36    116s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.034, MEM:4355.1M
[07/19 16:33:36    116s] OPERPROF:     Starting CMU at level 3, MEM:4355.1M
[07/19 16:33:36    116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:4355.1M
[07/19 16:33:36    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.036, MEM:4355.1M
[07/19 16:33:36    116s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4355.1MB).
[07/19 16:33:36    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.041, MEM:4355.1M
[07/19 16:33:36    116s] TotalInstCnt at PhyDesignMc Initialization: 84
[07/19 16:33:36    116s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:57 mem=4355.1M
[07/19 16:33:36    116s] Begin: Area Reclaim Optimization
[07/19 16:33:36    116s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:01:56.9/0:01:38.9 (1.2), mem = 4355.1M
[07/19 16:33:36    116s] Processing average sequential pin duty cycle 
[07/19 16:33:36    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14545.4
[07/19 16:33:36    116s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:36    116s] ### Creating RouteCongInterface, started
[07/19 16:33:36    116s] 
[07/19 16:33:36    116s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[07/19 16:33:36    116s] 
[07/19 16:33:36    116s] #optDebug: {0, 1.000}
[07/19 16:33:36    116s] ### Creating RouteCongInterface, finished
[07/19 16:33:36    116s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=4355.1M
[07/19 16:33:36    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=4355.1M
[07/19 16:33:38    118s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4355.1M
[07/19 16:33:38    118s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4355.1M
[07/19 16:33:38    118s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.41
[07/19 16:33:38    118s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:38    118s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 16:33:38    118s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:38    118s] |   78.41%|        -|   0.000|   0.000|   0:00:00.0| 4355.1M|
[07/19 16:33:38    118s] #optDebug: <stH: 2.7200 MiSeL: 74.9440>
[07/19 16:33:38    118s] |   78.41%|        0|   0.000|   0.000|   0:00:00.0| 4355.1M|
[07/19 16:33:38    118s] |   78.41%|        0|   0.000|   0.000|   0:00:00.0| 4355.1M|
[07/19 16:33:38    118s] |   78.41%|        0|   0.000|   0.000|   0:00:00.0| 4355.1M|
[07/19 16:33:38    118s] #optDebug: <stH: 2.7200 MiSeL: 74.9440>
[07/19 16:33:38    118s] |   78.41%|        0|   0.000|   0.000|   0:00:00.0| 4355.1M|
[07/19 16:33:38    118s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:38    118s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 78.41
[07/19 16:33:38    118s] 
[07/19 16:33:38    118s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/19 16:33:38    118s] --------------------------------------------------------------
[07/19 16:33:38    118s] |                                   | Total     | Sequential |
[07/19 16:33:38    118s] --------------------------------------------------------------
[07/19 16:33:38    118s] | Num insts resized                 |       0  |       0    |
[07/19 16:33:38    118s] | Num insts undone                  |       0  |       0    |
[07/19 16:33:38    118s] | Num insts Downsized               |       0  |       0    |
[07/19 16:33:38    118s] | Num insts Samesized               |       0  |       0    |
[07/19 16:33:38    118s] | Num insts Upsized                 |       0  |       0    |
[07/19 16:33:38    118s] | Num multiple commits+uncommits    |       0  |       -    |
[07/19 16:33:38    118s] --------------------------------------------------------------
[07/19 16:33:38    118s] Bottom Preferred Layer:
[07/19 16:33:38    118s]     None
[07/19 16:33:38    118s] Via Pillar Rule:
[07/19 16:33:38    118s]     None
[07/19 16:33:38    118s] Finished writing unified metrics of routing constraints.
[07/19 16:33:38    118s] End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
[07/19 16:33:38    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4355.1M
[07/19 16:33:38    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF:       Starting CMU at level 4, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.018, MEM:4022.1M
[07/19 16:33:38    118s] TDRefine: refinePlace mode is spiral
[07/19 16:33:38    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14545.4
[07/19 16:33:38    118s] OPERPROF: Starting RefinePlace at level 1, MEM:4022.1M
[07/19 16:33:38    118s] *** Starting refinePlace (0:01:59 mem=4022.1M) ***
[07/19 16:33:38    118s] Total net bbox length = 1.544e+03 (7.514e+02 7.924e+02) (ext = 6.956e+02)
[07/19 16:33:38    118s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:33:38    118s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4022.1M
[07/19 16:33:38    118s] Starting refinePlace ...
[07/19 16:33:38    118s] One DDP V2 for no tweak run.
[07/19 16:33:38    118s] 
[07/19 16:33:38    118s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:33:38    118s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 16:33:38    118s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=4022.1MB) @(0:01:59 - 0:01:59).
[07/19 16:33:38    118s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:33:38    118s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4022.1MB
[07/19 16:33:38    118s] Statistics of distance of Instance movement in refine placement:
[07/19 16:33:38    118s]   maximum (X+Y) =         0.00 um
[07/19 16:33:38    118s]   mean    (X+Y) =         0.00 um
[07/19 16:33:38    118s] Summary Report:
[07/19 16:33:38    118s] Instances move: 0 (out of 84 movable)
[07/19 16:33:38    118s] Instances flipped: 0
[07/19 16:33:38    118s] Mean displacement: 0.00 um
[07/19 16:33:38    118s] Max displacement: 0.00 um 
[07/19 16:33:38    118s] Total instances moved : 0
[07/19 16:33:38    118s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:4022.1M
[07/19 16:33:38    118s] Total net bbox length = 1.544e+03 (7.514e+02 7.924e+02) (ext = 6.956e+02)
[07/19 16:33:38    118s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 4022.1MB
[07/19 16:33:38    118s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=4022.1MB) @(0:01:59 - 0:01:59).
[07/19 16:33:38    118s] *** Finished refinePlace (0:01:59 mem=4022.1M) ***
[07/19 16:33:38    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14545.4
[07/19 16:33:38    118s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.013, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:4022.1M
[07/19 16:33:38    118s] *** maximum move = 0.00 um ***
[07/19 16:33:38    118s] *** Finished re-routing un-routed nets (4022.1M) ***
[07/19 16:33:38    118s] OPERPROF: Starting DPlace-Init at level 1, MEM:4022.1M
[07/19 16:33:38    118s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4022.1M
[07/19 16:33:38    119s] OPERPROF:     Starting CMU at level 3, MEM:4022.1M
[07/19 16:33:38    119s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:4022.1M
[07/19 16:33:38    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:4022.1M
[07/19 16:33:38    119s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:4022.1M
[07/19 16:33:38    119s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:4022.1M
[07/19 16:33:38    119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:4022.1M
[07/19 16:33:38    119s] 
[07/19 16:33:38    119s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=4022.1M) ***
[07/19 16:33:38    119s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:38    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14545.4
[07/19 16:33:38    119s] *** AreaOpt #2 [finish] : cpu/real = 0:00:02.1/0:00:02.0 (1.0), totSession cpu/real = 0:01:59.0/0:01:41.0 (1.2), mem = 4022.1M
[07/19 16:33:38    119s] 
[07/19 16:33:38    119s] =============================================================================================
[07/19 16:33:38    119s]  Step TAT Report for AreaOpt #2                                                 20.13-s083_1
[07/19 16:33:38    119s] =============================================================================================
[07/19 16:33:38    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:33:38    119s] ---------------------------------------------------------------------------------------------
[07/19 16:33:38    119s] [ RefinePlace            ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.1
[07/19 16:33:38    119s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:38    119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:38    119s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:38    119s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:38    119s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.4
[07/19 16:33:38    119s] [ OptGetWeight           ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:38    119s] [ OptEval                ]     14   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.2
[07/19 16:33:38    119s] [ OptCommit              ]     14   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:38    119s] [ PostCommitDelayUpdate  ]     14   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:38    119s] [ MISC                   ]          0:00:01.9  (  93.5 % )     0:00:01.9 /  0:00:01.9    1.0
[07/19 16:33:38    119s] ---------------------------------------------------------------------------------------------
[07/19 16:33:38    119s]  AreaOpt #2 TOTAL                   0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.1    1.0
[07/19 16:33:38    119s] ---------------------------------------------------------------------------------------------
[07/19 16:33:38    119s] 
[07/19 16:33:38    119s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3612.7M
[07/19 16:33:38    119s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3370.7M
[07/19 16:33:38    119s] TotalInstCnt at PhyDesignMc Destruction: 84
[07/19 16:33:38    119s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3370.73M, totSessionCpu=0:01:59).
[07/19 16:33:38    119s] Begin: GigaOpt postEco DRV Optimization
[07/19 16:33:38    119s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[07/19 16:33:38    119s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:01:59.1/0:01:41.0 (1.2), mem = 3370.7M
[07/19 16:33:38    119s] Info: 2 clock nets excluded from IPO operation.
[07/19 16:33:38    119s] Processing average sequential pin duty cycle 
[07/19 16:33:38    119s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14545.5
[07/19 16:33:38    119s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:38    119s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:33:38    119s] ### Creating PhyDesignMc. totSessionCpu=0:01:59 mem=3370.7M
[07/19 16:33:38    119s] OPERPROF: Starting DPlace-Init at level 1, MEM:3370.7M
[07/19 16:33:38    119s] z: 1, totalTracks: 1
[07/19 16:33:38    119s] z: 3, totalTracks: 1
[07/19 16:33:38    119s] z: 5, totalTracks: 1
[07/19 16:33:38    119s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:33:38    119s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3370.7M
[07/19 16:33:38    119s] OPERPROF:     Starting CMU at level 3, MEM:3370.7M
[07/19 16:33:38    119s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3370.7M
[07/19 16:33:38    119s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:3370.7M
[07/19 16:33:38    119s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3370.7MB).
[07/19 16:33:38    119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:3370.7M
[07/19 16:33:38    119s] TotalInstCnt at PhyDesignMc Initialization: 84
[07/19 16:33:38    119s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:59 mem=3372.3M
[07/19 16:33:38    119s] ### Creating RouteCongInterface, started
[07/19 16:33:38    119s] 
[07/19 16:33:38    119s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.6416} {4, 0.338, 0.6416} {5, 0.029, 0.3435} {6, 0.029, 0.3435} 
[07/19 16:33:38    119s] 
[07/19 16:33:38    119s] #optDebug: {0, 1.000}
[07/19 16:33:38    119s] ### Creating RouteCongInterface, finished
[07/19 16:33:38    119s] {MG  {4 0 25.3 0.576412}  {5 0 59.2 1.34723} }
[07/19 16:33:38    119s] ### Creating LA Mngr. totSessionCpu=0:01:59 mem=3372.3M
[07/19 16:33:38    119s] ### Creating LA Mngr, finished. totSessionCpu=0:01:59 mem=3372.3M
[07/19 16:33:40    121s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3778.7M
[07/19 16:33:40    121s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3778.7M
[07/19 16:33:40    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:33:40    121s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/19 16:33:40    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:33:40    121s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/19 16:33:40    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:33:40    121s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:33:40    121s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     9.41|     0.00|       0|       0|       0| 78.41%|          |         |
[07/19 16:33:40    121s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:33:40    121s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     9.41|     0.00|       0|       0|       0| 78.41%| 0:00:00.0|  3778.7M|
[07/19 16:33:40    121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 16:33:40    121s] Bottom Preferred Layer:
[07/19 16:33:40    121s]     None
[07/19 16:33:40    121s] Via Pillar Rule:
[07/19 16:33:40    121s]     None
[07/19 16:33:40    121s] Finished writing unified metrics of routing constraints.
[07/19 16:33:40    121s] 
[07/19 16:33:40    121s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3778.7M) ***
[07/19 16:33:40    121s] 
[07/19 16:33:40    121s] Total-nets :: 88, Stn-nets :: 0, ratio :: 0 %
[07/19 16:33:40    121s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3370.7M
[07/19 16:33:40    121s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:3368.7M
[07/19 16:33:40    121s] TotalInstCnt at PhyDesignMc Destruction: 84
[07/19 16:33:40    121s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:40    121s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14545.5
[07/19 16:33:40    121s] *** DrvOpt #1 [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:01.6/0:01:43.6 (1.2), mem = 3368.7M
[07/19 16:33:40    121s] 
[07/19 16:33:40    121s] =============================================================================================
[07/19 16:33:40    121s]  Step TAT Report for DrvOpt #1                                                  20.13-s083_1
[07/19 16:33:40    121s] =============================================================================================
[07/19 16:33:40    121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:33:40    121s] ---------------------------------------------------------------------------------------------
[07/19 16:33:40    121s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:40    121s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:40    121s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[07/19 16:33:40    121s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:40    121s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:40    121s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:40    121s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:40    121s] [ MISC                   ]          0:00:02.5  (  98.2 % )     0:00:02.5 /  0:00:02.5    1.0
[07/19 16:33:40    121s] ---------------------------------------------------------------------------------------------
[07/19 16:33:40    121s]  DrvOpt #1 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[07/19 16:33:40    121s] ---------------------------------------------------------------------------------------------
[07/19 16:33:40    121s] 
[07/19 16:33:40    121s] End: GigaOpt postEco DRV Optimization
[07/19 16:33:40    121s] Running refinePlace -preserveRouting true -hardFence false
[07/19 16:33:40    121s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3368.7M
[07/19 16:33:40    121s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3368.7M
[07/19 16:33:40    121s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3368.7M
[07/19 16:33:40    121s] z: 1, totalTracks: 1
[07/19 16:33:40    121s] z: 3, totalTracks: 1
[07/19 16:33:40    121s] z: 5, totalTracks: 1
[07/19 16:33:40    121s] #spOpts: N=130 minPadR=1.1 
[07/19 16:33:40    121s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3368.7M
[07/19 16:33:40    121s] OPERPROF:         Starting CMU at level 5, MEM:3368.7M
[07/19 16:33:40    121s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:3368.7M
[07/19 16:33:40    121s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.013, MEM:3368.7M
[07/19 16:33:40    121s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3368.7MB).
[07/19 16:33:40    121s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.018, MEM:3368.7M
[07/19 16:33:40    121s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.018, MEM:3368.7M
[07/19 16:33:40    121s] TDRefine: refinePlace mode is spiral
[07/19 16:33:40    121s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14545.5
[07/19 16:33:40    121s] OPERPROF:   Starting RefinePlace at level 2, MEM:3368.7M
[07/19 16:33:40    121s] *** Starting refinePlace (0:02:02 mem=3368.7M) ***
[07/19 16:33:40    121s] Total net bbox length = 1.544e+03 (7.514e+02 7.924e+02) (ext = 6.956e+02)
[07/19 16:33:40    121s] 
[07/19 16:33:40    121s] Starting Small incrNP...
[07/19 16:33:40    121s] User Input Parameters:
[07/19 16:33:40    121s] - Congestion Driven    : Off
[07/19 16:33:40    121s] - Timing Driven        : Off
[07/19 16:33:40    121s] - Area-Violation Based : Off
[07/19 16:33:40    121s] - Start Rollback Level : -5
[07/19 16:33:40    121s] - Legalized            : On
[07/19 16:33:40    121s] - Window Based         : Off
[07/19 16:33:40    121s] - eDen incr mode       : Off
[07/19 16:33:40    121s] - Small incr mode      : On
[07/19 16:33:40    121s] 
[07/19 16:33:40    121s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3368.7M
[07/19 16:33:40    121s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.000, MEM:3368.7M
[07/19 16:33:40    121s] default core: bins with density > 0.750 = 100.00 % ( 2 / 2 )
[07/19 16:33:40    121s] Density distribution unevenness ratio = 2.205%
[07/19 16:33:40    121s] cost 0.830325, thresh 1.000000
[07/19 16:33:40    121s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3368.7M)
[07/19 16:33:40    121s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/19 16:33:40    121s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3368.7M
[07/19 16:33:40    121s] Starting refinePlace ...
[07/19 16:33:40    121s] One DDP V2 for no tweak run.
[07/19 16:33:40    121s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/19 16:33:40    121s] ** Cut row section cpu time 0:00:00.0.
[07/19 16:33:40    121s]    Spread Effort: high, pre-route mode, useDDP on.
[07/19 16:33:40    121s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3370.2MB) @(0:02:02 - 0:02:02).
[07/19 16:33:40    121s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:33:40    121s] wireLenOptFixPriorityInst 8 inst fixed
[07/19 16:33:40    121s] 
[07/19 16:33:40    121s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:33:40    121s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 16:33:40    121s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3370.2MB) @(0:02:02 - 0:02:02).
[07/19 16:33:40    121s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:33:40    121s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3370.2MB
[07/19 16:33:40    121s] Statistics of distance of Instance movement in refine placement:
[07/19 16:33:40    121s]   maximum (X+Y) =         0.00 um
[07/19 16:33:40    121s]   mean    (X+Y) =         0.00 um
[07/19 16:33:40    121s] Summary Report:
[07/19 16:33:40    121s] Instances move: 0 (out of 84 movable)
[07/19 16:33:40    121s] Instances flipped: 0
[07/19 16:33:40    121s] Mean displacement: 0.00 um
[07/19 16:33:40    121s] Max displacement: 0.00 um 
[07/19 16:33:40    121s] Total instances moved : 0
[07/19 16:33:40    121s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.040, REAL:0.034, MEM:3370.2M
[07/19 16:33:40    121s] Total net bbox length = 1.544e+03 (7.514e+02 7.924e+02) (ext = 6.956e+02)
[07/19 16:33:40    121s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3370.2MB
[07/19 16:33:40    121s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3370.2MB) @(0:02:02 - 0:02:02).
[07/19 16:33:40    121s] *** Finished refinePlace (0:02:02 mem=3370.2M) ***
[07/19 16:33:40    121s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14545.5
[07/19 16:33:40    121s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.050, REAL:0.041, MEM:3370.2M
[07/19 16:33:40    121s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3370.2M
[07/19 16:33:40    121s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.003, MEM:3370.2M
[07/19 16:33:40    121s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.080, REAL:0.063, MEM:3370.2M
[07/19 16:33:40    121s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/19 16:33:40    121s] GigaOpt: Skipping nonLegal postEco optimization
[07/19 16:33:40    121s]   Timing/DRV Snapshot: (REF)
[07/19 16:33:40    121s]      Weighted WNS: 0.000
[07/19 16:33:40    121s]       All  PG WNS: 0.000
[07/19 16:33:40    121s]       High PG WNS: 0.000
[07/19 16:33:40    121s]       All  PG TNS: 0.000
[07/19 16:33:40    121s]       High PG TNS: 0.000
[07/19 16:33:40    121s]       Low  PG TNS: 0.000
[07/19 16:33:40    121s]          Tran DRV: 0 (0)
[07/19 16:33:40    121s]           Cap DRV: 0 (0)
[07/19 16:33:40    121s]        Fanout DRV: 0 (0)
[07/19 16:33:40    121s]            Glitch: 0 (0)
[07/19 16:33:40    121s]    Category Slack: { [L, 9.412] [H, 18.799] }
[07/19 16:33:40    121s] 
[07/19 16:33:40    121s] **optDesign ... cpu = 0:01:04, real = 0:00:41, mem = 2716.3M, totSessionCpu=0:02:02 **
[07/19 16:33:40    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3371.7M
[07/19 16:33:41    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3371.7M
[07/19 16:33:41    121s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.412  |  0.000  |   N/A   |  9.412  | 19.156  | 19.327  | 18.799  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.408%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------------
GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 16 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -nativePathGroupFlow -noRouting
[07/19 16:33:41    121s] Info: 2 clock nets excluded from IPO operation.
[07/19 16:33:41    121s] ### Creating LA Mngr. totSessionCpu=0:02:02 mem=3467.2M
[07/19 16:33:41    121s] ### Creating LA Mngr, finished. totSessionCpu=0:02:02 mem=3467.2M
[07/19 16:33:41    121s] z: 1, totalTracks: 1
[07/19 16:33:41    121s] z: 3, totalTracks: 1
[07/19 16:33:41    121s] z: 5, totalTracks: 1
[07/19 16:33:41    121s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:33:41    121s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3467.2M
[07/19 16:33:41    121s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3467.2M
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Begin: Leakage Power Optimization
[07/19 16:33:41    122s] Processing average sequential pin duty cycle 
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Begin Power Analysis
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s]              0V	    VSSE
[07/19 16:33:41    122s]              0V	    VSSPST
[07/19 16:33:41    122s]              0V	    VPW
[07/19 16:33:41    122s]              0V	    VSS
[07/19 16:33:41    122s]              0V	    VDDPE
[07/19 16:33:41    122s]              0V	    VDDCE
[07/19 16:33:41    122s]              0V	    POC
[07/19 16:33:41    122s]              0V	    VDDPST
[07/19 16:33:41    122s]              0V	    VNW
[07/19 16:33:41    122s]            1.8V	    VDD
[07/19 16:33:41    122s] Begin Processing Timing Library for Power Calculation
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Begin Processing Timing Library for Power Calculation
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Begin Processing Power Net/Grid for Power Calculation
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2763.06MB/4631.75MB/2763.06MB)
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Begin Processing Timing Window Data for Power Calculation
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2763.06MB/4631.75MB/2763.06MB)
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Begin Processing User Attributes
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2763.06MB/4631.75MB/2763.06MB)
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Begin Processing Signal Activity
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2763.06MB/4631.75MB/2763.06MB)
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Begin Power Computation
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s]       ----------------------------------------------------------
[07/19 16:33:41    122s]       # of cell(s) missing both power/leakage table: 0
[07/19 16:33:41    122s]       # of cell(s) missing power table: 0
[07/19 16:33:41    122s]       # of cell(s) missing leakage table: 0
[07/19 16:33:41    122s]       # of MSMV cell(s) missing power_level: 0
[07/19 16:33:41    122s]       ----------------------------------------------------------
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2766.13MB/4628.51MB/2766.13MB)
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Begin Processing User Attributes
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2766.13MB/4628.51MB/2766.13MB)
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2766.13MB/4628.51MB/2766.13MB)
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] *



[07/19 16:33:41    122s] Total Power
[07/19 16:33:41    122s] -----------------------------------------------------------------------------------------
[07/19 16:33:41    122s] Total Leakage Power:         0.00000030
[07/19 16:33:41    122s] -----------------------------------------------------------------------------------------
[07/19 16:33:41    122s] Processing average sequential pin duty cycle 
[07/19 16:33:41    122s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/19 16:33:41    122s] ### Creating PhyDesignMc. totSessionCpu=0:02:02 mem=3855.1M
[07/19 16:33:41    122s] OPERPROF: Starting DPlace-Init at level 1, MEM:3855.1M
[07/19 16:33:41    122s] z: 1, totalTracks: 1
[07/19 16:33:41    122s] z: 3, totalTracks: 1
[07/19 16:33:41    122s] z: 5, totalTracks: 1
[07/19 16:33:41    122s] #spOpts: N=130 minPadR=1.1 mergeVia=F 
[07/19 16:33:41    122s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3855.1M
[07/19 16:33:41    122s] OPERPROF:     Starting CMU at level 3, MEM:3855.1M
[07/19 16:33:41    122s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3855.1M
[07/19 16:33:41    122s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:3855.1M
[07/19 16:33:41    122s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3855.1MB).
[07/19 16:33:41    122s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:3855.1M
[07/19 16:33:41    122s] TotalInstCnt at PhyDesignMc Initialization: 84
[07/19 16:33:41    122s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:02 mem=3875.1M
[07/19 16:33:41    122s]   Timing Snapshot: (REF)
[07/19 16:33:41    122s]      Weighted WNS: 0.000
[07/19 16:33:41    122s]       All  PG WNS: 0.000
[07/19 16:33:41    122s]       High PG WNS: 0.000
[07/19 16:33:41    122s]       All  PG TNS: 0.000
[07/19 16:33:41    122s]       High PG TNS: 0.000
[07/19 16:33:41    122s]       Low  PG TNS: 0.000
[07/19 16:33:41    122s]    Category Slack: { [L, 9.412] [H, 18.799] }
[07/19 16:33:41    122s] 
[07/19 16:33:41    122s] OptDebug: Start of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.412|0.000|
|Reg2Reg                         |18.799|0.000|
|HEPG                            |18.799|0.000|
|All Paths                       | 9.412|0.000|
+--------------------------------+------+-----+

[07/19 16:33:43    124s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3875.1M
[07/19 16:33:43    124s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3875.1M
[07/19 16:33:43    124s] |   78.41%|        0|  -0.125|   0.000|   0:00:00.0| 4123.1M|
[07/19 16:33:43    124s] 
[07/19 16:33:43    124s] Phase 1 finished in (cpu = 0:00:00.1) (real = 0:00:00.0) **
[07/19 16:33:43    124s] 
[07/19 16:33:43    124s] =============================================================================================
[07/19 16:33:43    124s]  Step TAT Report for PowerOpt #1                                                20.13-s083_1
[07/19 16:33:43    124s] =============================================================================================
[07/19 16:33:43    124s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:33:43    124s] ---------------------------------------------------------------------------------------------
[07/19 16:33:43    124s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:43    124s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:43    124s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:43    124s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:43    124s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    2.2
[07/19 16:33:43    124s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[07/19 16:33:43    124s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:43    124s] [ OptEval                ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    2.4
[07/19 16:33:43    124s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:43    124s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:43    124s] [ MISC                   ]          0:00:01.9  (  97.2 % )     0:00:01.9 /  0:00:01.9    1.0
[07/19 16:33:43    124s] ---------------------------------------------------------------------------------------------
[07/19 16:33:43    124s]  PowerOpt #1 TOTAL                  0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[07/19 16:33:43    124s] ---------------------------------------------------------------------------------------------
[07/19 16:33:43    124s] 
[07/19 16:33:43    124s] Finished Timing Update in (cpu = 0:00:02.0) (real = 0:00:02.0) **
[07/19 16:33:43    124s] OPT: Doing preprocessing before recovery...
[07/19 16:33:43    124s]   Timing Snapshot: (TGT)
[07/19 16:33:43    124s]      Weighted WNS: 0.000
[07/19 16:33:43    124s]       All  PG WNS: 0.000
[07/19 16:33:43    124s]       High PG WNS: 0.000
[07/19 16:33:43    124s]       All  PG TNS: 0.000
[07/19 16:33:43    124s]       High PG TNS: 0.000
[07/19 16:33:43    124s]       Low  PG TNS: 0.000
[07/19 16:33:43    124s]    Category Slack: { [L, 9.412] [H, 18.799] }
[07/19 16:33:43    124s] 
[07/19 16:33:43    124s] Checking setup slack degradation ...
[07/19 16:33:43    124s] 
[07/19 16:33:43    124s] Recovery Manager:
[07/19 16:33:43    124s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[07/19 16:33:43    124s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[07/19 16:33:43    124s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[07/19 16:33:43    124s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[07/19 16:33:43    124s] 
[07/19 16:33:43    124s] Begin: Core Leakage Power Optimization
[07/19 16:33:43    124s] *** PowerOpt #2 [begin] : totSession cpu/real = 0:02:04.2/0:01:46.0 (1.2), mem = 4091.1M
[07/19 16:33:43    124s] Processing average sequential pin duty cycle 
[07/19 16:33:43    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14545.7
[07/19 16:33:43    124s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:43    124s] ### Creating RouteCongInterface, started
[07/19 16:33:43    124s] 
[07/19 16:33:43    124s] #optDebug:  {2, 1.000, 0.8500} {3, 0.338, 0.8020} {4, 0.338, 0.8020} {5, 0.029, 0.4294} {6, 0.029, 0.4294} 
[07/19 16:33:43    124s] 
[07/19 16:33:43    124s] #optDebug: {0, 1.000}
[07/19 16:33:43    124s] ### Creating RouteCongInterface, finished
[07/19 16:33:43    124s] ### Creating LA Mngr. totSessionCpu=0:02:04 mem=4123.1M
[07/19 16:33:43    124s] ### Creating LA Mngr, finished. totSessionCpu=0:02:04 mem=4123.1M
[07/19 16:33:45    126s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4123.1M
[07/19 16:33:45    126s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4123.1M
[07/19 16:33:45    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:33:45    126s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.41
[07/19 16:33:45    126s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:45    126s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 16:33:45    126s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:45    126s] |   78.41%|        -|   0.000|   0.000|   0:00:00.0| 4123.1M|
[07/19 16:33:45    126s] #optDebug: <stH: 2.7200 MiSeL: 74.9440>
[07/19 16:33:45    126s] Running power reclaim iteration with 0.00007 cutoff 
[07/19 16:33:45    126s] |   78.41%|        0|   0.000|   0.000|   0:00:00.0| 4123.1M|
[07/19 16:33:45    126s] +---------+---------+--------+--------+------------+--------+
[07/19 16:33:45    126s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 78.41
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/19 16:33:45    126s] --------------------------------------------------------------
[07/19 16:33:45    126s] |                                   | Total     | Sequential |
[07/19 16:33:45    126s] --------------------------------------------------------------
[07/19 16:33:45    126s] | Num insts resized                 |       0  |       0    |
[07/19 16:33:45    126s] | Num insts undone                  |       0  |       0    |
[07/19 16:33:45    126s] | Num insts Downsized               |       0  |       0    |
[07/19 16:33:45    126s] | Num insts Samesized               |       0  |       0    |
[07/19 16:33:45    126s] | Num insts Upsized                 |       0  |       0    |
[07/19 16:33:45    126s] | Num multiple commits+uncommits    |       0  |       -    |
[07/19 16:33:45    126s] --------------------------------------------------------------
[07/19 16:33:45    126s] Bottom Preferred Layer:
[07/19 16:33:45    126s]     None
[07/19 16:33:45    126s] Via Pillar Rule:
[07/19 16:33:45    126s]     None
[07/19 16:33:45    126s] Finished writing unified metrics of routing constraints.
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Number of insts committed for which the initial cell was dont use = 0
[07/19 16:33:45    126s] End: Core Leakage Power Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[07/19 16:33:45    126s] (I,S,L,T): analysis_default: NA, NA, 2.87151e-07, 2.87151e-07
[07/19 16:33:45    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14545.7
[07/19 16:33:45    126s] *** PowerOpt #2 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:02:06.1/0:01:47.9 (1.2), mem = 4123.1M
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] =============================================================================================
[07/19 16:33:45    126s]  Step TAT Report for PowerOpt #2                                                20.13-s083_1
[07/19 16:33:45    126s] =============================================================================================
[07/19 16:33:45    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:33:45    126s] ---------------------------------------------------------------------------------------------
[07/19 16:33:45    126s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:45    126s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:45    126s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.4
[07/19 16:33:45    126s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:45    126s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    2.2
[07/19 16:33:45    126s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:45    126s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:45    126s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:45    126s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:45    126s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:45    126s] [ MISC                   ]          0:00:01.8  (  97.7 % )     0:00:01.8 /  0:00:01.8    1.0
[07/19 16:33:45    126s] ---------------------------------------------------------------------------------------------
[07/19 16:33:45    126s]  PowerOpt #2 TOTAL                  0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[07/19 16:33:45    126s] ---------------------------------------------------------------------------------------------
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4123.1M
[07/19 16:33:45    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF:       Starting CMU at level 4, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.018, MEM:3970.1M
[07/19 16:33:45    126s] TDRefine: refinePlace mode is spiral
[07/19 16:33:45    126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14545.6
[07/19 16:33:45    126s] OPERPROF: Starting RefinePlace at level 1, MEM:3970.1M
[07/19 16:33:45    126s] *** Starting refinePlace (0:02:06 mem=3970.1M) ***
[07/19 16:33:45    126s] Total net bbox length = 1.544e+03 (7.514e+02 7.924e+02) (ext = 6.956e+02)
[07/19 16:33:45    126s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:33:45    126s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3970.1M
[07/19 16:33:45    126s] Starting refinePlace ...
[07/19 16:33:45    126s] One DDP V2 for no tweak run.
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Running Spiral MT with 16 threads  fetchWidth=8 
[07/19 16:33:45    126s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 16:33:45    126s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=3970.1MB) @(0:02:06 - 0:02:06).
[07/19 16:33:45    126s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 16:33:45    126s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3970.1MB
[07/19 16:33:45    126s] Statistics of distance of Instance movement in refine placement:
[07/19 16:33:45    126s]   maximum (X+Y) =         0.00 um
[07/19 16:33:45    126s]   mean    (X+Y) =         0.00 um
[07/19 16:33:45    126s] Summary Report:
[07/19 16:33:45    126s] Instances move: 0 (out of 84 movable)
[07/19 16:33:45    126s] Instances flipped: 0
[07/19 16:33:45    126s] Mean displacement: 0.00 um
[07/19 16:33:45    126s] Max displacement: 0.00 um 
[07/19 16:33:45    126s] Total instances moved : 0
[07/19 16:33:45    126s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:3970.1M
[07/19 16:33:45    126s] Total net bbox length = 1.544e+03 (7.514e+02 7.924e+02) (ext = 6.956e+02)
[07/19 16:33:45    126s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3970.1MB
[07/19 16:33:45    126s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3970.1MB) @(0:02:06 - 0:02:06).
[07/19 16:33:45    126s] *** Finished refinePlace (0:02:06 mem=3970.1M) ***
[07/19 16:33:45    126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14545.6
[07/19 16:33:45    126s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.013, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:3970.1M
[07/19 16:33:45    126s] *** maximum move = 0.00 um ***
[07/19 16:33:45    126s] *** Finished re-routing un-routed nets (3970.1M) ***
[07/19 16:33:45    126s] OPERPROF: Starting DPlace-Init at level 1, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF:     Starting CMU at level 3, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:3970.1M
[07/19 16:33:45    126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:3970.1M
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3970.1M) ***
[07/19 16:33:45    126s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 16:33:45    126s]   Timing Snapshot: (TGT)
[07/19 16:33:45    126s]      Weighted WNS: 0.000
[07/19 16:33:45    126s]       All  PG WNS: 0.000
[07/19 16:33:45    126s]       High PG WNS: 0.000
[07/19 16:33:45    126s]       All  PG TNS: 0.000
[07/19 16:33:45    126s]       High PG TNS: 0.000
[07/19 16:33:45    126s]       Low  PG TNS: 0.000
[07/19 16:33:45    126s]    Category Slack: { [L, 9.412] [H, 18.799] }
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Checking setup slack degradation ...
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Recovery Manager:
[07/19 16:33:45    126s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[07/19 16:33:45    126s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[07/19 16:33:45    126s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[07/19 16:33:45    126s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Begin Power Analysis
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s]              0V	    VSSE
[07/19 16:33:45    126s]              0V	    VSSPST
[07/19 16:33:45    126s]              0V	    VPW
[07/19 16:33:45    126s]              0V	    VSS
[07/19 16:33:45    126s]              0V	    VDDPE
[07/19 16:33:45    126s]              0V	    VDDCE
[07/19 16:33:45    126s]              0V	    POC
[07/19 16:33:45    126s]              0V	    VDDPST
[07/19 16:33:45    126s]              0V	    VNW
[07/19 16:33:45    126s]            1.8V	    VDD
[07/19 16:33:45    126s] Begin Processing Timing Library for Power Calculation
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Begin Processing Timing Library for Power Calculation
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Begin Processing Power Net/Grid for Power Calculation
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2796.27MB/5134.80MB/2796.27MB)
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Begin Processing Timing Window Data for Power Calculation
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2796.27MB/5134.80MB/2796.27MB)
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Begin Processing User Attributes
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2796.27MB/5134.80MB/2796.27MB)
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Begin Processing Signal Activity
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2796.27MB/5134.80MB/2796.27MB)
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Begin Power Computation
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s]       ----------------------------------------------------------
[07/19 16:33:45    126s]       # of cell(s) missing both power/leakage table: 0
[07/19 16:33:45    126s]       # of cell(s) missing power table: 0
[07/19 16:33:45    126s]       # of cell(s) missing leakage table: 0
[07/19 16:33:45    126s]       # of MSMV cell(s) missing power_level: 0
[07/19 16:33:45    126s]       ----------------------------------------------------------
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2797.91MB/5134.80MB/2797.91MB)
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Begin Processing User Attributes
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2797.91MB/5134.80MB/2797.91MB)
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2797.91MB/5134.80MB/2797.91MB)
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] *



[07/19 16:33:45    126s] Total Power
[07/19 16:33:45    126s] -----------------------------------------------------------------------------------------
[07/19 16:33:45    126s] Total Leakage Power:         0.00000030
[07/19 16:33:45    126s] -----------------------------------------------------------------------------------------
[07/19 16:33:45    126s] Processing average sequential pin duty cycle 
[07/19 16:33:45    126s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3562.2M
[07/19 16:33:45    126s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:3377.2M
[07/19 16:33:45    126s] TotalInstCnt at PhyDesignMc Destruction: 84
[07/19 16:33:45    126s] OptDebug: End of Power Reclaim:
+--------------------------------+------+-----+
|Path Group                      |   WNS|  TNS|
+--------------------------------+------+-----+
|In2Out In2Reg R..Reg2Out default| 9.412|0.000|
|Reg2Reg                         |18.799|0.000|
|HEPG                            |18.799|0.000|
|All Paths                       | 9.412|0.000|
+--------------------------------+------+-----+

[07/19 16:33:45    126s] End: Leakage Power Optimization (cpu=0:00:04, real=0:00:04, mem=3377.17M, totSessionCpu=0:02:06).
[07/19 16:33:45    126s] **optDesign ... cpu = 0:01:09, real = 0:00:46, mem = 2718.6M, totSessionCpu=0:02:06 **
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Active setup views:
[07/19 16:33:45    126s]  analysis_default
[07/19 16:33:45    126s]   Dominating endpoints: 0
[07/19 16:33:45    126s]   Dominating TNS: -0.000
[07/19 16:33:45    126s] 
[07/19 16:33:45    126s] Extraction called for design 'sar_adc_controller' of instances=127 and nets=99 using extraction engine 'preRoute' .
[07/19 16:33:45    126s] PreRoute RC Extraction called for design sar_adc_controller.
[07/19 16:33:45    126s] RC Extraction called in multi-corner(1) mode.
[07/19 16:33:45    126s] RCMode: PreRoute
[07/19 16:33:45    126s]       RC Corner Indexes            0   
[07/19 16:33:45    126s] Capacitance Scaling Factor   : 1.00000 
[07/19 16:33:45    126s] Resistance Scaling Factor    : 1.00000 
[07/19 16:33:45    126s] Clock Cap. Scaling Factor    : 1.00000 
[07/19 16:33:45    126s] Clock Res. Scaling Factor    : 1.00000 
[07/19 16:33:45    126s] Shrink Factor                : 1.00000
[07/19 16:33:45    126s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 16:33:45    126s] Using capacitance table file ...
[07/19 16:33:45    126s] RC Grid backup saved.
[07/19 16:33:45    126s] LayerId::1 widthSet size::4
[07/19 16:33:45    126s] LayerId::2 widthSet size::4
[07/19 16:33:45    126s] LayerId::3 widthSet size::5
[07/19 16:33:45    126s] LayerId::4 widthSet size::4
[07/19 16:33:45    126s] LayerId::5 widthSet size::5
[07/19 16:33:45    126s] LayerId::6 widthSet size::2
[07/19 16:33:45    126s] Skipped RC grid update for preRoute extraction.
[07/19 16:33:45    126s] Initializing multi-corner capacitance tables ... 
[07/19 16:33:45    126s] Initializing multi-corner resistance tables ...
[07/19 16:33:45    126s] {RT typical 0 6 6 {4 0} {5 0} 2}
[07/19 16:33:45    126s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297384 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.822900 ; wcR: 0.396600 ; newSi: 0.074300 ; pMod: 82 ; 
[07/19 16:33:45    126s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3295.977M)
[07/19 16:33:45    126s] Skewing Data Summary (End_of_FINAL)
[07/19 16:33:45    126s] --------------------------------------------------
[07/19 16:33:45    126s]  Total skewed count:0
[07/19 16:33:45    126s] --------------------------------------------------
[07/19 16:33:45    126s] <optDesign CMD> Restore Using all VT Cells
[07/19 16:33:45    126s] Starting delay calculation for Setup views
[07/19 16:33:45    126s] #################################################################################
[07/19 16:33:45    126s] # Design Stage: PreRoute
[07/19 16:33:45    126s] # Design Name: sar_adc_controller
[07/19 16:33:45    126s] # Design Mode: 130nm
[07/19 16:33:45    126s] # Analysis Mode: MMMC OCV 
[07/19 16:33:45    126s] # Parasitics Mode: No SPEF/RCDB 
[07/19 16:33:45    126s] # Signoff Settings: SI Off 
[07/19 16:33:45    126s] #################################################################################
[07/19 16:33:45    126s] Topological Sorting (REAL = 0:00:00.0, MEM = 3358.0M, InitMEM = 3358.0M)
[07/19 16:33:45    127s] Calculate early delays in OCV mode...
[07/19 16:33:45    127s] Calculate late delays in OCV mode...
[07/19 16:33:45    127s] Start delay calculation (fullDC) (16 T). (MEM=3358.01)
[07/19 16:33:45    127s] End AAE Lib Interpolated Model. (MEM=3377.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:45    127s] Total number of fetched objects 89
[07/19 16:33:45    127s] Total number of fetched objects 89
[07/19 16:33:45    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:45    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 16:33:46    127s] End delay calculation. (MEM=4017.34 CPU=0:00:00.4 REAL=0:00:01.0)
[07/19 16:33:46    127s] End delay calculation (fullDC). (MEM=4017.34 CPU=0:00:00.5 REAL=0:00:01.0)
[07/19 16:33:46    127s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 4017.3M) ***
[07/19 16:33:46    127s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:08 mem=3985.3M)
[07/19 16:33:46    127s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Import and model ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Create place DB ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Import place data ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Read instances and placement ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Read nets ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Create route DB ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       == Non-default Options ==
[07/19 16:33:46    127s] (I)       Build term to term wires                           : false
[07/19 16:33:46    127s] (I)       Maximum routing layer                              : 6
[07/19 16:33:46    127s] (I)       Number of threads                                  : 16
[07/19 16:33:46    127s] (I)       Method to set GCell size                           : row
[07/19 16:33:46    127s] (I)       Counted 106 PG shapes. We will not process PG shapes layer by layer.
[07/19 16:33:46    127s] (I)       Started Import route data (16T) ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Use row-based GCell size
[07/19 16:33:46    127s] (I)       Use row-based GCell align
[07/19 16:33:46    127s] (I)       GCell unit size   : 2720
[07/19 16:33:46    127s] (I)       GCell multiplier  : 1
[07/19 16:33:46    127s] (I)       GCell row height  : 2720
[07/19 16:33:46    127s] (I)       Actual row height : 2720
[07/19 16:33:46    127s] (I)       GCell align ref   : 28980 28560
[07/19 16:33:46    127s] [NR-eGR] Track table information for default rule: 
[07/19 16:33:46    127s] [NR-eGR] li1 has no routable track
[07/19 16:33:46    127s] [NR-eGR] met1 has single uniform track structure
[07/19 16:33:46    127s] [NR-eGR] met2 has single uniform track structure
[07/19 16:33:46    127s] [NR-eGR] met3 has single uniform track structure
[07/19 16:33:46    127s] [NR-eGR] met4 has single uniform track structure
[07/19 16:33:46    127s] [NR-eGR] met5 has single uniform track structure
[07/19 16:33:46    127s] (I)       ===========================================================================
[07/19 16:33:46    127s] (I)       == Report All Rule Vias ==
[07/19 16:33:46    127s] (I)       ===========================================================================
[07/19 16:33:46    127s] (I)        Via Rule : (Default)
[07/19 16:33:46    127s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[07/19 16:33:46    127s] (I)       ---------------------------------------------------------------------------
[07/19 16:33:46    127s] (I)        1    1 : L1M1_PR                     1 : L1M1_PR                  
[07/19 16:33:46    127s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[07/19 16:33:46    127s] (I)        3   12 : M2M3_PR_R                  12 : M2M3_PR_R                
[07/19 16:33:46    127s] (I)        4   16 : M3M4_PR                    16 : M3M4_PR                  
[07/19 16:33:46    127s] (I)        5   21 : M4M5_PR                    21 : M4M5_PR                  
[07/19 16:33:46    127s] (I)       ===========================================================================
[07/19 16:33:46    127s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Read routing blockages ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Read instance blockages ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Read PG blockages ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] [NR-eGR] Read 181 PG shapes
[07/19 16:33:46    127s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Read boundary cut boxes ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] [NR-eGR] #Routing Blockages  : 0
[07/19 16:33:46    127s] [NR-eGR] #Instance Blockages : 544
[07/19 16:33:46    127s] [NR-eGR] #PG Blockages       : 181
[07/19 16:33:46    127s] [NR-eGR] #Halo Blockages     : 0
[07/19 16:33:46    127s] [NR-eGR] #Boundary Blockages : 0
[07/19 16:33:46    127s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Read blackboxes ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Design has 0 blackboxes considered as all layer blockages.
[07/19 16:33:46    127s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Read prerouted ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/19 16:33:46    127s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Read unlegalized nets ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Read nets ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] [NR-eGR] Read numTotalNets=88  numIgnoredNets=0
[07/19 16:33:46    127s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Set up via pillars ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       early_global_route_priority property id does not exist.
[07/19 16:33:46    127s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Model blockages into capacity
[07/19 16:33:46    127s] (I)       Read Num Blocks=725  Num Prerouted Wires=0  Num CS=0
[07/19 16:33:46    127s] (I)       Started Initialize 3D capacity ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Layer 1 (H) : #blockages 578 : #preroutes 0
[07/19 16:33:46    127s] (I)       Layer 2 (V) : #blockages 34 : #preroutes 0
[07/19 16:33:46    127s] (I)       Layer 3 (H) : #blockages 34 : #preroutes 0
[07/19 16:33:46    127s] (I)       Layer 4 (V) : #blockages 47 : #preroutes 0
[07/19 16:33:46    127s] (I)       Layer 5 (H) : #blockages 32 : #preroutes 0
[07/19 16:33:46    127s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       -- layer congestion ratio --
[07/19 16:33:46    127s] (I)       Layer 1 : 0.100000
[07/19 16:33:46    127s] (I)       Layer 2 : 0.700000
[07/19 16:33:46    127s] (I)       Layer 3 : 0.700000
[07/19 16:33:46    127s] (I)       Layer 4 : 0.700000
[07/19 16:33:46    127s] (I)       Layer 5 : 0.700000
[07/19 16:33:46    127s] (I)       Layer 6 : 0.700000
[07/19 16:33:46    127s] (I)       ----------------------------
[07/19 16:33:46    127s] (I)       Number of ignored nets                =      0
[07/19 16:33:46    127s] (I)       Number of connected nets              =      0
[07/19 16:33:46    127s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[07/19 16:33:46    127s] (I)       Number of clock nets                  =      2.  Ignored: No
[07/19 16:33:46    127s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[07/19 16:33:46    127s] (I)       Number of special nets                =      0.  Ignored: Yes
[07/19 16:33:46    127s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 16:33:46    127s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[07/19 16:33:46    127s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[07/19 16:33:46    127s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[07/19 16:33:46    127s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/19 16:33:46    127s] (I)       Finished Import route data (16T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Read aux data ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Others data preparation ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 16:33:46    127s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Create route kernel ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Ndr track 0 does not exist
[07/19 16:33:46    127s] (I)       ---------------------Grid Graph Info--------------------
[07/19 16:33:46    127s] (I)       Routing area        : (0, 0) - (80500, 100640)
[07/19 16:33:46    127s] (I)       Core area           : (28980, 28560) - (51520, 72080)
[07/19 16:33:46    127s] (I)       Site width          :   460  (dbu)
[07/19 16:33:46    127s] (I)       Row height          :  2720  (dbu)
[07/19 16:33:46    127s] (I)       GCell row height    :  2720  (dbu)
[07/19 16:33:46    127s] (I)       GCell width         :  2720  (dbu)
[07/19 16:33:46    127s] (I)       GCell height        :  2720  (dbu)
[07/19 16:33:46    127s] (I)       Grid                :    29    37     6
[07/19 16:33:46    127s] (I)       Layer numbers       :     1     2     3     4     5     6
[07/19 16:33:46    127s] (I)       Vertical capacity   :     0     0  2720     0  2720     0
[07/19 16:33:46    127s] (I)       Horizontal capacity :     0  2720     0  2720     0  2720
[07/19 16:33:46    127s] (I)       Default wire width  :   170   140   140   300   300  1600
[07/19 16:33:46    127s] (I)       Default wire space  :   170   140   140   300   300  1600
[07/19 16:33:46    127s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[07/19 16:33:46    127s] (I)       Default pitch size  :   340   340   460   610   690  3660
[07/19 16:33:46    127s] (I)       First track coord   :     0   170   230   670   920  3110
[07/19 16:33:46    127s] (I)       Num tracks per GCell:  8.00  8.00  5.91  4.46  3.94  0.74
[07/19 16:33:46    127s] (I)       Total num of tracks :     0   296   175   164   116    27
[07/19 16:33:46    127s] (I)       Num of masks        :     1     1     1     1     1     1
[07/19 16:33:46    127s] (I)       Num of trim masks   :     0     0     0     0     0     0
[07/19 16:33:46    127s] (I)       --------------------------------------------------------
[07/19 16:33:46    127s] 
[07/19 16:33:46    127s] [NR-eGR] ============ Routing rule table ============
[07/19 16:33:46    127s] [NR-eGR] Rule id: 0  Nets: 88 
[07/19 16:33:46    127s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[07/19 16:33:46    127s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[07/19 16:33:46    127s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:46    127s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[07/19 16:33:46    127s] [NR-eGR] ========================================
[07/19 16:33:46    127s] [NR-eGR] 
[07/19 16:33:46    127s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[07/19 16:33:46    127s] (I)       blocked tracks on layer2 : = 486 / 8584 (5.66%)
[07/19 16:33:46    127s] (I)       blocked tracks on layer3 : = 200 / 6475 (3.09%)
[07/19 16:33:46    127s] (I)       blocked tracks on layer4 : = 76 / 4756 (1.60%)
[07/19 16:33:46    127s] (I)       blocked tracks on layer5 : = 2296 / 4292 (53.49%)
[07/19 16:33:46    127s] (I)       blocked tracks on layer6 : = 598 / 783 (76.37%)
[07/19 16:33:46    127s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Reset routing kernel
[07/19 16:33:46    127s] (I)       Started Global Routing ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Initialization ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       totalPins=257  totalGlobalPin=239 (93.00%)
[07/19 16:33:46    127s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Net group 1 ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Started Generate topology (16T) ( Curr Mem: 3985.33 MB )
[07/19 16:33:46    127s] (I)       Finished Generate topology (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       total 2D Cap : 21387 = (12968 H, 8419 V)
[07/19 16:33:46    127s] [NR-eGR] Layer group 1: route 88 net(s) in layer range [2, 6]
[07/19 16:33:46    127s] (I)       
[07/19 16:33:46    127s] (I)       ============  Phase 1a Route ============
[07/19 16:33:46    127s] (I)       Started Phase 1a ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Started Pattern routing (16T) ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Usage: 612 = (298 H, 314 V) = (2.30% H, 3.73% V) = (8.106e+02um H, 8.541e+02um V)
[07/19 16:33:46    127s] (I)       Started Add via demand to 2D ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       
[07/19 16:33:46    127s] (I)       ============  Phase 1b Route ============
[07/19 16:33:46    127s] (I)       Started Phase 1b ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Usage: 612 = (298 H, 314 V) = (2.30% H, 3.73% V) = (8.106e+02um H, 8.541e+02um V)
[07/19 16:33:46    127s] (I)       Overflow of layer group 1: 0.19% H + 0.00% V. EstWL: 1.664640e+03um
[07/19 16:33:46    127s] (I)       Congestion metric : 0.19%H 0.00%V, 0.19%HV
[07/19 16:33:46    127s] (I)       Congestion threshold : each 60.00, sum 90.00
[07/19 16:33:46    127s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       
[07/19 16:33:46    127s] (I)       ============  Phase 1c Route ============
[07/19 16:33:46    127s] (I)       Started Phase 1c ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Usage: 612 = (298 H, 314 V) = (2.30% H, 3.73% V) = (8.106e+02um H, 8.541e+02um V)
[07/19 16:33:46    127s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       
[07/19 16:33:46    127s] (I)       ============  Phase 1d Route ============
[07/19 16:33:46    127s] (I)       Started Phase 1d ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Usage: 612 = (298 H, 314 V) = (2.30% H, 3.73% V) = (8.106e+02um H, 8.541e+02um V)
[07/19 16:33:46    127s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       
[07/19 16:33:46    127s] (I)       ============  Phase 1e Route ============
[07/19 16:33:46    127s] (I)       Started Phase 1e ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Started Route legalization ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Usage: 612 = (298 H, 314 V) = (2.30% H, 3.73% V) = (8.106e+02um H, 8.541e+02um V)
[07/19 16:33:46    127s] [NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.00% V. EstWL: 1.664640e+03um
[07/19 16:33:46    127s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       
[07/19 16:33:46    127s] (I)       ============  Phase 1l Route ============
[07/19 16:33:46    127s] (I)       Started Phase 1l ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Started Layer assignment (16T) ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Finished Layer assignment (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Finished Net group 1 ( CPU: 0.09 sec, Real: 0.05 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Started Clean cong LA ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[07/19 16:33:46    127s] (I)       Layer  2:       7815       387         2           0        8288    ( 0.00%) 
[07/19 16:33:46    127s] (I)       Layer  3:       6238       304         0           0        6173    ( 0.00%) 
[07/19 16:33:46    127s] (I)       Layer  4:       4529        48         0           0        4619    ( 0.00%) 
[07/19 16:33:46    127s] (I)       Layer  5:       1940        18         0        1419        2696    (34.48%) 
[07/19 16:33:46    127s] (I)       Layer  6:        176         0         0         636         133    (82.70%) 
[07/19 16:33:46    127s] (I)       Total:         20698       757         2        2055       21909    ( 8.58%) 
[07/19 16:33:46    127s] (I)       
[07/19 16:33:46    127s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 16:33:46    127s] [NR-eGR]                        OverCon            
[07/19 16:33:46    127s] [NR-eGR]                         #Gcell     %Gcell
[07/19 16:33:46    127s] [NR-eGR]       Layer                (2)    OverCon 
[07/19 16:33:46    127s] [NR-eGR] ----------------------------------------------
[07/19 16:33:46    127s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:46    127s] [NR-eGR]    met1  (2)         1( 0.10%)   ( 0.10%) 
[07/19 16:33:46    127s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:46    127s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:46    127s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:46    127s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[07/19 16:33:46    127s] [NR-eGR] ----------------------------------------------
[07/19 16:33:46    127s] [NR-eGR] Total                1( 0.03%)   ( 0.03%) 
[07/19 16:33:46    127s] [NR-eGR] 
[07/19 16:33:46    127s] (I)       Finished Global Routing ( CPU: 0.11 sec, Real: 0.06 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Started Export 3D cong map ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       total 2D Cap : 21441 = (13000 H, 8441 V)
[07/19 16:33:46    127s] (I)       Started Export 2D cong map ( Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[07/19 16:33:46    127s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 16:33:46    127s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.08 sec, Curr Mem: 4017.39 MB )
[07/19 16:33:46    127s] OPERPROF: Starting HotSpotCal at level 1, MEM:4017.4M
[07/19 16:33:46    127s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:46    127s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 16:33:46    127s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:46    127s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 16:33:46    127s] [hotspot] +------------+---------------+---------------+
[07/19 16:33:46    127s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 16:33:46    127s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 16:33:46    127s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.020, MEM:4017.3M
[07/19 16:33:46    127s] Reported timing to dir reports
[07/19 16:33:46    127s] **optDesign ... cpu = 0:01:10, real = 0:00:47, mem = 2750.5M, totSessionCpu=0:02:08 **
[07/19 16:33:46    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3411.3M
[07/19 16:33:46    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3411.3M
[07/19 16:33:46    128s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  9.412  |  0.000  |   N/A   |  9.412  | 19.156  | 19.327  | 18.799  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|          All Paths:|   31    |    0    |   N/A   |   21    |    1    |   10    |   20    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.408%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:11, real = 0:00:47, mem = 2750.2M, totSessionCpu=0:02:08 **
[07/19 16:33:46    128s] *** Finished optDesign ***
[07/19 16:33:46    128s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:33:46    128s] UM:*                                       0.000 ns          9.412 ns  final
[07/19 16:33:46    128s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3411.8M
[07/19 16:33:46    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:3411.8M
[07/19 16:33:46    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3411.8M
[07/19 16:33:46    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3411.8M
[07/19 16:33:46    128s] ------------------------------------------------------------
[07/19 16:33:46    128s] 	Current design flip-flop statistics
[07/19 16:33:46    128s] 
[07/19 16:33:46    128s] Single-Bit FF Count  :           20
[07/19 16:33:46    128s] Multi-Bit FF Count   :            0
[07/19 16:33:46    128s] Total Bit Count      :           20
[07/19 16:33:46    128s] Total FF Count       :           20
[07/19 16:33:46    128s] Bits Per Flop        :        1.000
[07/19 16:33:46    128s] ------------------------------------------------------------
[07/19 16:33:46    128s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:33:46    128s] UM:           70.9             47                                      opt_design_prects
[07/19 16:33:46    128s] 
[07/19 16:33:46    128s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:15 real=0:00:51.4)
[07/19 16:33:46    128s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.5 real=0:00:05.5)
[07/19 16:33:46    128s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.8 real=0:00:05.7)
[07/19 16:33:46    128s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.0 real=0:00:06.9)
[07/19 16:33:46    128s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:33.1 real=0:00:12.2)
[07/19 16:33:46    128s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.7 real=0:00:02.6)
[07/19 16:33:46    128s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:04.5 real=0:00:04.4)
[07/19 16:33:46    128s] Info: pop threads available for lower-level modules during optimization.
[07/19 16:33:46    128s] Deleting Lib Analyzer.
[07/19 16:33:46    128s] clean pInstBBox. size 0
[07/19 16:33:46    128s] All LLGs are deleted
[07/19 16:33:46    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3411.8M
[07/19 16:33:46    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3411.8M
[07/19 16:33:46    128s] 
[07/19 16:33:46    128s] TimeStamp Deleting Cell Server Begin ...
[07/19 16:33:46    128s] 
[07/19 16:33:46    128s] TimeStamp Deleting Cell Server End ...
[07/19 16:33:46    128s] #optDebug: fT-D <X 1 0 0 0>
[07/19 16:33:46    128s] VSMManager cleared!
[07/19 16:33:46    128s] **place_opt_design ... cpu = 0:01:23, real = 0:00:55, mem = 3363.8M **
[07/19 16:33:46    128s] *** Finished GigaPlace ***
[07/19 16:33:46    128s] 
[07/19 16:33:46    128s] *** Summary of all messages that are not suppressed in this session:
[07/19 16:33:46    128s] Severity  ID               Count  Summary                                  
[07/19 16:33:46    128s] WARNING   IMPSP-9532           3  Skipping assigning placement activity po...
[07/19 16:33:46    128s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[07/19 16:33:46    128s] *** Message Summary: 5 warning(s), 0 error(s)
[07/19 16:33:46    128s] 
[07/19 16:33:46    128s] *** place_opt_design #1 [finish] : cpu/real = 0:01:23.5/0:00:55.8 (1.5), totSession cpu/real = 0:02:08.5/0:01:49.7 (1.2), mem = 3363.8M
[07/19 16:33:46    128s] 
[07/19 16:33:46    128s] =============================================================================================
[07/19 16:33:46    128s]  Final TAT Report for place_opt_design #1                                       20.13-s083_1
[07/19 16:33:46    128s] =============================================================================================
[07/19 16:33:46    128s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 16:33:46    128s] ---------------------------------------------------------------------------------------------
[07/19 16:33:46    128s] [ InitOpt                ]      1   0:00:03.8  (   6.8 % )     0:00:05.6 /  0:00:05.5    1.0
[07/19 16:33:46    128s] [ GlobalOpt              ]      1   0:00:05.7  (  10.1 % )     0:00:05.7 /  0:00:05.8    1.0
[07/19 16:33:46    128s] [ DrvOpt                 ]      1   0:00:02.5  (   4.5 % )     0:00:02.5 /  0:00:02.5    1.0
[07/19 16:33:46    128s] [ SimplifyNetlist        ]      1   0:00:05.5  (   9.9 % )     0:00:05.5 /  0:00:05.5    1.0
[07/19 16:33:46    128s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.4    3.3
[07/19 16:33:46    128s] [ AreaOpt                ]      2   0:00:06.6  (  11.9 % )     0:00:06.7 /  0:00:06.8    1.0
[07/19 16:33:46    128s] [ PowerOpt               ]      2   0:00:03.8  (   6.9 % )     0:00:03.8 /  0:00:03.9    1.0
[07/19 16:33:46    128s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.1
[07/19 16:33:46    128s] [ GlobalPlace            ]      1   0:00:07.9  (  14.2 % )     0:00:07.9 /  0:00:12.4    1.6
[07/19 16:33:46    128s] [ IncrReplace            ]      2   0:00:12.9  (  23.1 % )     0:00:13.6 /  0:00:35.4    2.6
[07/19 16:33:46    128s] [ RefinePlace            ]      3   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.3    1.1
[07/19 16:33:46    128s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.3    1.6
[07/19 16:33:46    128s] [ ExtractRC              ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[07/19 16:33:46    128s] [ TimingUpdate           ]      5   0:00:00.1  (   0.1 % )     0:00:02.1 /  0:00:02.1    1.0
[07/19 16:33:46    128s] [ FullDelayCalc          ]      4   0:00:02.6  (   4.7 % )     0:00:02.6 /  0:00:03.0    1.1
[07/19 16:33:46    128s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.3 % )     0:00:02.2 /  0:00:01.9    0.8
[07/19 16:33:46    128s] [ TimingReport           ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.3
[07/19 16:33:46    128s] [ DrvReport              ]      4   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[07/19 16:33:46    128s] [ PowerReport            ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[07/19 16:33:46    128s] [ GenerateReports        ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.1    0.6
[07/19 16:33:46    128s] [ SlackTraversorInit     ]     29   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.4
[07/19 16:33:46    128s] [ PowerInterfaceInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/19 16:33:46    128s] [ PlacerInterfaceInit    ]      4   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.2
[07/19 16:33:46    128s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.1
[07/19 16:33:46    128s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.2    2.6
[07/19 16:33:46    128s] [ IncrDelayCalc          ]      7   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.2    2.9
[07/19 16:33:46    128s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:46    128s] [ ReportTranViolation    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:46    128s] [ ReportCapViolation     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[07/19 16:33:46    128s] [ ReportFanoutViolation  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 16:33:46    128s] [ MISC                   ]          0:00:02.4  (   4.3 % )     0:00:02.4 /  0:00:02.7    1.1
[07/19 16:33:46    128s] ---------------------------------------------------------------------------------------------
[07/19 16:33:46    128s]  place_opt_design #1 TOTAL          0:00:55.8  ( 100.0 % )     0:00:55.8 /  0:01:23.5    1.5
[07/19 16:33:46    128s] ---------------------------------------------------------------------------------------------
[07/19 16:33:46    128s] 
[07/19 16:33:46    128s] # puts "<FF> Plugin -> post_place_tcl"
# setTieHiLoMode -cell "sky130_fd_sc_hd__conb_1"  -maxDistance 20 -maxFanout 8
<CMD> setTieHiLoMode -cell sky130_fd_sc_hd__conb_1 -maxDistance 20 -maxFanout 8
[07/19 16:33:46    128s] # foreach cell {sky130_fd_sc_hd__conb_1} {
   setDontUse $cell false
}
<CMD> setDontUse sky130_fd_sc_hd__conb_1 false
[07/19 16:33:46    128s] # addTieHiLo
<CMD> addTieHiLo
[07/19 16:33:46    128s] OPERPROF: Starting DPlace-Init at level 1, MEM:3363.8M
[07/19 16:33:46    128s] z: 1, totalTracks: 1
[07/19 16:33:46    128s] z: 3, totalTracks: 1
[07/19 16:33:46    128s] z: 5, totalTracks: 1
[07/19 16:33:46    128s] #spOpts: N=130 
[07/19 16:33:46    128s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3363.8M
[07/19 16:33:46    128s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3363.8M
[07/19 16:33:46    128s] Core basic site is unithd
[07/19 16:33:46    128s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3363.8M
[07/19 16:33:47    128s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.050, REAL:0.018, MEM:3365.3M
[07/19 16:33:47    128s] Fast DP-INIT is on for default
[07/19 16:33:47    128s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:33:47    128s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.031, MEM:3365.3M
[07/19 16:33:47    128s] OPERPROF:     Starting CMU at level 3, MEM:3365.3M
[07/19 16:33:47    128s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.010, MEM:3365.3M
[07/19 16:33:47    128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.043, MEM:3365.3M
[07/19 16:33:47    128s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3365.3MB).
[07/19 16:33:47    128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.048, MEM:3365.3M
[07/19 16:33:47    128s] Options: Max Distance = 20.000 microns, Max Fan-out = 8.
[07/19 16:33:47    128s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3365.3M
[07/19 16:33:47    128s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:3365.3M
[07/19 16:33:47    128s] #optDebug: Start CG creation (mem=3368.3M)
[07/19 16:33:47    128s]  ...processing cgPrt (cpu=0:00:00.1, mem=3466.8M)
[07/19 16:33:47    128s]  ...processing cgEgp (cpu=0:00:00.1, mem=3466.8M)
[07/19 16:33:47    128s]  ...processing cgPbk (cpu=0:00:00.1, mem=3466.8M)
[07/19 16:33:47    128s]  ...processing cgNrb(cpu=0:00:00.1, mem=3466.8M)
[07/19 16:33:47    128s]  ...processing cgObs (cpu=0:00:00.1, mem=3466.8M)
[07/19 16:33:47    128s]  ...processing cgCon (cpu=0:00:00.1, mem=3466.8M)
[07/19 16:33:47    128s]  ...processing cgPdm (cpu=0:00:00.1, mem=3466.8M)
[07/19 16:33:47    128s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3466.8M)
[07/19 16:33:47    128s] Re-routed 1 nets
[07/19 16:33:47    128s] INFO: Total Number of Tie Cells (sky130_fd_sc_hd__conb_1) placed: 1  
[07/19 16:33:47    128s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3466.8M
[07/19 16:33:47    128s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3466.8M
[07/19 16:33:47    128s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3466.8M
[07/19 16:33:47    128s] All LLGs are deleted
[07/19 16:33:47    128s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3466.8M
[07/19 16:33:47    128s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3466.8M
[07/19 16:33:47    128s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:3409.8M
[07/19 16:33:47    128s] # foreach cell {sky130_fd_sc_hd__conb_1} {
   setDontUse $cell true
}
<CMD> setDontUse sky130_fd_sc_hd__conb_1 true
[07/19 16:33:47    128s] # um::pop_snapshot_stack
<CMD> um::pop_snapshot_stack
[07/19 16:33:47    128s] # create_snapshot -name place -categories design
OPERPROF: Starting spInitSiteArr at level 1, MEM:3409.8M
[07/19 16:33:47    128s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3409.8M
[07/19 16:33:47    128s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3409.8M
[07/19 16:33:47    128s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.040, REAL:0.016, MEM:3409.8M
[07/19 16:33:47    128s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3409.8M
[07/19 16:33:47    128s] Process 78 wires and vias for routing blockage analysis
[07/19 16:33:47    128s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.015, MEM:3409.8M
[07/19 16:33:47    128s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.045, MEM:3409.8M
[07/19 16:33:47    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.046, MEM:3409.8M
[07/19 16:33:47    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3409.8M
[07/19 16:33:47    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3409.8M
[07/19 16:33:47    128s] <CMD> reportMultiBitFFs -statistics
[07/19 16:33:47    128s] ------------------------------------------------------------
[07/19 16:33:47    128s] 	Current design flip-flop statistics
[07/19 16:33:47    128s] 
[07/19 16:33:47    128s] Single-Bit FF Count  :           20
[07/19 16:33:47    128s] Multi-Bit FF Count   :            0
[07/19 16:33:47    128s] Total Bit Count      :           20
[07/19 16:33:47    128s] Total FF Count       :           20
[07/19 16:33:47    128s] Bits Per Flop        :        1.000
[07/19 16:33:47    128s] ------------------------------------------------------------
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.PostConditioning.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Construction.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 41c7849f-cac1-47fc-9507-4fb8875db562 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.PostConditioning.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Construction.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid fdd2fc99-7c8f-4ee8-921e-c5e8245a4155 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.PostConditioning.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Construction.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 6922154e-dea0-4fa1-9d38-ae587c2ba8ba clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.PostConditioning.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Construction.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 8aa376ba-4b20-48ba-beaa-2d75256c23d2 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.PostConditioning.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Construction.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid c5598c0e-372f-4445-8087-2c542b5a6ed7 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.PostConditioning.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Construction.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 09141a4b-0205-435f-b00e-50cc4ce1ae57 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.PostConditioning.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Construction.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 13aacb42-c107-433d-bbe1-662e4d99b786 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.PostConditioning.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Construction.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 7df70d13-c95f-4788-966e-5497c5b77cb9 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.PostConditioning.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Construction.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid a7e22d50-5ff5-4ba9-841f-2794de026ddc clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.PostConditioning.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Routing.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Implementation.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.eGRPC.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Construction.area.total
[07/19 16:33:47    128s] <CMD> get_metric -raw -id current -uuid 5ef8db34-5054-450b-a927-1ea940e68e40 clock.Implementation.area.total
[07/19 16:33:47    128s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 16:33:47    128s] UM:          86.85             67                                      place
[07/19 16:33:47    128s] # report_metric -file reports/metrics.html -format html
<CMD> um::get_metric_definition -name *.drc
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name *.drc.layer:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name *.drc.type:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name check.drc
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name check.drc.antenna
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name check.place.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.area.buffer
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.area.clkgate
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.area.inverter
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.area.logic
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.area.nonicg
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.area.total
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances.buffer
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances.inverter
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances.logic
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances.total
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.nets.length.top
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.nets.length.total
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.always_on
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.blackbox
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.buffer
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.combinatorial
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.hinst:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.icg
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.inverter
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.io
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.isolation
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.latch
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.level_shifter
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.logical
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.macro
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.physical
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.power_switch
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.register
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.std_cell
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.vth:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.blockages.place.area
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.blockages.route.area
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.density
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.floorplan.image
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.always_on
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.blackbox
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.buffer
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.icg
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.inverter
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.io
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.isolation
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.latch
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.logical
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.macro
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.physical
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.power_switch
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.register
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.std_cell
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.vth:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.multibit.*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.name
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name design.route.drc.image
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.cputime
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.cputime.total
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.log
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.machine
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.machine.hostname
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.machine.load
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.machine.os
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.memory
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.memory.resident
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.realtime
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.realtime.total
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.root_config
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.run_directory
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.run_tag
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.step.tcl
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.template.type
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.tool_list
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flow.user
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name flowtool.status
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name messages
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name name
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power.clock
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power.hinst:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power.internal
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power.internal.type:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power.leakage
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power.leakage.type:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power.switching
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name power.switching.type:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name route.drc
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name route.drc.antenna
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name route.drc.layer:*
[07/19 16:33:47    129s] <CMD> um::get_metric_definition -name route.map.*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.overflow
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.overflow.vertical
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.shielding.*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.via
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.via.layer:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.via.multicut
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.via.singlecut
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.via.total
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name route.wirelength
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.feps
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.histogram
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.tns
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.type
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.wns
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.clock:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.feps
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.histogram
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.tns
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.type
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.wns
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.si.double_clocking.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.si.double_clocking.frequency_violations.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.si.double_clocking.report_file.analysis_view:*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.si.glitches
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name timing.si.noise
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name transition.*
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name transition.count
[07/19 16:33:48    129s] <CMD> um::get_metric_definition -name transition.max
[07/19 16:33:48    129s] # return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_place.tcl'.
[07/19 16:33:48    129s] ### End verbose source output for 'scripts/main.tcl'.
[07/19 16:33:48    129s] ### Start verbose source output (echo mode) for 'scripts/clean-cellpad.tcl' ...
[07/19 16:33:48    129s] # deleteCellPad *
<CMD> deleteCellPad *
[07/19 16:33:48    129s] No cell matching given name found to have padding.
[07/19 16:33:48    129s] ### End verbose source output for 'scripts/clean-cellpad.tcl'.
[07/19 16:33:48    129s] ### Start verbose source output (echo mode) for 'scripts/reporting.tcl' ...
[07/19 16:33:48    129s] # reportDensityMap > $vars(rpt_dir)/$vars(step).density.rpt
<CMD> reportDensityMap > reports/place.density.rpt
[07/19 16:33:48    129s] z: 1, totalTracks: 1
[07/19 16:33:48    129s] z: 3, totalTracks: 1
[07/19 16:33:48    129s] z: 5, totalTracks: 1
[07/19 16:33:48    129s] #spOpts: N=130 
[07/19 16:33:48    129s] All LLGs are deleted
[07/19 16:33:48    129s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3409.8M
[07/19 16:33:48    129s] Core basic site is unithd
[07/19 16:33:48    129s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.040, REAL:0.014, MEM:3409.8M
[07/19 16:33:48    129s] SiteArray: non-trimmed site array dimensions = 16 x 49
[07/19 16:33:48    129s] SiteArray: use 16,384 bytes
[07/19 16:33:48    129s] SiteArray: current memory after site array memory allocation 3409.8M
[07/19 16:33:48    129s] SiteArray: FP blocked sites are writable
[07/19 16:33:48    129s] Layer info - lib-1st H=2, V=3.  Cell-FPin=2. Top-pin=2
[07/19 16:33:48    129s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3409.8M
[07/19 16:33:48    129s] Process 78 wires and vias for routing blockage analysis
[07/19 16:33:48    129s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.014, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.043, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.043, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:3409.8M
[07/19 16:33:48    129s] default core: bins with density > 0.750 = 100.00 % ( 2 / 2 )
[07/19 16:33:48    129s] bin size: 59 sites by 10 row(s). total 2 bins ( 1 by 2 )
[07/19 16:33:48    129s]   density range     #bins    %
[07/19 16:33:48    129s]   (0.750 - 0.800]       1  50.00
[07/19 16:33:48    129s]   (0.800 - 0.850]       1  50.00
[07/19 16:33:48    129s]   total                 2  100.00
[07/19 16:33:48    129s] 
[07/19 16:33:48    129s] Density distribution unevenness ratio = 1.894%
[07/19 16:33:48    129s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3409.8M
[07/19 16:33:48    129s] All LLGs are deleted
[07/19 16:33:48    129s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3409.8M
[07/19 16:33:48    129s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:3409.8M
[07/19 16:33:48    129s] ### End verbose source output for 'scripts/reporting.tcl'.
[07/19 16:33:48    129s] <CMD> getVersion
[07/19 16:33:48    129s] <CMD> saveDesign checkpoints/design.checkpoint/save.enc -user_path
[07/19 16:33:48    129s] #% Begin save design ... (date=07/19 16:33:48, mem=2737.3M)
[07/19 16:33:48    129s] % Begin Save ccopt configuration ... (date=07/19 16:33:48, mem=2739.3M)
[07/19 16:33:48    129s] % End Save ccopt configuration ... (date=07/19 16:33:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2740.1M, current mem=2740.1M)
[07/19 16:33:48    129s] % Begin Save netlist data ... (date=07/19 16:33:48, mem=2740.1M)
[07/19 16:33:48    129s] Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/sar_adc_controller.v.bin in multi-threaded mode...
[07/19 16:33:48    129s] % End Save netlist data ... (date=07/19 16:33:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=2748.8M, current mem=2748.8M)
[07/19 16:33:48    129s] Saving symbol-table file in separate thread ...
[07/19 16:33:48    129s] Saving congestion map file in separate thread ...
[07/19 16:33:48    129s] Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.route.congmap.gz ...
[07/19 16:33:48    129s] % Begin Save AAE data ... (date=07/19 16:33:48, mem=2748.9M)
[07/19 16:33:48    129s] Saving AAE Data ...
[07/19 16:33:48    129s] % End Save AAE data ... (date=07/19 16:33:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=2748.9M, current mem=2748.9M)
[07/19 16:33:48    129s] Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[07/19 16:33:49    129s] Saving mode setting ...
[07/19 16:33:50    129s] Saving global file ...
[07/19 16:33:51    129s] Saving Drc markers ...
[07/19 16:33:52    129s] ... 34 markers are saved ...
[07/19 16:33:52    129s] ... 0 geometry drc markers are saved ...
[07/19 16:33:52    129s] ... 0 antenna drc markers are saved ...
[07/19 16:33:52    129s] Saving special route data file in separate thread ...
[07/19 16:33:52    129s] Saving PG file in separate thread ...
[07/19 16:33:52    129s] Saving placement file in separate thread ...
[07/19 16:33:52    129s] Saving route file in separate thread ...
[07/19 16:33:52    129s] Saving property file in separate thread ...
[07/19 16:33:52    129s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[07/19 16:33:52    129s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/19 16:33:52    129s] Save Adaptive View Pruning View Names to Binary file
[07/19 16:33:52    129s] Saving PG file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Mon Jul 19 16:33:52 2021)
[07/19 16:33:52    129s] Saving property file checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.prop
[07/19 16:33:52    129s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3440.4M) ***
[07/19 16:33:52    129s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3440.4M) ***
[07/19 16:33:53    129s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3440.4M) ***
[07/19 16:33:53    129s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[07/19 16:33:53    129s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[07/19 16:33:53    129s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3440.4M) ***
[07/19 16:33:53    129s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[07/19 16:33:53    129s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[07/19 16:33:55    129s] Saving rc congestion map checkpoints/design.checkpoint/save.enc.dat/sar_adc_controller.congmap.gz ...
[07/19 16:33:56    129s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[07/19 16:33:56    129s] TAT_INFO: ::saveCongMap REAL = 2 : CPU = 0 : MEM = 0.
[07/19 16:33:56    130s] % Begin Save power constraints data ... (date=07/19 16:33:56, mem=2752.9M)
[07/19 16:33:56    130s] % End Save power constraints data ... (date=07/19 16:33:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2752.9M, current mem=2752.9M)
[07/19 16:33:58    131s] Generated self-contained design save.enc.dat
[07/19 16:33:59    131s] #% End save design ... (date=07/19 16:33:59, total cpu=0:00:01.8, real=0:00:11.0, peak res=2784.8M, current mem=2758.7M)
[07/19 16:33:59    131s] *** Message Summary: 0 warning(s), 0 error(s)
[07/19 16:33:59    131s] 
[07/19 16:33:59    131s] 
[07/19 16:33:59    131s] *** Memory Usage v#2 (Current mem = 3454.773M, initial mem = 267.605M) ***
[07/19 16:33:59    131s] 
[07/19 16:33:59    131s] *** Summary of all messages that are not suppressed in this session:
[07/19 16:33:59    131s] Severity  ID               Count  Summary                                  
[07/19 16:33:59    131s] WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/19 16:33:59    131s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[07/19 16:33:59    131s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[07/19 16:33:59    131s] WARNING   IMPSYC-756           1  Found no cell matching wildcard "%s".    
[07/19 16:33:59    131s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[07/19 16:33:59    131s] WARNING   IMPSP-9532           3  Skipping assigning placement activity po...
[07/19 16:33:59    131s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[07/19 16:33:59    131s] WARNING   IMPOPT-3602          5  The specified path group name %s is not ...
[07/19 16:33:59    131s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[07/19 16:33:59    131s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[07/19 16:33:59    131s] WARNING   TECHLIB-302         24  No function defined for cell '%s'. The c...
[07/19 16:33:59    131s] *** Message Summary: 43 warning(s), 0 error(s)
[07/19 16:33:59    131s] 
[07/19 16:33:59    131s] --- Ending "Innovus" (totcpu=0:02:11, real=0:02:04, mem=3454.8M) ---
