#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x160145970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x160149c60 .scope module, "tb_multi_tpc_gemm" "tb_multi_tpc_gemm" 3 23;
 .timescale -9 -12;
P_0x160819200 .param/l "ADDR_CTRL" 1 3 187, C4<000000000000>;
P_0x160819240 .param/l "ADDR_STATUS" 1 3 188, C4<000000000100>;
P_0x160819280 .param/l "ARRAY_SIZE" 0 3 26, +C4<00000000000000000000000000000100>;
P_0x1608192c0 .param/l "A_BASE" 1 3 212, C4<0000000000000000000000000000000000000000>;
P_0x160819300 .param/l "B_BASE" 1 3 213, C4<0000000000000000000000000001000000000000>;
P_0x160819340 .param/l "CLK" 0 3 25, +C4<00000000000000000000000000001010>;
P_0x160819380 .param/l "C_BASE" 1 3 214, C4<0000000000000000000000000010000000000000>;
P_0x1608193c0 .param/l "DATA_WIDTH" 0 3 30, +C4<00000000000000000000000100000000>;
P_0x160819400 .param/l "DMA_LOAD" 1 3 197, C4<00000001>;
P_0x160819440 .param/l "DMA_STORE" 1 3 198, C4<00000010>;
P_0x160819480 .param/l "MATRIX_SIZE" 0 3 28, +C4<00000000000000000000000000010000>;
P_0x1608194c0 .param/l "NUM_TPCS" 0 3 31, +C4<00000000000000000000000000000100>;
P_0x160819500 .param/l "OP_DMA" 1 3 193, C4<00000011>;
P_0x160819540 .param/l "OP_HALT" 1 3 195, C4<11111111>;
P_0x160819580 .param/l "OP_NOP" 1 3 190, C4<00000000>;
P_0x1608195c0 .param/l "OP_SYNC" 1 3 194, C4<00000100>;
P_0x160819600 .param/l "OP_TENSOR" 1 3 191, C4<00000001>;
P_0x160819640 .param/l "OP_VECTOR" 1 3 192, C4<00000010>;
P_0x160819680 .param/l "SYNC_ALL" 1 3 205, C4<11111111>;
P_0x1608196c0 .param/l "SYNC_DMA" 1 3 204, C4<00000011>;
P_0x160819700 .param/l "SYNC_MXU" 1 3 203, C4<00000001>;
P_0x160819740 .param/l "TILES_PER_DIM" 0 3 29, +C4<00000000000000000000000000000100>;
P_0x160819780 .param/l "TILE_BYTES" 1 3 215, +C4<00000000000000000000000000100000>;
P_0x1608197c0 .param/l "TILE_SIZE" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x160819800 .param/l "VOP_ADD" 1 3 199, C4<00000001>;
P_0x160819840 .param/l "VOP_LOAD" 1 3 200, C4<00110000>;
P_0x160819880 .param/l "VOP_STORE" 1 3 201, C4<00110001>;
v0x6000020ba130_0 .var "a_val", 7 0;
v0x6000020ba1c0_0 .var "actual_val", 31 0;
v0x6000020ba250_0 .var "clk", 0 0;
v0x6000020ba2e0_0 .var/i "errors", 31 0;
v0x6000020ba370_0 .var "expected_val", 31 0;
v0x6000020ba400_0 .var/i "i", 31 0;
v0x6000020ba490_0 .var/i "idx", 31 0;
v0x6000020ba520_0 .net "irq", 0 0, L_0x6000038db250;  1 drivers
v0x6000020ba5b0_0 .var/i "j", 31 0;
v0x6000020ba640_0 .net "m_axi_araddr", 39 0, L_0x6000038c41c0;  1 drivers
L_0x148093f08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000020ba6d0_0 .net "m_axi_arburst", 1 0, L_0x148093f08;  1 drivers
v0x6000020ba760_0 .net "m_axi_arid", 3 0, L_0x6000022d8280;  1 drivers
v0x6000020ba7f0_0 .net "m_axi_arlen", 7 0, L_0x6000038c4230;  1 drivers
v0x6000020ba880_0 .net "m_axi_arready", 0 0, v0x600002114360_0;  1 drivers
L_0x148093ec0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000020ba910_0 .net "m_axi_arsize", 2 0, L_0x148093ec0;  1 drivers
v0x6000020ba9a0_0 .net "m_axi_arvalid", 0 0, L_0x6000038c4150;  1 drivers
v0x6000020baa30_0 .net "m_axi_awaddr", 39 0, L_0x6000038db5d0;  1 drivers
L_0x148093d10 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6000020baac0_0 .net "m_axi_awburst", 1 0, L_0x148093d10;  1 drivers
v0x6000020bab50_0 .net "m_axi_awid", 3 0, L_0x6000022d3de0;  1 drivers
v0x6000020babe0_0 .net "m_axi_awlen", 7 0, L_0x6000038db640;  1 drivers
v0x6000020bac70_0 .net "m_axi_awready", 0 0, v0x600002114750_0;  1 drivers
L_0x148093cc8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000020bad00_0 .net "m_axi_awsize", 2 0, L_0x148093cc8;  1 drivers
v0x6000020bad90_0 .net "m_axi_awvalid", 0 0, L_0x6000038db6b0;  1 drivers
v0x6000020bae20_0 .net "m_axi_bid", 3 0, v0x600002114900_0;  1 drivers
v0x6000020baeb0_0 .net "m_axi_bready", 0 0, L_0x6000038c40e0;  1 drivers
v0x6000020baf40_0 .net "m_axi_bresp", 1 0, v0x600002114a20_0;  1 drivers
v0x6000020bafd0_0 .net "m_axi_bvalid", 0 0, v0x600002114ab0_0;  1 drivers
v0x6000020bb060_0 .net "m_axi_rdata", 255 0, v0x600002114b40_0;  1 drivers
v0x6000020bb0f0_0 .net "m_axi_rid", 3 0, v0x600002114bd0_0;  1 drivers
v0x6000020bb180_0 .net "m_axi_rlast", 0 0, v0x600002114c60_0;  1 drivers
v0x6000020bb210_0 .net "m_axi_rready", 0 0, L_0x6000038c42a0;  1 drivers
v0x6000020bb2a0_0 .net "m_axi_rresp", 1 0, v0x600002114d80_0;  1 drivers
v0x6000020bb330_0 .net "m_axi_rvalid", 0 0, v0x600002114e10_0;  1 drivers
v0x6000020bb3c0_0 .net "m_axi_wdata", 255 0, L_0x6000038c4000;  1 drivers
v0x6000020bb450_0 .net "m_axi_wlast", 0 0, L_0x6000022d80a0;  1 drivers
v0x6000020bb4e0_0 .net "m_axi_wready", 0 0, v0x600002114fc0_0;  1 drivers
L_0x148093da0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000020bb570_0 .net "m_axi_wstrb", 31 0, L_0x148093da0;  1 drivers
v0x6000020bb600_0 .net "m_axi_wvalid", 0 0, L_0x6000038c4070;  1 drivers
v0x6000020bb690_0 .var "rdata", 31 0;
v0x6000020bb720_0 .var "result", 255 0;
v0x6000020bb7b0_0 .var "rst_n", 0 0;
v0x6000020bb840_0 .var "s_axi_ctrl_araddr", 11 0;
v0x6000020bb8d0_0 .net "s_axi_ctrl_arready", 0 0, L_0x6000038db020;  1 drivers
v0x6000020bb960_0 .var "s_axi_ctrl_arvalid", 0 0;
v0x6000020bb9f0_0 .var "s_axi_ctrl_awaddr", 11 0;
v0x6000020bba80_0 .net "s_axi_ctrl_awready", 0 0, L_0x6000038daed0;  1 drivers
v0x6000020bbb10_0 .var "s_axi_ctrl_awvalid", 0 0;
v0x6000020bbba0_0 .var "s_axi_ctrl_bready", 0 0;
L_0x148093b60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020bbc30_0 .net "s_axi_ctrl_bresp", 1 0, L_0x148093b60;  1 drivers
v0x6000020bbcc0_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x6000038dafb0;  1 drivers
v0x6000020bbd50_0 .net "s_axi_ctrl_rdata", 31 0, L_0x6000038db090;  1 drivers
v0x6000020bbde0_0 .var "s_axi_ctrl_rready", 0 0;
L_0x148093ba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020bbe70_0 .net "s_axi_ctrl_rresp", 1 0, L_0x148093ba8;  1 drivers
v0x6000020bbf00_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x6000038db100;  1 drivers
v0x6000020a4000_0 .var "s_axi_ctrl_wdata", 31 0;
v0x6000020a4090_0 .net "s_axi_ctrl_wready", 0 0, L_0x6000038daf40;  1 drivers
v0x6000020a4120_0 .var "s_axi_ctrl_wstrb", 3 0;
v0x6000020a41b0_0 .var "s_axi_ctrl_wvalid", 0 0;
v0x6000020a4240_0 .var "success", 0 0;
v0x6000020a42d0_0 .var "tile_data", 255 0;
v0x6000020a4360_0 .var/i "timeout", 31 0;
S_0x160149300 .scope module, "axi_mem" "axi_memory_model" 3 164, 4 16 0, S_0x160149c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "s_axi_awid";
    .port_info 3 /INPUT 40 "s_axi_awaddr";
    .port_info 4 /INPUT 8 "s_axi_awlen";
    .port_info 5 /INPUT 3 "s_axi_awsize";
    .port_info 6 /INPUT 2 "s_axi_awburst";
    .port_info 7 /INPUT 1 "s_axi_awvalid";
    .port_info 8 /OUTPUT 1 "s_axi_awready";
    .port_info 9 /INPUT 256 "s_axi_wdata";
    .port_info 10 /INPUT 32 "s_axi_wstrb";
    .port_info 11 /INPUT 1 "s_axi_wlast";
    .port_info 12 /INPUT 1 "s_axi_wvalid";
    .port_info 13 /OUTPUT 1 "s_axi_wready";
    .port_info 14 /OUTPUT 4 "s_axi_bid";
    .port_info 15 /OUTPUT 2 "s_axi_bresp";
    .port_info 16 /OUTPUT 1 "s_axi_bvalid";
    .port_info 17 /INPUT 1 "s_axi_bready";
    .port_info 18 /INPUT 4 "s_axi_arid";
    .port_info 19 /INPUT 40 "s_axi_araddr";
    .port_info 20 /INPUT 8 "s_axi_arlen";
    .port_info 21 /INPUT 3 "s_axi_arsize";
    .port_info 22 /INPUT 2 "s_axi_arburst";
    .port_info 23 /INPUT 1 "s_axi_arvalid";
    .port_info 24 /OUTPUT 1 "s_axi_arready";
    .port_info 25 /OUTPUT 4 "s_axi_rid";
    .port_info 26 /OUTPUT 256 "s_axi_rdata";
    .port_info 27 /OUTPUT 2 "s_axi_rresp";
    .port_info 28 /OUTPUT 1 "s_axi_rlast";
    .port_info 29 /OUTPUT 1 "s_axi_rvalid";
    .port_info 30 /INPUT 1 "s_axi_rready";
P_0x160813e00 .param/l "AXI_ADDR_WIDTH" 0 4 17, +C4<00000000000000000000000000101000>;
P_0x160813e40 .param/l "AXI_DATA_WIDTH" 0 4 18, +C4<00000000000000000000000100000000>;
P_0x160813e80 .param/l "AXI_ID_WIDTH" 0 4 19, +C4<00000000000000000000000000000100>;
P_0x160813ec0 .param/l "BURST_FIXED" 1 4 78, C4<00>;
P_0x160813f00 .param/l "BURST_INCR" 1 4 79, C4<01>;
P_0x160813f40 .param/l "BURST_WRAP" 1 4 80, C4<10>;
P_0x160813f80 .param/l "BYTES_PER_WORD" 1 4 73, +C4<00000000000000000000000000100000>;
P_0x160813fc0 .param/l "MEM_ADDR_BITS" 1 4 75, +C4<00000000000000000000000000001111>;
P_0x160814000 .param/l "MEM_DEPTH" 1 4 74, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000>;
P_0x160814040 .param/l "MEM_SIZE_MB" 0 4 20, +C4<00000000000000000000000000000001>;
P_0x160814080 .param/l "READ_LATENCY" 0 4 21, +C4<00000000000000000000000000000010>;
P_0x1608140c0 .param/l "R_DATA" 1 4 109, C4<10>;
P_0x160814100 .param/l "R_DELAY" 1 4 108, C4<01>;
P_0x160814140 .param/l "R_IDLE" 1 4 107, C4<00>;
P_0x160814180 .param/l "WRITE_LATENCY" 0 4 22, +C4<00000000000000000000000000000001>;
P_0x1608141c0 .param/l "W_DATA" 1 4 91, C4<01>;
P_0x160814200 .param/l "W_IDLE" 1 4 90, C4<00>;
P_0x160814240 .param/l "W_RESP" 1 4 92, C4<10>;
v0x6000021afcc0_0 .net "clk", 0 0, v0x6000020ba250_0;  1 drivers
v0x6000021afd50_0 .var/i "init_i", 31 0;
v0x6000021afde0 .array "mem", 32767 0, 255 0;
v0x6000021afe70_0 .var "r_addr", 39 0;
v0x6000021aff00_0 .var "r_burst", 1 0;
v0x60000218f3c0_0 .var "r_cnt", 7 0;
v0x60000218f330_0 .var "r_delay_cnt", 3 0;
v0x6000021c03f0_0 .var "r_id", 3 0;
v0x6000021c0360_0 .var "r_len", 7 0;
v0x6000021fb720_0 .net "r_mem_addr", 14 0, L_0x6000022d8780;  1 drivers
v0x6000021fb690_0 .var "r_size", 2 0;
v0x600002114000_0 .var "r_state", 1 0;
v0x600002114090_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  1 drivers
v0x600002114120_0 .net "s_axi_araddr", 39 0, L_0x6000038c41c0;  alias, 1 drivers
v0x6000021141b0_0 .net "s_axi_arburst", 1 0, L_0x148093f08;  alias, 1 drivers
v0x600002114240_0 .net "s_axi_arid", 3 0, L_0x6000022d8280;  alias, 1 drivers
v0x6000021142d0_0 .net "s_axi_arlen", 7 0, L_0x6000038c4230;  alias, 1 drivers
v0x600002114360_0 .var "s_axi_arready", 0 0;
v0x6000021143f0_0 .net "s_axi_arsize", 2 0, L_0x148093ec0;  alias, 1 drivers
v0x600002114480_0 .net "s_axi_arvalid", 0 0, L_0x6000038c4150;  alias, 1 drivers
v0x600002114510_0 .net "s_axi_awaddr", 39 0, L_0x6000038db5d0;  alias, 1 drivers
v0x6000021145a0_0 .net "s_axi_awburst", 1 0, L_0x148093d10;  alias, 1 drivers
v0x600002114630_0 .net "s_axi_awid", 3 0, L_0x6000022d3de0;  alias, 1 drivers
v0x6000021146c0_0 .net "s_axi_awlen", 7 0, L_0x6000038db640;  alias, 1 drivers
v0x600002114750_0 .var "s_axi_awready", 0 0;
v0x6000021147e0_0 .net "s_axi_awsize", 2 0, L_0x148093cc8;  alias, 1 drivers
v0x600002114870_0 .net "s_axi_awvalid", 0 0, L_0x6000038db6b0;  alias, 1 drivers
v0x600002114900_0 .var "s_axi_bid", 3 0;
v0x600002114990_0 .net "s_axi_bready", 0 0, L_0x6000038c40e0;  alias, 1 drivers
v0x600002114a20_0 .var "s_axi_bresp", 1 0;
v0x600002114ab0_0 .var "s_axi_bvalid", 0 0;
v0x600002114b40_0 .var "s_axi_rdata", 255 0;
v0x600002114bd0_0 .var "s_axi_rid", 3 0;
v0x600002114c60_0 .var "s_axi_rlast", 0 0;
v0x600002114cf0_0 .net "s_axi_rready", 0 0, L_0x6000038c42a0;  alias, 1 drivers
v0x600002114d80_0 .var "s_axi_rresp", 1 0;
v0x600002114e10_0 .var "s_axi_rvalid", 0 0;
v0x600002114ea0_0 .net "s_axi_wdata", 255 0, L_0x6000038c4000;  alias, 1 drivers
v0x600002114f30_0 .net "s_axi_wlast", 0 0, L_0x6000022d80a0;  alias, 1 drivers
v0x600002114fc0_0 .var "s_axi_wready", 0 0;
v0x600002115050_0 .net "s_axi_wstrb", 31 0, L_0x148093da0;  alias, 1 drivers
v0x6000021150e0_0 .net "s_axi_wvalid", 0 0, L_0x6000038c4070;  alias, 1 drivers
v0x600002115170_0 .var "w_addr", 39 0;
v0x600002115200_0 .var "w_burst", 1 0;
v0x600002115290_0 .var "w_cnt", 7 0;
v0x600002115320_0 .var "w_id", 3 0;
v0x6000021153b0_0 .var "w_len", 7 0;
v0x600002115440_0 .net "w_mem_addr", 14 0, L_0x6000022d86e0;  1 drivers
v0x6000021154d0_0 .var "w_size", 2 0;
v0x600002115560_0 .var "w_state", 1 0;
E_0x6000009f5080 .event posedge, v0x6000021afcc0_0;
E_0x6000009f50c0/0 .event negedge, v0x600002114090_0;
E_0x6000009f50c0/1 .event posedge, v0x6000021afcc0_0;
E_0x6000009f50c0 .event/or E_0x6000009f50c0/0, E_0x6000009f50c0/1;
L_0x6000022d86e0 .part v0x600002115170_0, 5, 15;
L_0x6000022d8780 .part v0x6000021afe70_0, 5, 15;
S_0x160116920 .scope begin, "$unm_blk_219" "$unm_blk_219" 4 195, 4 195 0, S_0x160149300;
 .timescale -9 -12;
v0x6000021ac750_0 .var/i "i", 31 0;
S_0x160140780 .scope function.vec4.s40, "next_addr" "next_addr" 4 125, 4 125 0, S_0x160149300;
 .timescale -9 -12;
v0x6000021af840_0 .var "addr", 39 0;
v0x6000021af8d0_0 .var "burst", 1 0;
v0x6000021af960_0 .var "cnt", 7 0;
v0x6000021af9f0_0 .var "incr", 39 0;
v0x6000021afa80_0 .var "len", 7 0;
; Variable next_addr is vec4 return value of scope S_0x160140780
v0x6000021afba0_0 .var "size", 2 0;
v0x6000021afc30_0 .var "wrap_mask", 39 0;
TD_tb_multi_tpc_gemm.axi_mem.next_addr ;
    %pushi/vec4 1, 0, 40;
    %ix/getv 4, v0x6000021afba0_0;
    %shiftl 4;
    %store/vec4 v0x6000021af9f0_0, 0, 40;
    %load/vec4 v0x6000021af8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %load/vec4 v0x6000021af840_0;
    %load/vec4 v0x6000021af9f0_0;
    %add;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x6000021af840_0;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x6000021af840_0;
    %load/vec4 v0x6000021af9f0_0;
    %add;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x6000021afa80_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %ix/getv 4, v0x6000021afba0_0;
    %shiftl 4;
    %subi 1, 0, 40;
    %store/vec4 v0x6000021afc30_0, 0, 40;
    %load/vec4 v0x6000021af840_0;
    %load/vec4 v0x6000021afc30_0;
    %inv;
    %and;
    %load/vec4 v0x6000021af840_0;
    %load/vec4 v0x6000021af9f0_0;
    %add;
    %load/vec4 v0x6000021afc30_0;
    %and;
    %or;
    %ret/vec4 0, 0, 40;  Assign to next_addr (store_vec4_to_lval)
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %end;
S_0x1601160a0 .scope task, "axi_read" "axi_read" 3 240, 3 240 0, S_0x160149c60;
 .timescale -9 -12;
v0x6000021155f0_0 .var "addr", 11 0;
E_0x6000009f5140 .event negedge, v0x6000021afcc0_0;
TD_tb_multi_tpc_gemm.axi_read ;
    %wait E_0x6000009f5140;
    %load/vec4 v0x6000021155f0_0;
    %store/vec4 v0x6000020bb840_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020bb960_0, 0, 1;
    %wait E_0x6000009f5080;
T_1.5 ;
    %load/vec4 v0x6000020bb8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.6, 8;
    %wait E_0x6000009f5080;
    %jmp T_1.5;
T_1.6 ;
    %wait E_0x6000009f5140;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020bb960_0, 0, 1;
T_1.7 ;
    %load/vec4 v0x6000020bbf00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.8, 8;
    %wait E_0x6000009f5080;
    %jmp T_1.7;
T_1.8 ;
    %load/vec4 v0x6000020bbd50_0;
    %store/vec4 v0x6000020bb690_0, 0, 32;
    %wait E_0x6000009f5080;
    %end;
S_0x16013bf30 .scope task, "axi_write" "axi_write" 3 223, 3 223 0, S_0x160149c60;
 .timescale -9 -12;
v0x600002115680_0 .var "addr", 11 0;
v0x600002115710_0 .var "data", 31 0;
TD_tb_multi_tpc_gemm.axi_write ;
    %wait E_0x6000009f5140;
    %load/vec4 v0x600002115680_0;
    %store/vec4 v0x6000020bb9f0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020bbb10_0, 0, 1;
    %load/vec4 v0x600002115710_0;
    %store/vec4 v0x6000020a4000_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020a41b0_0, 0, 1;
    %wait E_0x6000009f5080;
T_2.9 ;
    %load/vec4 v0x6000020bba80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_2.11, 8;
    %load/vec4 v0x6000020a4090_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.11;
    %jmp/0xz T_2.10, 8;
    %wait E_0x6000009f5080;
    %jmp T_2.9;
T_2.10 ;
    %wait E_0x6000009f5140;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020bbb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020a41b0_0, 0, 1;
T_2.12 ;
    %load/vec4 v0x6000020bbcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.13, 8;
    %wait E_0x6000009f5080;
    %jmp T_2.12;
T_2.13 ;
    %wait E_0x6000009f5080;
    %end;
S_0x1601398e0 .scope module, "dut" "tensor_accelerator_top" 3 101, 5 12 0, S_0x160149c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_ctrl_awaddr";
    .port_info 3 /INPUT 1 "s_axi_ctrl_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_ctrl_awready";
    .port_info 5 /INPUT 32 "s_axi_ctrl_wdata";
    .port_info 6 /INPUT 4 "s_axi_ctrl_wstrb";
    .port_info 7 /INPUT 1 "s_axi_ctrl_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_ctrl_wready";
    .port_info 9 /OUTPUT 2 "s_axi_ctrl_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_ctrl_bvalid";
    .port_info 11 /INPUT 1 "s_axi_ctrl_bready";
    .port_info 12 /INPUT 12 "s_axi_ctrl_araddr";
    .port_info 13 /INPUT 1 "s_axi_ctrl_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_ctrl_arready";
    .port_info 15 /OUTPUT 32 "s_axi_ctrl_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_ctrl_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_ctrl_rvalid";
    .port_info 18 /INPUT 1 "s_axi_ctrl_rready";
    .port_info 19 /OUTPUT 4 "m_axi_awid";
    .port_info 20 /OUTPUT 40 "m_axi_awaddr";
    .port_info 21 /OUTPUT 8 "m_axi_awlen";
    .port_info 22 /OUTPUT 3 "m_axi_awsize";
    .port_info 23 /OUTPUT 2 "m_axi_awburst";
    .port_info 24 /OUTPUT 1 "m_axi_awvalid";
    .port_info 25 /INPUT 1 "m_axi_awready";
    .port_info 26 /OUTPUT 256 "m_axi_wdata";
    .port_info 27 /OUTPUT 32 "m_axi_wstrb";
    .port_info 28 /OUTPUT 1 "m_axi_wlast";
    .port_info 29 /OUTPUT 1 "m_axi_wvalid";
    .port_info 30 /INPUT 1 "m_axi_wready";
    .port_info 31 /INPUT 4 "m_axi_bid";
    .port_info 32 /INPUT 2 "m_axi_bresp";
    .port_info 33 /INPUT 1 "m_axi_bvalid";
    .port_info 34 /OUTPUT 1 "m_axi_bready";
    .port_info 35 /OUTPUT 4 "m_axi_arid";
    .port_info 36 /OUTPUT 40 "m_axi_araddr";
    .port_info 37 /OUTPUT 8 "m_axi_arlen";
    .port_info 38 /OUTPUT 3 "m_axi_arsize";
    .port_info 39 /OUTPUT 2 "m_axi_arburst";
    .port_info 40 /OUTPUT 1 "m_axi_arvalid";
    .port_info 41 /INPUT 1 "m_axi_arready";
    .port_info 42 /INPUT 4 "m_axi_rid";
    .port_info 43 /INPUT 256 "m_axi_rdata";
    .port_info 44 /INPUT 2 "m_axi_rresp";
    .port_info 45 /INPUT 1 "m_axi_rlast";
    .port_info 46 /INPUT 1 "m_axi_rvalid";
    .port_info 47 /OUTPUT 1 "m_axi_rready";
    .port_info 48 /OUTPUT 1 "irq";
P_0x160814a00 .param/l "ACC_WIDTH" 0 5 21, +C4<00000000000000000000000000100000>;
P_0x160814a40 .param/l "ARRAY_SIZE" 0 5 19, +C4<00000000000000000000000000000100>;
P_0x160814a80 .param/l "AXI_ADDR_W" 0 5 34, +C4<00000000000000000000000000101000>;
P_0x160814ac0 .param/l "AXI_DATA_W" 0 5 35, +C4<00000000000000000000000100000000>;
P_0x160814b00 .param/l "AXI_ID_W" 0 5 36, +C4<00000000000000000000000000000100>;
P_0x160814b40 .param/l "CTRL_ADDR_W" 0 5 39, +C4<00000000000000000000000000001100>;
P_0x160814b80 .param/l "CTRL_DATA_W" 0 5 40, +C4<00000000000000000000000000100000>;
P_0x160814bc0 .param/l "DATA_WIDTH" 0 5 20, +C4<00000000000000000000000000001000>;
P_0x160814c00 .param/l "GRID_X" 0 5 14, +C4<00000000000000000000000000000010>;
P_0x160814c40 .param/l "GRID_Y" 0 5 15, +C4<00000000000000000000000000000010>;
P_0x160814c80 .param/l "NUM_TPCS" 0 5 16, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x160814cc0 .param/l "SRAM_ADDR_W" 0 5 31, +C4<00000000000000000000000000010100>;
P_0x160814d00 .param/l "SRAM_BANKS" 0 5 28, +C4<00000000000000000000000000000100>;
P_0x160814d40 .param/l "SRAM_DEPTH" 0 5 29, +C4<00000000000000000000000100000000>;
P_0x160814d80 .param/l "SRAM_WIDTH" 0 5 30, +C4<00000000000000000000000100000000>;
P_0x160814dc0 .param/l "VPU_DATA_W" 0 5 25, +C4<00000000000000000000000000010000>;
P_0x160814e00 .param/l "VPU_LANES" 0 5 24, +C4<00000000000000000000000000010000>;
v0x60000211c630_0 .array/port v0x60000211c630, 0;
L_0x6000038db2c0 .functor BUFZ 20, v0x60000211c630_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x60000211c630_1 .array/port v0x60000211c630, 1;
L_0x6000038db330 .functor BUFZ 20, v0x60000211c630_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x60000211c630_2 .array/port v0x60000211c630, 2;
L_0x6000038db3a0 .functor BUFZ 20, v0x60000211c630_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x60000211c630_3 .array/port v0x60000211c630, 3;
L_0x6000038db410 .functor BUFZ 20, v0x60000211c630_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000038db480 .functor BUFZ 4, L_0x6000022d1360, C4<0000>, C4<0000>, C4<0000>;
L_0x6000038db4f0 .functor BUFZ 4, L_0x6000022d0f00, C4<0000>, C4<0000>, C4<0000>;
L_0x6000038db560 .functor OR 4, L_0x6000038db480, L_0x6000038db4f0, C4<0000>, C4<0000>;
L_0x6000038db5d0 .functor BUFZ 40, L_0x6000022d3e80, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000038db640 .functor BUFZ 8, L_0x6000022dc000, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000038db6b0 .functor AND 1, v0x6000020bd320_0, L_0x6000022dc140, C4<1>, C4<1>;
L_0x6000038c4000 .functor BUFZ 256, L_0x6000022dc1e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038c4070 .functor AND 1, v0x6000020bd320_0, L_0x6000022d8140, C4<1>, C4<1>;
L_0x6000038c40e0 .functor AND 1, v0x6000020bd320_0, L_0x6000022d81e0, C4<1>, C4<1>;
L_0x6000038c41c0 .functor BUFZ 40, L_0x6000022d8320, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000038c4230 .functor BUFZ 8, L_0x6000022d8460, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000038c4150 .functor AND 1, v0x6000020bd320_0, L_0x6000022d85a0, C4<1>, C4<1>;
L_0x6000038c42a0 .functor AND 1, v0x6000020bd320_0, L_0x6000022d8640, C4<1>, C4<1>;
L_0x148093bf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020bc5a0_0 .net *"_ivl_226", 1 0, L_0x148093bf0;  1 drivers
v0x6000020bc630_0 .net *"_ivl_227", 39 0, L_0x6000022d3e80;  1 drivers
v0x6000020bc6c0_0 .net *"_ivl_229", 3 0, L_0x6000022d3f20;  1 drivers
L_0x148093c38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020bc750_0 .net *"_ivl_232", 1 0, L_0x148093c38;  1 drivers
v0x6000020bc7e0_0 .net *"_ivl_235", 7 0, L_0x6000022dc000;  1 drivers
v0x6000020bc870_0 .net *"_ivl_237", 3 0, L_0x6000022dc0a0;  1 drivers
L_0x148093c80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020bc900_0 .net *"_ivl_240", 1 0, L_0x148093c80;  1 drivers
v0x6000020bc990_0 .net *"_ivl_248", 0 0, L_0x6000022dc140;  1 drivers
v0x6000020bca20_0 .net *"_ivl_251", 255 0, L_0x6000022dc1e0;  1 drivers
v0x6000020bcab0_0 .net *"_ivl_253", 3 0, L_0x6000022d8000;  1 drivers
L_0x148093d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020bcb40_0 .net *"_ivl_256", 1 0, L_0x148093d58;  1 drivers
v0x6000020bcbd0_0 .net *"_ivl_264", 0 0, L_0x6000022d8140;  1 drivers
v0x6000020bcc60_0 .net *"_ivl_268", 0 0, L_0x6000022d81e0;  1 drivers
L_0x148093de8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020bccf0_0 .net *"_ivl_274", 1 0, L_0x148093de8;  1 drivers
v0x6000020bcd80_0 .net *"_ivl_275", 39 0, L_0x6000022d8320;  1 drivers
v0x6000020bce10_0 .net *"_ivl_277", 3 0, L_0x6000022d83c0;  1 drivers
L_0x148093e30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020bcea0_0 .net *"_ivl_280", 1 0, L_0x148093e30;  1 drivers
v0x6000020bcf30_0 .net *"_ivl_283", 7 0, L_0x6000022d8460;  1 drivers
v0x6000020bcfc0_0 .net *"_ivl_285", 3 0, L_0x6000022d8500;  1 drivers
L_0x148093e78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020bd050_0 .net *"_ivl_288", 1 0, L_0x148093e78;  1 drivers
v0x6000020bd0e0_0 .net *"_ivl_296", 0 0, L_0x6000022d85a0;  1 drivers
v0x6000020bd170_0 .net *"_ivl_300", 0 0, L_0x6000022d8640;  1 drivers
v0x6000020bd200_0 .var "active_tpc", 1 0;
v0x6000020bd290_0 .net "any_pending", 0 0, L_0x6000022d3d40;  1 drivers
v0x6000020bd320_0 .var "axi_transaction_active", 0 0;
v0x6000020bd3b0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000020bd440_0 .net "global_sync", 0 0, L_0x6000038db170;  1 drivers
v0x6000020bd4d0_0 .net "irq", 0 0, L_0x6000038db250;  alias, 1 drivers
v0x6000020bd560_0 .net "m_axi_araddr", 39 0, L_0x6000038c41c0;  alias, 1 drivers
v0x6000020bd5f0_0 .net "m_axi_arburst", 1 0, L_0x148093f08;  alias, 1 drivers
v0x6000020bd680_0 .net "m_axi_arid", 3 0, L_0x6000022d8280;  alias, 1 drivers
v0x6000020bd710_0 .net "m_axi_arlen", 7 0, L_0x6000038c4230;  alias, 1 drivers
v0x6000020bd7a0_0 .net "m_axi_arready", 0 0, v0x600002114360_0;  alias, 1 drivers
v0x6000020bd830_0 .net "m_axi_arsize", 2 0, L_0x148093ec0;  alias, 1 drivers
v0x6000020bd8c0_0 .net "m_axi_arvalid", 0 0, L_0x6000038c4150;  alias, 1 drivers
v0x6000020bd950_0 .net "m_axi_awaddr", 39 0, L_0x6000038db5d0;  alias, 1 drivers
v0x6000020bd9e0_0 .net "m_axi_awburst", 1 0, L_0x148093d10;  alias, 1 drivers
v0x6000020bda70_0 .net "m_axi_awid", 3 0, L_0x6000022d3de0;  alias, 1 drivers
v0x6000020bdb00_0 .net "m_axi_awlen", 7 0, L_0x6000038db640;  alias, 1 drivers
v0x6000020bdb90_0 .net "m_axi_awready", 0 0, v0x600002114750_0;  alias, 1 drivers
v0x6000020bdc20_0 .net "m_axi_awsize", 2 0, L_0x148093cc8;  alias, 1 drivers
v0x6000020bdcb0_0 .net "m_axi_awvalid", 0 0, L_0x6000038db6b0;  alias, 1 drivers
v0x6000020bdd40_0 .net "m_axi_bid", 3 0, v0x600002114900_0;  alias, 1 drivers
v0x6000020bddd0_0 .net "m_axi_bready", 0 0, L_0x6000038c40e0;  alias, 1 drivers
v0x6000020bde60_0 .net "m_axi_bresp", 1 0, v0x600002114a20_0;  alias, 1 drivers
v0x6000020bdef0_0 .net "m_axi_bvalid", 0 0, v0x600002114ab0_0;  alias, 1 drivers
v0x6000020bdf80_0 .net "m_axi_rdata", 255 0, v0x600002114b40_0;  alias, 1 drivers
v0x6000020be010_0 .net "m_axi_rid", 3 0, v0x600002114bd0_0;  alias, 1 drivers
v0x6000020be0a0_0 .net "m_axi_rlast", 0 0, v0x600002114c60_0;  alias, 1 drivers
v0x6000020be130_0 .net "m_axi_rready", 0 0, L_0x6000038c42a0;  alias, 1 drivers
v0x6000020be1c0_0 .net "m_axi_rresp", 1 0, v0x600002114d80_0;  alias, 1 drivers
v0x6000020be250_0 .net "m_axi_rvalid", 0 0, v0x600002114e10_0;  alias, 1 drivers
v0x6000020be2e0_0 .net "m_axi_wdata", 255 0, L_0x6000038c4000;  alias, 1 drivers
v0x6000020be370_0 .net "m_axi_wlast", 0 0, L_0x6000022d80a0;  alias, 1 drivers
v0x6000020be400_0 .net "m_axi_wready", 0 0, v0x600002114fc0_0;  alias, 1 drivers
v0x6000020be490_0 .net "m_axi_wstrb", 31 0, L_0x148093da0;  alias, 1 drivers
v0x6000020be520_0 .net "m_axi_wvalid", 0 0, L_0x6000038c4070;  alias, 1 drivers
v0x6000020be5b0_0 .var "next_tpc", 1 0;
L_0x14808ab18 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020be640 .array "noc_rx_addr", 3 0;
v0x6000020be640_0 .net v0x6000020be640 0, 19 0, L_0x14808ab18; 1 drivers
L_0x14808d6f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020be640_1 .net v0x6000020be640 1, 19 0, L_0x14808d6f8; 1 drivers
L_0x1480902d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020be640_2 .net v0x6000020be640 2, 19 0, L_0x1480902d8; 1 drivers
L_0x148092eb8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020be640_3 .net v0x6000020be640 3, 19 0, L_0x148092eb8; 1 drivers
L_0x14808aad0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020be6d0 .array "noc_rx_data", 3 0;
v0x6000020be6d0_0 .net v0x6000020be6d0 0, 255 0, L_0x14808aad0; 1 drivers
L_0x14808d6b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020be6d0_1 .net v0x6000020be6d0 1, 255 0, L_0x14808d6b0; 1 drivers
L_0x148090290 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020be6d0_2 .net v0x6000020be6d0 2, 255 0, L_0x148090290; 1 drivers
L_0x148092e70 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020be6d0_3 .net v0x6000020be6d0 3, 255 0, L_0x148092e70; 1 drivers
v0x6000020be760_0 .net "noc_rx_is_instr", 3 0, L_0x6000022d1720;  1 drivers
v0x6000020be7f0_0 .net "noc_rx_ready", 3 0, L_0x6000022d0dc0;  1 drivers
v0x6000020be880_0 .net "noc_rx_valid", 3 0, L_0x6000022d1680;  1 drivers
v0x6000020be910_0 .net "pending", 3 0, L_0x6000038db560;  1 drivers
v0x6000020be9a0_0 .net "pending_read", 3 0, L_0x6000038db480;  1 drivers
v0x6000020bea30_0 .net "pending_write", 3 0, L_0x6000038db4f0;  1 drivers
v0x6000020beac0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000020beb50_0 .net "s_axi_ctrl_araddr", 11 0, v0x6000020bb840_0;  1 drivers
v0x6000020bebe0_0 .net "s_axi_ctrl_arready", 0 0, L_0x6000038db020;  alias, 1 drivers
v0x6000020bec70_0 .net "s_axi_ctrl_arvalid", 0 0, v0x6000020bb960_0;  1 drivers
v0x6000020bed00_0 .net "s_axi_ctrl_awaddr", 11 0, v0x6000020bb9f0_0;  1 drivers
v0x6000020bed90_0 .net "s_axi_ctrl_awready", 0 0, L_0x6000038daed0;  alias, 1 drivers
v0x6000020bee20_0 .net "s_axi_ctrl_awvalid", 0 0, v0x6000020bbb10_0;  1 drivers
v0x6000020beeb0_0 .net "s_axi_ctrl_bready", 0 0, v0x6000020bbba0_0;  1 drivers
v0x6000020bef40_0 .net "s_axi_ctrl_bresp", 1 0, L_0x148093b60;  alias, 1 drivers
v0x6000020befd0_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x6000038dafb0;  alias, 1 drivers
v0x6000020bf060_0 .net "s_axi_ctrl_rdata", 31 0, L_0x6000038db090;  alias, 1 drivers
v0x6000020bf0f0_0 .net "s_axi_ctrl_rready", 0 0, v0x6000020bbde0_0;  1 drivers
v0x6000020bf180_0 .net "s_axi_ctrl_rresp", 1 0, L_0x148093ba8;  alias, 1 drivers
v0x6000020bf210_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x6000038db100;  alias, 1 drivers
v0x6000020bf2a0_0 .net "s_axi_ctrl_wdata", 31 0, v0x6000020a4000_0;  1 drivers
v0x6000020bf330_0 .net "s_axi_ctrl_wready", 0 0, L_0x6000038daf40;  alias, 1 drivers
v0x6000020bf3c0_0 .net "s_axi_ctrl_wstrb", 3 0, v0x6000020a4120_0;  1 drivers
v0x6000020bf450_0 .net "s_axi_ctrl_wvalid", 0 0, v0x6000020a41b0_0;  1 drivers
v0x6000020bf4e0_0 .net "sync_grant", 3 0, L_0x6000022d3980;  1 drivers
v0x6000020bf570_0 .net "sync_request", 3 0, L_0x6000022d0be0;  1 drivers
v0x6000020bf600 .array "tpc_axi_araddr", 3 0;
v0x6000020bf600_0 .net v0x6000020bf600 0, 39 0, L_0x6000038a60d0; 1 drivers
v0x6000020bf600_1 .net v0x6000020bf600 1, 39 0, L_0x6000038d63e0; 1 drivers
v0x6000020bf600_2 .net v0x6000020bf600 2, 39 0, L_0x6000038d36b0; 1 drivers
v0x6000020bf600_3 .net v0x6000020bf600 3, 39 0, L_0x6000038d89a0; 1 drivers
v0x6000020bf690 .array "tpc_axi_arlen", 3 0;
v0x6000020bf690_0 .net v0x6000020bf690 0, 7 0, L_0x6000038a5b20; 1 drivers
v0x6000020bf690_1 .net v0x6000020bf690 1, 7 0, L_0x6000038d6450; 1 drivers
v0x6000020bf690_2 .net v0x6000020bf690 2, 7 0, L_0x6000038d3720; 1 drivers
v0x6000020bf690_3 .net v0x6000020bf690 3, 7 0, L_0x6000038d8a10; 1 drivers
v0x6000020bf720_0 .net "tpc_axi_arready", 3 0, L_0x6000022d3020;  1 drivers
v0x6000020bf7b0_0 .net "tpc_axi_arvalid", 3 0, L_0x6000022d1360;  1 drivers
v0x6000020bf840 .array "tpc_axi_awaddr", 3 0;
v0x6000020bf840_0 .net v0x6000020bf840 0, 39 0, L_0x6000038a66f0; 1 drivers
v0x6000020bf840_1 .net v0x6000020bf840 1, 39 0, L_0x6000038d6140; 1 drivers
v0x6000020bf840_2 .net v0x6000020bf840 2, 39 0, L_0x6000038d3410; 1 drivers
v0x6000020bf840_3 .net v0x6000020bf840 3, 39 0, L_0x6000038d8700; 1 drivers
v0x6000020bf8d0 .array "tpc_axi_awlen", 3 0;
v0x6000020bf8d0_0 .net v0x6000020bf8d0 0, 7 0, L_0x6000038a7aa0; 1 drivers
v0x6000020bf8d0_1 .net v0x6000020bf8d0 1, 7 0, L_0x6000038d61b0; 1 drivers
v0x6000020bf8d0_2 .net v0x6000020bf8d0 2, 7 0, L_0x6000038d3480; 1 drivers
v0x6000020bf8d0_3 .net v0x6000020bf8d0 3, 7 0, L_0x6000038d8770; 1 drivers
v0x6000020bf960_0 .net "tpc_axi_awready", 3 0, L_0x6000022d2a80;  1 drivers
v0x6000020bf9f0_0 .net "tpc_axi_awvalid", 3 0, L_0x6000022d0f00;  1 drivers
v0x6000020bfa80_0 .net "tpc_axi_bready", 3 0, L_0x6000022d12c0;  1 drivers
v0x6000020bfb10 .array "tpc_axi_bresp", 3 0;
v0x6000020bfb10_0 .net v0x6000020bfb10 0, 1 0, L_0x6000038d8fc0; 1 drivers
v0x6000020bfb10_1 .net v0x6000020bfb10 1, 1 0, L_0x6000038d95e0; 1 drivers
v0x6000020bfb10_2 .net v0x6000020bfb10 2, 1 0, L_0x6000038d9c00; 1 drivers
v0x6000020bfb10_3 .net v0x6000020bfb10 3, 1 0, L_0x6000038da220; 1 drivers
v0x6000020bfba0_0 .net "tpc_axi_bvalid", 3 0, L_0x6000022d2e40;  1 drivers
v0x6000020bfc30 .array "tpc_axi_rdata", 3 0;
v0x6000020bfc30_0 .net v0x6000020bfc30 0, 255 0, L_0x6000038d91f0; 1 drivers
v0x6000020bfc30_1 .net v0x6000020bfc30 1, 255 0, L_0x6000038d9810; 1 drivers
v0x6000020bfc30_2 .net v0x6000020bfc30 2, 255 0, L_0x6000038d9e30; 1 drivers
v0x6000020bfc30_3 .net v0x6000020bfc30 3, 255 0, L_0x6000038da450; 1 drivers
v0x6000020bfcc0_0 .net "tpc_axi_rlast", 3 0, L_0x6000022d3200;  1 drivers
v0x6000020bfd50_0 .net "tpc_axi_rready", 3 0, L_0x6000022d15e0;  1 drivers
v0x6000020bfde0_0 .net "tpc_axi_rvalid", 3 0, L_0x6000022d32a0;  1 drivers
v0x6000020bfe70 .array "tpc_axi_wdata", 3 0;
v0x6000020bfe70_0 .net v0x6000020bfe70 0, 255 0, L_0x6000038a76b0; 1 drivers
v0x6000020bfe70_1 .net v0x6000020bfe70 1, 255 0, L_0x6000038d6290; 1 drivers
v0x6000020bfe70_2 .net v0x6000020bfe70 2, 255 0, L_0x6000038d3560; 1 drivers
v0x6000020bfe70_3 .net v0x6000020bfe70 3, 255 0, L_0x6000038d8850; 1 drivers
v0x6000020bff00_0 .net "tpc_axi_wlast", 3 0, L_0x6000022d1040;  1 drivers
v0x6000020b8000_0 .net "tpc_axi_wready", 3 0, L_0x6000022d2c60;  1 drivers
v0x6000020b8090_0 .net "tpc_axi_wvalid", 3 0, L_0x6000022d10e0;  1 drivers
v0x6000020b8120_0 .net "tpc_busy", 3 0, L_0x6000022d0a00;  1 drivers
v0x6000020b81b0_0 .net "tpc_done", 3 0, L_0x6000022d0aa0;  1 drivers
v0x6000020b8240_0 .net "tpc_error", 3 0, L_0x6000022d0b40;  1 drivers
v0x6000020b82d0_0 .net "tpc_start", 3 0, L_0x6000022d3840;  1 drivers
v0x6000020b8360 .array "tpc_start_pc", 3 0;
v0x6000020b8360_0 .net v0x6000020b8360 0, 19 0, L_0x6000038db2c0; 1 drivers
v0x6000020b8360_1 .net v0x6000020b8360 1, 19 0, L_0x6000038db330; 1 drivers
v0x6000020b8360_2 .net v0x6000020b8360 2, 19 0, L_0x6000038db3a0; 1 drivers
v0x6000020b8360_3 .net v0x6000020b8360 3, 19 0, L_0x6000038db410; 1 drivers
E_0x6000009f5600 .event anyedge, v0x6000020be910_0;
L_0x6000022821c0 .part L_0x6000022d3840, 0, 1;
L_0x600002283ca0 .part L_0x6000022d3980, 0, 1;
L_0x600002283d40 .part L_0x6000022d1680, 0, 1;
L_0x600002283b60 .part L_0x6000022d1720, 0, 1;
L_0x600002283c00 .part L_0x6000022d2a80, 0, 1;
L_0x600002283a20 .part L_0x6000022d2c60, 0, 1;
L_0x600002283ac0 .part L_0x6000022d2e40, 0, 1;
L_0x600002281e00 .part L_0x6000022d3020, 0, 1;
L_0x600002281ea0 .part L_0x6000022d3200, 0, 1;
L_0x600002281fe0 .part L_0x6000022d32a0, 0, 1;
L_0x6000022bc460 .part L_0x6000022d3840, 1, 1;
L_0x6000022bc500 .part L_0x6000022d3980, 1, 1;
L_0x6000022bc5a0 .part L_0x6000022d1680, 1, 1;
L_0x6000022bc640 .part L_0x6000022d1720, 1, 1;
L_0x6000022bc6e0 .part L_0x6000022d2a80, 1, 1;
L_0x6000022bc780 .part L_0x6000022d2c60, 1, 1;
L_0x6000022bc820 .part L_0x6000022d2e40, 1, 1;
L_0x6000022bc8c0 .part L_0x6000022d3020, 1, 1;
L_0x6000022bc960 .part L_0x6000022d3200, 1, 1;
L_0x6000022bcaa0 .part L_0x6000022d32a0, 1, 1;
L_0x6000022a2760 .part L_0x6000022d3840, 2, 1;
L_0x6000022a2800 .part L_0x6000022d3980, 2, 1;
L_0x6000022a28a0 .part L_0x6000022d1680, 2, 1;
L_0x6000022a2940 .part L_0x6000022d1720, 2, 1;
L_0x6000022a29e0 .part L_0x6000022d2a80, 2, 1;
L_0x6000022a2a80 .part L_0x6000022d2c60, 2, 1;
L_0x6000022a2b20 .part L_0x6000022d2e40, 2, 1;
L_0x6000022a2bc0 .part L_0x6000022d3020, 2, 1;
L_0x6000022a2c60 .part L_0x6000022d3200, 2, 1;
L_0x6000022a2d00 .part L_0x6000022d32a0, 2, 1;
L_0x6000022d0960 .part L_0x6000022d3840, 3, 1;
L_0x6000022d0a00 .concat8 [ 1 1 1 1], L_0x6000038bebc0, L_0x6000038ae140, L_0x6000038d6df0, L_0x6000038dc0e0;
L_0x6000022d0aa0 .concat8 [ 1 1 1 1], v0x600002118630_0, v0x6000021205a0_0, v0x600002148510_0, v0x600002090480_0;
L_0x6000022d0b40 .concat8 [ 1 1 1 1], v0x600002118750_0, v0x6000021206c0_0, v0x600002148630_0, v0x6000020905a0_0;
L_0x6000022d0be0 .concat8 [ 1 1 1 1], v0x6000021199e0_0, v0x600002121950_0, v0x6000021498c0_0, v0x600002091830_0;
L_0x6000022d0c80 .part L_0x6000022d3980, 3, 1;
L_0x6000022d0d20 .part L_0x6000022d1680, 3, 1;
L_0x6000022d0dc0 .concat8 [ 1 1 1 1], L_0x600002282300, L_0x6000022bc320, L_0x6000022a2620, L_0x6000022d0820;
L_0x6000022d0e60 .part L_0x6000022d1720, 3, 1;
L_0x6000022d0f00 .concat8 [ 1 1 1 1], v0x60000211cfc0_0, v0x600002124f30_0, v0x60000214cea0_0, v0x600002094e10_0;
L_0x6000022d0fa0 .part L_0x6000022d2a80, 3, 1;
L_0x6000022d1040 .concat8 [ 1 1 1 1], v0x60000211d680_0, v0x6000021255f0_0, v0x60000214d560_0, v0x6000020954d0_0;
L_0x6000022d10e0 .concat8 [ 1 1 1 1], v0x60000211d830_0, v0x6000021257a0_0, v0x60000214d710_0, v0x600002095680_0;
L_0x6000022d1180 .part L_0x6000022d2c60, 3, 1;
L_0x6000022d1220 .part L_0x6000022d2e40, 3, 1;
L_0x14808a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14808d548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x148090128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x148092d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x6000022d12c0 .concat8 [ 1 1 1 1], L_0x14808a968, L_0x14808d548, L_0x148090128, L_0x148092d08;
L_0x6000022d1360 .concat8 [ 1 1 1 1], v0x60000211cbd0_0, v0x600002124b40_0, v0x60000214cab0_0, v0x600002094a20_0;
L_0x6000022d1400 .part L_0x6000022d3020, 3, 1;
L_0x6000022d14a0 .part L_0x6000022d3200, 3, 1;
L_0x6000022d1540 .part L_0x6000022d32a0, 3, 1;
L_0x6000022d15e0 .concat8 [ 1 1 1 1], v0x60000211d3b0_0, v0x600002125320_0, v0x60000214d290_0, v0x600002095200_0;
L_0x14808ab60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14808d740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x148090320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x148092f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000022d1680 .concat8 [ 1 1 1 1], L_0x14808ab60, L_0x14808d740, L_0x148090320, L_0x148092f00;
L_0x14808aba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14808d788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x148090368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x148092f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x6000022d1720 .concat8 [ 1 1 1 1], L_0x14808aba8, L_0x14808d788, L_0x148090368, L_0x148092f48;
L_0x6000022d2a80 .concat8 [ 1 1 1 1], L_0x6000038d8e70, L_0x6000038d9490, L_0x6000038d9ab0, L_0x6000038da0d0;
L_0x6000022d2c60 .concat8 [ 1 1 1 1], L_0x6000038d8f50, L_0x6000038d9570, L_0x6000038d9b90, L_0x6000038da1b0;
L_0x6000022d2e40 .concat8 [ 1 1 1 1], L_0x6000038d90a0, L_0x6000038d96c0, L_0x6000038d9ce0, L_0x6000038da300;
L_0x6000022d3020 .concat8 [ 1 1 1 1], L_0x6000038d9180, L_0x6000038d97a0, L_0x6000038d9dc0, L_0x6000038da3e0;
L_0x6000022d3200 .concat8 [ 1 1 1 1], L_0x6000038d9260, L_0x6000038d9880, L_0x6000038d9ea0, L_0x6000038da4c0;
L_0x6000022d32a0 .concat8 [ 1 1 1 1], L_0x6000038d9340, L_0x6000038d9960, L_0x6000038d9f80, L_0x6000038da5a0;
L_0x6000022d3d40 .reduce/or L_0x6000038db560;
L_0x6000022d3de0 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093bf0;
L_0x6000022d3e80 .array/port v0x6000020bf840, L_0x6000022d3f20;
L_0x6000022d3f20 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093c38;
L_0x6000022dc000 .array/port v0x6000020bf8d0, L_0x6000022dc0a0;
L_0x6000022dc0a0 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093c80;
L_0x6000022dc140 .part/v L_0x6000022d0f00, v0x6000020bd200_0, 1;
L_0x6000022dc1e0 .array/port v0x6000020bfe70, L_0x6000022d8000;
L_0x6000022d8000 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093d58;
L_0x6000022d80a0 .part/v L_0x6000022d1040, v0x6000020bd200_0, 1;
L_0x6000022d8140 .part/v L_0x6000022d10e0, v0x6000020bd200_0, 1;
L_0x6000022d81e0 .part/v L_0x6000022d12c0, v0x6000020bd200_0, 1;
L_0x6000022d8280 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093de8;
L_0x6000022d8320 .array/port v0x6000020bf600, L_0x6000022d83c0;
L_0x6000022d83c0 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093e30;
L_0x6000022d8460 .array/port v0x6000020bf690, L_0x6000022d8500;
L_0x6000022d8500 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093e78;
L_0x6000022d85a0 .part/v L_0x6000022d1360, v0x6000020bd200_0, 1;
L_0x6000022d8640 .part/v L_0x6000022d15e0, v0x6000020bd200_0, 1;
S_0x160134c40 .scope generate, "axi_demux_gen[0]" "axi_demux_gen[0]" 5 356, 5 356 0, S_0x1601398e0;
 .timescale -9 -12;
P_0x6000009f5640 .param/l "t" 1 5 356, +C4<00>;
L_0x6000038d8e00 .functor AND 1, L_0x6000022d1860, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d8e70 .functor AND 1, L_0x6000038d8e00, v0x600002114750_0, C4<1>, C4<1>;
L_0x6000038d8ee0 .functor AND 1, L_0x6000022d19a0, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d8f50 .functor AND 1, L_0x6000038d8ee0, v0x600002114fc0_0, C4<1>, C4<1>;
L_0x6000038d8fc0 .functor BUFZ 2, v0x600002114a20_0, C4<00>, C4<00>, C4<00>;
L_0x6000038d9030 .functor AND 1, L_0x6000022d1ae0, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d90a0 .functor AND 1, L_0x6000038d9030, v0x600002114ab0_0, C4<1>, C4<1>;
L_0x6000038d9110 .functor AND 1, L_0x6000022d1c20, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d9180 .functor AND 1, L_0x6000038d9110, v0x600002114360_0, C4<1>, C4<1>;
L_0x6000038d91f0 .functor BUFZ 256, v0x600002114b40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d9260 .functor BUFZ 1, v0x600002114c60_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d92d0 .functor AND 1, L_0x6000022d1d60, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d9340 .functor AND 1, L_0x6000038d92d0, v0x600002114e10_0, C4<1>, C4<1>;
v0x6000021157a0_0 .net *"_ivl_0", 2 0, L_0x6000022d17c0;  1 drivers
v0x600002115830_0 .net *"_ivl_11", 0 0, L_0x6000038d8e70;  1 drivers
v0x6000021158c0_0 .net *"_ivl_12", 2 0, L_0x6000022d1900;  1 drivers
L_0x148093020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002115950_0 .net *"_ivl_15", 0 0, L_0x148093020;  1 drivers
L_0x148093068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000021159e0_0 .net/2u *"_ivl_16", 2 0, L_0x148093068;  1 drivers
v0x600002115a70_0 .net *"_ivl_18", 0 0, L_0x6000022d19a0;  1 drivers
v0x600002115b00_0 .net *"_ivl_21", 0 0, L_0x6000038d8ee0;  1 drivers
v0x600002115b90_0 .net *"_ivl_23", 0 0, L_0x6000038d8f50;  1 drivers
v0x600002115c20_0 .net *"_ivl_27", 2 0, L_0x6000022d1a40;  1 drivers
L_0x148092f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002115cb0_0 .net *"_ivl_3", 0 0, L_0x148092f90;  1 drivers
L_0x1480930b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002115d40_0 .net *"_ivl_30", 0 0, L_0x1480930b0;  1 drivers
L_0x1480930f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002115dd0_0 .net/2u *"_ivl_31", 2 0, L_0x1480930f8;  1 drivers
v0x600002115e60_0 .net *"_ivl_33", 0 0, L_0x6000022d1ae0;  1 drivers
v0x600002115ef0_0 .net *"_ivl_36", 0 0, L_0x6000038d9030;  1 drivers
v0x600002115f80_0 .net *"_ivl_38", 0 0, L_0x6000038d90a0;  1 drivers
v0x600002116010_0 .net *"_ivl_39", 2 0, L_0x6000022d1b80;  1 drivers
L_0x148092fd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000021160a0_0 .net/2u *"_ivl_4", 2 0, L_0x148092fd8;  1 drivers
L_0x148093140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002116130_0 .net *"_ivl_42", 0 0, L_0x148093140;  1 drivers
L_0x148093188 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000021161c0_0 .net/2u *"_ivl_43", 2 0, L_0x148093188;  1 drivers
v0x600002116250_0 .net *"_ivl_45", 0 0, L_0x6000022d1c20;  1 drivers
v0x6000021162e0_0 .net *"_ivl_48", 0 0, L_0x6000038d9110;  1 drivers
v0x600002116370_0 .net *"_ivl_50", 0 0, L_0x6000038d9180;  1 drivers
v0x600002116400_0 .net *"_ivl_55", 0 0, L_0x6000038d9260;  1 drivers
v0x600002116490_0 .net *"_ivl_56", 2 0, L_0x6000022d1cc0;  1 drivers
L_0x1480931d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002116520_0 .net *"_ivl_59", 0 0, L_0x1480931d0;  1 drivers
v0x6000021165b0_0 .net *"_ivl_6", 0 0, L_0x6000022d1860;  1 drivers
L_0x148093218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002116640_0 .net/2u *"_ivl_60", 2 0, L_0x148093218;  1 drivers
v0x6000021166d0_0 .net *"_ivl_62", 0 0, L_0x6000022d1d60;  1 drivers
v0x600002116760_0 .net *"_ivl_65", 0 0, L_0x6000038d92d0;  1 drivers
v0x6000021167f0_0 .net *"_ivl_67", 0 0, L_0x6000038d9340;  1 drivers
v0x600002116880_0 .net *"_ivl_9", 0 0, L_0x6000038d8e00;  1 drivers
L_0x6000022d17c0 .concat [ 2 1 0 0], v0x6000020bd200_0, L_0x148092f90;
L_0x6000022d1860 .cmp/eq 3, L_0x6000022d17c0, L_0x148092fd8;
L_0x6000022d1900 .concat [ 2 1 0 0], v0x6000020bd200_0, L_0x148093020;
L_0x6000022d19a0 .cmp/eq 3, L_0x6000022d1900, L_0x148093068;
L_0x6000022d1a40 .concat [ 2 1 0 0], v0x6000020bd200_0, L_0x1480930b0;
L_0x6000022d1ae0 .cmp/eq 3, L_0x6000022d1a40, L_0x1480930f8;
L_0x6000022d1b80 .concat [ 2 1 0 0], v0x6000020bd200_0, L_0x148093140;
L_0x6000022d1c20 .cmp/eq 3, L_0x6000022d1b80, L_0x148093188;
L_0x6000022d1cc0 .concat [ 2 1 0 0], v0x6000020bd200_0, L_0x1480931d0;
L_0x6000022d1d60 .cmp/eq 3, L_0x6000022d1cc0, L_0x148093218;
S_0x1601325f0 .scope generate, "axi_demux_gen[1]" "axi_demux_gen[1]" 5 356, 5 356 0, S_0x1601398e0;
 .timescale -9 -12;
P_0x6000009f56c0 .param/l "t" 1 5 356, +C4<01>;
L_0x6000038d9420 .functor AND 1, L_0x6000022d1ea0, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d9490 .functor AND 1, L_0x6000038d9420, v0x600002114750_0, C4<1>, C4<1>;
L_0x6000038d9500 .functor AND 1, L_0x6000022d1fe0, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d9570 .functor AND 1, L_0x6000038d9500, v0x600002114fc0_0, C4<1>, C4<1>;
L_0x6000038d95e0 .functor BUFZ 2, v0x600002114a20_0, C4<00>, C4<00>, C4<00>;
L_0x6000038d9650 .functor AND 1, L_0x6000022d2120, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d96c0 .functor AND 1, L_0x6000038d9650, v0x600002114ab0_0, C4<1>, C4<1>;
L_0x6000038d9730 .functor AND 1, L_0x6000022d2260, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d97a0 .functor AND 1, L_0x6000038d9730, v0x600002114360_0, C4<1>, C4<1>;
L_0x6000038d9810 .functor BUFZ 256, v0x600002114b40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d9880 .functor BUFZ 1, v0x600002114c60_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d98f0 .functor AND 1, L_0x6000022d23a0, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d9960 .functor AND 1, L_0x6000038d98f0, v0x600002114e10_0, C4<1>, C4<1>;
v0x600002116910_0 .net *"_ivl_0", 2 0, L_0x6000022d1e00;  1 drivers
v0x6000021169a0_0 .net *"_ivl_11", 0 0, L_0x6000038d9490;  1 drivers
v0x600002116a30_0 .net *"_ivl_12", 2 0, L_0x6000022d1f40;  1 drivers
L_0x1480932f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002116ac0_0 .net *"_ivl_15", 0 0, L_0x1480932f0;  1 drivers
L_0x148093338 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002116b50_0 .net/2u *"_ivl_16", 2 0, L_0x148093338;  1 drivers
v0x600002116be0_0 .net *"_ivl_18", 0 0, L_0x6000022d1fe0;  1 drivers
v0x600002116c70_0 .net *"_ivl_21", 0 0, L_0x6000038d9500;  1 drivers
v0x600002116d00_0 .net *"_ivl_23", 0 0, L_0x6000038d9570;  1 drivers
v0x600002116d90_0 .net *"_ivl_27", 2 0, L_0x6000022d2080;  1 drivers
L_0x148093260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002116e20_0 .net *"_ivl_3", 0 0, L_0x148093260;  1 drivers
L_0x148093380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002116eb0_0 .net *"_ivl_30", 0 0, L_0x148093380;  1 drivers
L_0x1480933c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002116f40_0 .net/2u *"_ivl_31", 2 0, L_0x1480933c8;  1 drivers
v0x600002116fd0_0 .net *"_ivl_33", 0 0, L_0x6000022d2120;  1 drivers
v0x600002117060_0 .net *"_ivl_36", 0 0, L_0x6000038d9650;  1 drivers
v0x6000021170f0_0 .net *"_ivl_38", 0 0, L_0x6000038d96c0;  1 drivers
v0x600002117180_0 .net *"_ivl_39", 2 0, L_0x6000022d21c0;  1 drivers
L_0x1480932a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002117210_0 .net/2u *"_ivl_4", 2 0, L_0x1480932a8;  1 drivers
L_0x148093410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000021172a0_0 .net *"_ivl_42", 0 0, L_0x148093410;  1 drivers
L_0x148093458 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002117330_0 .net/2u *"_ivl_43", 2 0, L_0x148093458;  1 drivers
v0x6000021173c0_0 .net *"_ivl_45", 0 0, L_0x6000022d2260;  1 drivers
v0x600002117450_0 .net *"_ivl_48", 0 0, L_0x6000038d9730;  1 drivers
v0x6000021174e0_0 .net *"_ivl_50", 0 0, L_0x6000038d97a0;  1 drivers
v0x600002117570_0 .net *"_ivl_55", 0 0, L_0x6000038d9880;  1 drivers
v0x600002117600_0 .net *"_ivl_56", 2 0, L_0x6000022d2300;  1 drivers
L_0x1480934a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002117690_0 .net *"_ivl_59", 0 0, L_0x1480934a0;  1 drivers
v0x600002117720_0 .net *"_ivl_6", 0 0, L_0x6000022d1ea0;  1 drivers
L_0x1480934e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000021177b0_0 .net/2u *"_ivl_60", 2 0, L_0x1480934e8;  1 drivers
v0x600002117840_0 .net *"_ivl_62", 0 0, L_0x6000022d23a0;  1 drivers
v0x6000021178d0_0 .net *"_ivl_65", 0 0, L_0x6000038d98f0;  1 drivers
v0x600002117960_0 .net *"_ivl_67", 0 0, L_0x6000038d9960;  1 drivers
v0x6000021179f0_0 .net *"_ivl_9", 0 0, L_0x6000038d9420;  1 drivers
L_0x6000022d1e00 .concat [ 2 1 0 0], v0x6000020bd200_0, L_0x148093260;
L_0x6000022d1ea0 .cmp/eq 3, L_0x6000022d1e00, L_0x1480932a8;
L_0x6000022d1f40 .concat [ 2 1 0 0], v0x6000020bd200_0, L_0x1480932f0;
L_0x6000022d1fe0 .cmp/eq 3, L_0x6000022d1f40, L_0x148093338;
L_0x6000022d2080 .concat [ 2 1 0 0], v0x6000020bd200_0, L_0x148093380;
L_0x6000022d2120 .cmp/eq 3, L_0x6000022d2080, L_0x1480933c8;
L_0x6000022d21c0 .concat [ 2 1 0 0], v0x6000020bd200_0, L_0x148093410;
L_0x6000022d2260 .cmp/eq 3, L_0x6000022d21c0, L_0x148093458;
L_0x6000022d2300 .concat [ 2 1 0 0], v0x6000020bd200_0, L_0x1480934a0;
L_0x6000022d23a0 .cmp/eq 3, L_0x6000022d2300, L_0x1480934e8;
S_0x16012ffa0 .scope generate, "axi_demux_gen[2]" "axi_demux_gen[2]" 5 356, 5 356 0, S_0x1601398e0;
 .timescale -9 -12;
P_0x6000009f5740 .param/l "t" 1 5 356, +C4<010>;
L_0x6000038d9a40 .functor AND 1, L_0x6000022d24e0, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d9ab0 .functor AND 1, L_0x6000038d9a40, v0x600002114750_0, C4<1>, C4<1>;
L_0x6000038d9b20 .functor AND 1, L_0x6000022d2620, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d9b90 .functor AND 1, L_0x6000038d9b20, v0x600002114fc0_0, C4<1>, C4<1>;
L_0x6000038d9c00 .functor BUFZ 2, v0x600002114a20_0, C4<00>, C4<00>, C4<00>;
L_0x6000038d9c70 .functor AND 1, L_0x6000022d2760, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d9ce0 .functor AND 1, L_0x6000038d9c70, v0x600002114ab0_0, C4<1>, C4<1>;
L_0x6000038d9d50 .functor AND 1, L_0x6000022d28a0, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d9dc0 .functor AND 1, L_0x6000038d9d50, v0x600002114360_0, C4<1>, C4<1>;
L_0x6000038d9e30 .functor BUFZ 256, v0x600002114b40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d9ea0 .functor BUFZ 1, v0x600002114c60_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d9f10 .functor AND 1, L_0x6000022d29e0, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038d9f80 .functor AND 1, L_0x6000038d9f10, v0x600002114e10_0, C4<1>, C4<1>;
v0x600002117a80_0 .net *"_ivl_0", 3 0, L_0x6000022d2440;  1 drivers
v0x600002117b10_0 .net *"_ivl_11", 0 0, L_0x6000038d9ab0;  1 drivers
v0x600002117ba0_0 .net *"_ivl_12", 3 0, L_0x6000022d2580;  1 drivers
L_0x1480935c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002117c30_0 .net *"_ivl_15", 1 0, L_0x1480935c0;  1 drivers
L_0x148093608 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002117cc0_0 .net/2u *"_ivl_16", 3 0, L_0x148093608;  1 drivers
v0x600002117d50_0 .net *"_ivl_18", 0 0, L_0x6000022d2620;  1 drivers
v0x600002117de0_0 .net *"_ivl_21", 0 0, L_0x6000038d9b20;  1 drivers
v0x600002117e70_0 .net *"_ivl_23", 0 0, L_0x6000038d9b90;  1 drivers
v0x600002117f00_0 .net *"_ivl_27", 3 0, L_0x6000022d26c0;  1 drivers
L_0x148093530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002110000_0 .net *"_ivl_3", 1 0, L_0x148093530;  1 drivers
L_0x148093650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002110090_0 .net *"_ivl_30", 1 0, L_0x148093650;  1 drivers
L_0x148093698 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002110120_0 .net/2u *"_ivl_31", 3 0, L_0x148093698;  1 drivers
v0x6000021101b0_0 .net *"_ivl_33", 0 0, L_0x6000022d2760;  1 drivers
v0x600002110240_0 .net *"_ivl_36", 0 0, L_0x6000038d9c70;  1 drivers
v0x6000021102d0_0 .net *"_ivl_38", 0 0, L_0x6000038d9ce0;  1 drivers
v0x600002110360_0 .net *"_ivl_39", 3 0, L_0x6000022d2800;  1 drivers
L_0x148093578 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000021103f0_0 .net/2u *"_ivl_4", 3 0, L_0x148093578;  1 drivers
L_0x1480936e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002110480_0 .net *"_ivl_42", 1 0, L_0x1480936e0;  1 drivers
L_0x148093728 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002110510_0 .net/2u *"_ivl_43", 3 0, L_0x148093728;  1 drivers
v0x6000021105a0_0 .net *"_ivl_45", 0 0, L_0x6000022d28a0;  1 drivers
v0x600002110630_0 .net *"_ivl_48", 0 0, L_0x6000038d9d50;  1 drivers
v0x6000021106c0_0 .net *"_ivl_50", 0 0, L_0x6000038d9dc0;  1 drivers
v0x600002110750_0 .net *"_ivl_55", 0 0, L_0x6000038d9ea0;  1 drivers
v0x6000021107e0_0 .net *"_ivl_56", 3 0, L_0x6000022d2940;  1 drivers
L_0x148093770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002110870_0 .net *"_ivl_59", 1 0, L_0x148093770;  1 drivers
v0x600002110900_0 .net *"_ivl_6", 0 0, L_0x6000022d24e0;  1 drivers
L_0x1480937b8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002110990_0 .net/2u *"_ivl_60", 3 0, L_0x1480937b8;  1 drivers
v0x600002110a20_0 .net *"_ivl_62", 0 0, L_0x6000022d29e0;  1 drivers
v0x600002110ab0_0 .net *"_ivl_65", 0 0, L_0x6000038d9f10;  1 drivers
v0x600002110b40_0 .net *"_ivl_67", 0 0, L_0x6000038d9f80;  1 drivers
v0x600002110bd0_0 .net *"_ivl_9", 0 0, L_0x6000038d9a40;  1 drivers
L_0x6000022d2440 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093530;
L_0x6000022d24e0 .cmp/eq 4, L_0x6000022d2440, L_0x148093578;
L_0x6000022d2580 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x1480935c0;
L_0x6000022d2620 .cmp/eq 4, L_0x6000022d2580, L_0x148093608;
L_0x6000022d26c0 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093650;
L_0x6000022d2760 .cmp/eq 4, L_0x6000022d26c0, L_0x148093698;
L_0x6000022d2800 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x1480936e0;
L_0x6000022d28a0 .cmp/eq 4, L_0x6000022d2800, L_0x148093728;
L_0x6000022d2940 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093770;
L_0x6000022d29e0 .cmp/eq 4, L_0x6000022d2940, L_0x1480937b8;
S_0x16012d950 .scope generate, "axi_demux_gen[3]" "axi_demux_gen[3]" 5 356, 5 356 0, S_0x1601398e0;
 .timescale -9 -12;
P_0x6000009f57c0 .param/l "t" 1 5 356, +C4<011>;
L_0x6000038da060 .functor AND 1, L_0x6000022d2bc0, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038da0d0 .functor AND 1, L_0x6000038da060, v0x600002114750_0, C4<1>, C4<1>;
L_0x6000038da140 .functor AND 1, L_0x6000022d2da0, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038da1b0 .functor AND 1, L_0x6000038da140, v0x600002114fc0_0, C4<1>, C4<1>;
L_0x6000038da220 .functor BUFZ 2, v0x600002114a20_0, C4<00>, C4<00>, C4<00>;
L_0x6000038da290 .functor AND 1, L_0x6000022d2f80, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038da300 .functor AND 1, L_0x6000038da290, v0x600002114ab0_0, C4<1>, C4<1>;
L_0x6000038da370 .functor AND 1, L_0x6000022d3160, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038da3e0 .functor AND 1, L_0x6000038da370, v0x600002114360_0, C4<1>, C4<1>;
L_0x6000038da450 .functor BUFZ 256, v0x600002114b40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038da4c0 .functor BUFZ 1, v0x600002114c60_0, C4<0>, C4<0>, C4<0>;
L_0x6000038da530 .functor AND 1, L_0x6000022d33e0, v0x6000020bd320_0, C4<1>, C4<1>;
L_0x6000038da5a0 .functor AND 1, L_0x6000038da530, v0x600002114e10_0, C4<1>, C4<1>;
v0x600002110c60_0 .net *"_ivl_0", 3 0, L_0x6000022d2b20;  1 drivers
v0x600002110cf0_0 .net *"_ivl_11", 0 0, L_0x6000038da0d0;  1 drivers
v0x600002110d80_0 .net *"_ivl_12", 3 0, L_0x6000022d2d00;  1 drivers
L_0x148093890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002110e10_0 .net *"_ivl_15", 1 0, L_0x148093890;  1 drivers
L_0x1480938d8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002110ea0_0 .net/2u *"_ivl_16", 3 0, L_0x1480938d8;  1 drivers
v0x600002110f30_0 .net *"_ivl_18", 0 0, L_0x6000022d2da0;  1 drivers
v0x600002110fc0_0 .net *"_ivl_21", 0 0, L_0x6000038da140;  1 drivers
v0x600002111050_0 .net *"_ivl_23", 0 0, L_0x6000038da1b0;  1 drivers
v0x6000021110e0_0 .net *"_ivl_27", 3 0, L_0x6000022d2ee0;  1 drivers
L_0x148093800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002111170_0 .net *"_ivl_3", 1 0, L_0x148093800;  1 drivers
L_0x148093920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002111200_0 .net *"_ivl_30", 1 0, L_0x148093920;  1 drivers
L_0x148093968 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002111290_0 .net/2u *"_ivl_31", 3 0, L_0x148093968;  1 drivers
v0x600002111320_0 .net *"_ivl_33", 0 0, L_0x6000022d2f80;  1 drivers
v0x6000021113b0_0 .net *"_ivl_36", 0 0, L_0x6000038da290;  1 drivers
v0x600002111440_0 .net *"_ivl_38", 0 0, L_0x6000038da300;  1 drivers
v0x6000021114d0_0 .net *"_ivl_39", 3 0, L_0x6000022d30c0;  1 drivers
L_0x148093848 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002111560_0 .net/2u *"_ivl_4", 3 0, L_0x148093848;  1 drivers
L_0x1480939b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000021115f0_0 .net *"_ivl_42", 1 0, L_0x1480939b0;  1 drivers
L_0x1480939f8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002111680_0 .net/2u *"_ivl_43", 3 0, L_0x1480939f8;  1 drivers
v0x600002111710_0 .net *"_ivl_45", 0 0, L_0x6000022d3160;  1 drivers
v0x6000021117a0_0 .net *"_ivl_48", 0 0, L_0x6000038da370;  1 drivers
v0x600002111830_0 .net *"_ivl_50", 0 0, L_0x6000038da3e0;  1 drivers
v0x6000021118c0_0 .net *"_ivl_55", 0 0, L_0x6000038da4c0;  1 drivers
v0x600002111950_0 .net *"_ivl_56", 3 0, L_0x6000022d3340;  1 drivers
L_0x148093a40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000021119e0_0 .net *"_ivl_59", 1 0, L_0x148093a40;  1 drivers
v0x600002111a70_0 .net *"_ivl_6", 0 0, L_0x6000022d2bc0;  1 drivers
L_0x148093a88 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002111b00_0 .net/2u *"_ivl_60", 3 0, L_0x148093a88;  1 drivers
v0x600002111b90_0 .net *"_ivl_62", 0 0, L_0x6000022d33e0;  1 drivers
v0x600002111c20_0 .net *"_ivl_65", 0 0, L_0x6000038da530;  1 drivers
v0x600002111cb0_0 .net *"_ivl_67", 0 0, L_0x6000038da5a0;  1 drivers
v0x600002111d40_0 .net *"_ivl_9", 0 0, L_0x6000038da060;  1 drivers
L_0x6000022d2b20 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093800;
L_0x6000022d2bc0 .cmp/eq 4, L_0x6000022d2b20, L_0x148093848;
L_0x6000022d2d00 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093890;
L_0x6000022d2da0 .cmp/eq 4, L_0x6000022d2d00, L_0x1480938d8;
L_0x6000022d2ee0 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093920;
L_0x6000022d2f80 .cmp/eq 4, L_0x6000022d2ee0, L_0x148093968;
L_0x6000022d30c0 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x1480939b0;
L_0x6000022d3160 .cmp/eq 4, L_0x6000022d30c0, L_0x1480939f8;
L_0x6000022d3340 .concat [ 2 2 0 0], v0x6000020bd200_0, L_0x148093a40;
L_0x6000022d33e0 .cmp/eq 4, L_0x6000022d3340, L_0x148093a88;
S_0x16012b300 .scope module, "gcp_inst" "global_cmd_processor" 5 167, 6 13 0, S_0x1601398e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_awaddr";
    .port_info 3 /INPUT 1 "s_axi_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_awready";
    .port_info 5 /INPUT 32 "s_axi_wdata";
    .port_info 6 /INPUT 4 "s_axi_wstrb";
    .port_info 7 /INPUT 1 "s_axi_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_wready";
    .port_info 9 /OUTPUT 2 "s_axi_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_bvalid";
    .port_info 11 /INPUT 1 "s_axi_bready";
    .port_info 12 /INPUT 12 "s_axi_araddr";
    .port_info 13 /INPUT 1 "s_axi_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_arready";
    .port_info 15 /OUTPUT 32 "s_axi_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_rvalid";
    .port_info 18 /INPUT 1 "s_axi_rready";
    .port_info 19 /OUTPUT 4 "tpc_start";
    .port_info 20 /OUTPUT 80 "tpc_start_pc";
    .port_info 21 /INPUT 4 "tpc_busy";
    .port_info 22 /INPUT 4 "tpc_done";
    .port_info 23 /INPUT 4 "tpc_error";
    .port_info 24 /OUTPUT 1 "global_sync_out";
    .port_info 25 /INPUT 4 "sync_request";
    .port_info 26 /OUTPUT 4 "sync_grant";
    .port_info 27 /OUTPUT 1 "irq";
P_0x160107f50 .param/l "ADDR_CTRL" 1 6 97, C4<000000000000>;
P_0x160107f90 .param/l "ADDR_IRQ_EN" 1 6 99, C4<000000001000>;
P_0x160107fd0 .param/l "ADDR_IRQ_STATUS" 1 6 100, C4<000000001100>;
P_0x160108010 .param/l "ADDR_STATUS" 1 6 98, C4<000000000100>;
P_0x160108050 .param/l "ADDR_TPC_BASE" 1 6 101, C4<000100000000>;
P_0x160108090 .param/l "ADDR_TPC_STRIDE" 1 6 102, C4<000000010000>;
P_0x1601080d0 .param/l "AXI_ADDR_W" 0 6 16, +C4<00000000000000000000000000001100>;
P_0x160108110 .param/l "AXI_DATA_W" 0 6 17, +C4<00000000000000000000000000100000>;
P_0x160108150 .param/l "AXI_IDLE" 1 6 115, C4<000>;
P_0x160108190 .param/l "AXI_READ_DATA" 1 6 117, C4<010>;
P_0x1601081d0 .param/l "AXI_WRITE_RESP" 1 6 116, C4<001>;
P_0x160108210 .param/l "NUM_TPCS" 0 6 14, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x160108250 .param/l "SRAM_ADDR_W" 0 6 15, +C4<00000000000000000000000000010100>;
L_0x6000038dabc0 .functor NOT 4, L_0x6000022d3ac0, C4<0000>, C4<0000>, C4<0000>;
L_0x6000038dac30 .functor OR 4, v0x60000211c480_0, L_0x6000038dabc0, C4<0000>, C4<0000>;
L_0x148093ad0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x6000038daca0 .functor OR 4, L_0x6000038dac30, L_0x148093ad0, C4<0000>, C4<0000>;
L_0x6000038dad80 .functor NOT 4, L_0x6000022d3c00, C4<0000>, C4<0000>, C4<0000>;
L_0x6000038dadf0 .functor OR 4, L_0x6000022d0be0, L_0x6000038dad80, C4<0000>, C4<0000>;
L_0x148093b18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x6000038dae60 .functor OR 4, L_0x6000038dadf0, L_0x148093b18, C4<0000>, C4<0000>;
L_0x6000038daed0 .functor BUFZ 1, v0x6000021138d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038daf40 .functor BUFZ 1, v0x60000211c090_0, C4<0>, C4<0>, C4<0>;
L_0x6000038dafb0 .functor BUFZ 1, v0x600002113ba0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038db020 .functor BUFZ 1, v0x600002113690_0, C4<0>, C4<0>, C4<0>;
L_0x6000038db090 .functor BUFZ 32, v0x600002112fd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000038db100 .functor BUFZ 1, v0x600002113e70_0, C4<0>, C4<0>, C4<0>;
L_0x6000038db170 .functor BUFZ 1, v0x6000021130f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038db250 .functor BUFZ 1, v0x600002113450_0, C4<0>, C4<0>, C4<0>;
v0x600002112880_0 .net *"_ivl_27", 3 0, L_0x6000022d3ac0;  1 drivers
v0x600002112910_0 .net *"_ivl_28", 3 0, L_0x6000038dabc0;  1 drivers
v0x6000021129a0_0 .net *"_ivl_30", 3 0, L_0x6000038dac30;  1 drivers
v0x600002112a30_0 .net/2u *"_ivl_32", 3 0, L_0x148093ad0;  1 drivers
v0x600002112ac0_0 .net *"_ivl_34", 3 0, L_0x6000038daca0;  1 drivers
v0x600002112b50_0 .net *"_ivl_39", 3 0, L_0x6000022d3c00;  1 drivers
v0x600002112be0_0 .net *"_ivl_40", 3 0, L_0x6000038dad80;  1 drivers
v0x600002112c70_0 .net *"_ivl_42", 3 0, L_0x6000038dadf0;  1 drivers
v0x600002112d00_0 .net/2u *"_ivl_44", 3 0, L_0x148093b18;  1 drivers
v0x600002112d90_0 .net *"_ivl_46", 3 0, L_0x6000038dae60;  1 drivers
v0x600002112e20_0 .net "all_enabled_done", 0 0, L_0x6000022d3b60;  1 drivers
v0x600002112eb0_0 .net "all_sync_requested", 0 0, L_0x6000022d3ca0;  1 drivers
v0x600002112f40_0 .var "axi_addr_reg", 11 0;
v0x600002112fd0_0 .var "axi_rdata_reg", 31 0;
v0x600002113060_0 .var "axi_state", 2 0;
v0x6000021130f0_0 .var "barrier_active", 0 0;
v0x600002113180_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002113210_0 .var "global_start_pulse", 0 0;
v0x6000021132a0_0 .net "global_sync_out", 0 0, L_0x6000038db170;  alias, 1 drivers
v0x600002113330_0 .net "irq", 0 0, L_0x6000038db250;  alias, 1 drivers
v0x6000021133c0_0 .var "irq_enable", 0 0;
v0x600002113450_0 .var "irq_status", 0 0;
v0x6000021134e0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002113570_0 .net "s_axi_araddr", 11 0, v0x6000020bb840_0;  alias, 1 drivers
v0x600002113600_0 .net "s_axi_arready", 0 0, L_0x6000038db020;  alias, 1 drivers
v0x600002113690_0 .var "s_axi_arready_reg", 0 0;
v0x600002113720_0 .net "s_axi_arvalid", 0 0, v0x6000020bb960_0;  alias, 1 drivers
v0x6000021137b0_0 .net "s_axi_awaddr", 11 0, v0x6000020bb9f0_0;  alias, 1 drivers
v0x600002113840_0 .net "s_axi_awready", 0 0, L_0x6000038daed0;  alias, 1 drivers
v0x6000021138d0_0 .var "s_axi_awready_reg", 0 0;
v0x600002113960_0 .net "s_axi_awvalid", 0 0, v0x6000020bbb10_0;  alias, 1 drivers
v0x6000021139f0_0 .net "s_axi_bready", 0 0, v0x6000020bbba0_0;  alias, 1 drivers
v0x600002113a80_0 .net "s_axi_bresp", 1 0, L_0x148093b60;  alias, 1 drivers
v0x600002113b10_0 .net "s_axi_bvalid", 0 0, L_0x6000038dafb0;  alias, 1 drivers
v0x600002113ba0_0 .var "s_axi_bvalid_reg", 0 0;
v0x600002113c30_0 .net "s_axi_rdata", 31 0, L_0x6000038db090;  alias, 1 drivers
v0x600002113cc0_0 .net "s_axi_rready", 0 0, v0x6000020bbde0_0;  alias, 1 drivers
v0x600002113d50_0 .net "s_axi_rresp", 1 0, L_0x148093ba8;  alias, 1 drivers
v0x600002113de0_0 .net "s_axi_rvalid", 0 0, L_0x6000038db100;  alias, 1 drivers
v0x600002113e70_0 .var "s_axi_rvalid_reg", 0 0;
v0x600002113f00_0 .net "s_axi_wdata", 31 0, v0x6000020a4000_0;  alias, 1 drivers
v0x60000211c000_0 .net "s_axi_wready", 0 0, L_0x6000038daf40;  alias, 1 drivers
v0x60000211c090_0 .var "s_axi_wready_reg", 0 0;
v0x60000211c120_0 .net "s_axi_wstrb", 3 0, v0x6000020a4120_0;  alias, 1 drivers
v0x60000211c1b0_0 .net "s_axi_wvalid", 0 0, v0x6000020a41b0_0;  alias, 1 drivers
v0x60000211c240_0 .net "sync_grant", 3 0, L_0x6000022d3980;  alias, 1 drivers
v0x60000211c2d0_0 .net "sync_request", 3 0, L_0x6000022d0be0;  alias, 1 drivers
v0x60000211c360_0 .net "tpc_busy", 3 0, L_0x6000022d0a00;  alias, 1 drivers
v0x60000211c3f0_0 .net "tpc_done", 3 0, L_0x6000022d0aa0;  alias, 1 drivers
v0x60000211c480_0 .var "tpc_done_latch", 3 0;
v0x60000211c510_0 .var "tpc_enable", 7 0;
v0x60000211c5a0_0 .net "tpc_error", 3 0, L_0x6000022d0b40;  alias, 1 drivers
v0x60000211c630 .array "tpc_pc", 3 0, 19 0;
v0x60000211c6c0_0 .net "tpc_start", 3 0, L_0x6000022d3840;  alias, 1 drivers
v0x60000211c750 .array "tpc_start_pc", 3 0;
v0x60000211c750_0 .net v0x60000211c750 0, 19 0, v0x60000211c630_0; 1 drivers
v0x60000211c750_1 .net v0x60000211c750 1, 19 0, v0x60000211c630_1; 1 drivers
v0x60000211c750_2 .net v0x60000211c750 2, 19 0, v0x60000211c630_2; 1 drivers
v0x60000211c750_3 .net v0x60000211c750 3, 19 0, v0x60000211c630_3; 1 drivers
L_0x6000022d3480 .part v0x60000211c510_0, 0, 1;
L_0x6000022d3520 .part L_0x6000022d0be0, 0, 1;
L_0x6000022d35c0 .part v0x60000211c510_0, 1, 1;
L_0x6000022d3660 .part L_0x6000022d0be0, 1, 1;
L_0x6000022d3700 .part v0x60000211c510_0, 2, 1;
L_0x6000022d37a0 .part L_0x6000022d0be0, 2, 1;
L_0x6000022d3840 .concat8 [ 1 1 1 1], L_0x6000038da680, L_0x6000038da7d0, L_0x6000038da920, L_0x6000038daa70;
L_0x6000022d38e0 .part v0x60000211c510_0, 3, 1;
L_0x6000022d3980 .concat8 [ 1 1 1 1], L_0x6000038da760, L_0x6000038da8b0, L_0x6000038daa00, L_0x6000038dab50;
L_0x6000022d3a20 .part L_0x6000022d0be0, 3, 1;
L_0x6000022d3ac0 .part v0x60000211c510_0, 0, 4;
L_0x6000022d3b60 .reduce/and L_0x6000038daca0;
L_0x6000022d3c00 .part v0x60000211c510_0, 0, 4;
L_0x6000022d3ca0 .reduce/and L_0x6000038dae60;
S_0x160128cb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 172, 6 172 0, S_0x16012b300;
 .timescale 0 0;
v0x600002111dd0_0 .var/i "i", 31 0;
S_0x160126660 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 6 216, 6 216 0, S_0x16012b300;
 .timescale 0 0;
v0x600002111e60_0 .var/i "i", 31 0;
S_0x160124010 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 6 254, 6 254 0, S_0x16012b300;
 .timescale 0 0;
v0x600002111ef0_0 .var/i "i", 31 0;
S_0x1601219c0 .scope generate, "tpc_ctrl_gen[0]" "tpc_ctrl_gen[0]" 6 330, 6 330 0, S_0x16012b300;
 .timescale 0 0;
P_0x6000009f5c00 .param/l "t" 1 6 330, +C4<00>;
L_0x6000038da680 .functor AND 1, v0x600002113210_0, L_0x6000022d3480, C4<1>, C4<1>;
L_0x6000038da760 .functor AND 1, v0x6000021130f0_0, L_0x6000022d3520, C4<1>, C4<1>;
v0x600002111f80_0 .net *"_ivl_0", 0 0, L_0x6000022d3480;  1 drivers
v0x600002112010_0 .net *"_ivl_2", 0 0, L_0x6000038da680;  1 drivers
v0x6000021120a0_0 .net *"_ivl_7", 0 0, L_0x6000022d3520;  1 drivers
v0x600002112130_0 .net *"_ivl_9", 0 0, L_0x6000038da760;  1 drivers
S_0x16011f370 .scope generate, "tpc_ctrl_gen[1]" "tpc_ctrl_gen[1]" 6 330, 6 330 0, S_0x16012b300;
 .timescale 0 0;
P_0x6000009f5cc0 .param/l "t" 1 6 330, +C4<01>;
L_0x6000038da7d0 .functor AND 1, v0x600002113210_0, L_0x6000022d35c0, C4<1>, C4<1>;
L_0x6000038da8b0 .functor AND 1, v0x6000021130f0_0, L_0x6000022d3660, C4<1>, C4<1>;
v0x6000021121c0_0 .net *"_ivl_0", 0 0, L_0x6000022d35c0;  1 drivers
v0x600002112250_0 .net *"_ivl_2", 0 0, L_0x6000038da7d0;  1 drivers
v0x6000021122e0_0 .net *"_ivl_7", 0 0, L_0x6000022d3660;  1 drivers
v0x600002112370_0 .net *"_ivl_9", 0 0, L_0x6000038da8b0;  1 drivers
S_0x16011cd20 .scope generate, "tpc_ctrl_gen[2]" "tpc_ctrl_gen[2]" 6 330, 6 330 0, S_0x16012b300;
 .timescale 0 0;
P_0x6000009f5d40 .param/l "t" 1 6 330, +C4<010>;
L_0x6000038da920 .functor AND 1, v0x600002113210_0, L_0x6000022d3700, C4<1>, C4<1>;
L_0x6000038daa00 .functor AND 1, v0x6000021130f0_0, L_0x6000022d37a0, C4<1>, C4<1>;
v0x600002112400_0 .net *"_ivl_0", 0 0, L_0x6000022d3700;  1 drivers
v0x600002112490_0 .net *"_ivl_2", 0 0, L_0x6000038da920;  1 drivers
v0x600002112520_0 .net *"_ivl_7", 0 0, L_0x6000022d37a0;  1 drivers
v0x6000021125b0_0 .net *"_ivl_9", 0 0, L_0x6000038daa00;  1 drivers
S_0x16011a6d0 .scope generate, "tpc_ctrl_gen[3]" "tpc_ctrl_gen[3]" 6 330, 6 330 0, S_0x16012b300;
 .timescale 0 0;
P_0x6000009f5dc0 .param/l "t" 1 6 330, +C4<011>;
L_0x6000038daa70 .functor AND 1, v0x600002113210_0, L_0x6000022d38e0, C4<1>, C4<1>;
L_0x6000038dab50 .functor AND 1, v0x6000021130f0_0, L_0x6000022d3a20, C4<1>, C4<1>;
v0x600002112640_0 .net *"_ivl_0", 0 0, L_0x6000022d38e0;  1 drivers
v0x6000021126d0_0 .net *"_ivl_2", 0 0, L_0x6000038daa70;  1 drivers
v0x600002112760_0 .net *"_ivl_7", 0 0, L_0x6000022d3a20;  1 drivers
v0x6000021127f0_0 .net *"_ivl_9", 0 0, L_0x6000038dab50;  1 drivers
S_0x16013a9e0 .scope generate, "tpc_gen[0]" "tpc_gen[0]" 5 212, 5 212 0, S_0x1601398e0;
 .timescale -9 -12;
P_0x6000009f5e40 .param/l "t" 1 5 212, +C4<00>;
v0x600002124630_0 .net/2u *"_ivl_28", 0 0, L_0x14808ab60;  1 drivers
v0x6000021246c0_0 .net/2u *"_ivl_30", 0 0, L_0x14808aba8;  1 drivers
S_0x16013ab50 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x16013a9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x16081e400 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x16081e440 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x16081e480 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x16081e4c0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x16081e500 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x16081e540 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x16081e580 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x16081e5c0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x16081e600 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x16081e640 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x16081e680 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x16081e6c0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x16081e700 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x16081e740 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x16081e780 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x16081e7c0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x16081e800 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x6000038bf100 .functor BUFZ 1, v0x600002139d40_0, C4<0>, C4<0>, C4<0>;
L_0x6000038a6df0 .functor OR 1, L_0x600002285d60, L_0x600002285a40, C4<0>, C4<0>;
L_0x6000038a6ca0 .functor AND 1, L_0x6000038a6d80, L_0x6000038a6df0, C4<1>, C4<1>;
L_0x6000038a6d10 .functor BUFZ 1, v0x60000213ad90_0, C4<0>, C4<0>, C4<0>;
L_0x6000038a6bc0 .functor BUFZ 1, v0x60000213a880_0, C4<0>, C4<0>, C4<0>;
L_0x6000038a5c70 .functor AND 1, L_0x600002283d40, L_0x600002282300, C4<1>, C4<1>;
L_0x6000038a5c00 .functor AND 1, L_0x6000038a5c70, L_0x600002282120, C4<1>, C4<1>;
v0x60000213fcc0_0 .net *"_ivl_24", 19 0, L_0x600002286300;  1 drivers
L_0x14808a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000213fd50_0 .net *"_ivl_27", 3 0, L_0x14808a530;  1 drivers
v0x60000213fde0_0 .net *"_ivl_28", 19 0, L_0x6000022863a0;  1 drivers
L_0x14808a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000213fe70_0 .net *"_ivl_31", 14 0, L_0x14808a578;  1 drivers
L_0x14808a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000213ff00_0 .net/2u *"_ivl_34", 2 0, L_0x14808a5c0;  1 drivers
v0x600002138000_0 .net *"_ivl_38", 19 0, L_0x600002286080;  1 drivers
L_0x14808a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002138090_0 .net *"_ivl_41", 3 0, L_0x14808a608;  1 drivers
v0x600002138120_0 .net *"_ivl_42", 19 0, L_0x600002286120;  1 drivers
L_0x14808a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000021381b0_0 .net *"_ivl_45", 3 0, L_0x14808a650;  1 drivers
L_0x14808a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002138240_0 .net/2u *"_ivl_48", 2 0, L_0x14808a698;  1 drivers
v0x6000021382d0_0 .net *"_ivl_52", 19 0, L_0x600002285e00;  1 drivers
L_0x14808a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002138360_0 .net *"_ivl_55", 3 0, L_0x14808a6e0;  1 drivers
v0x6000021383f0_0 .net *"_ivl_56", 19 0, L_0x600002285ea0;  1 drivers
L_0x14808a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002138480_0 .net *"_ivl_59", 3 0, L_0x14808a728;  1 drivers
L_0x14808a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002138510_0 .net *"_ivl_63", 127 0, L_0x14808a770;  1 drivers
v0x6000021385a0_0 .net *"_ivl_65", 127 0, L_0x600002285b80;  1 drivers
L_0x14808a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002138630_0 .net/2u *"_ivl_68", 2 0, L_0x14808a7b8;  1 drivers
v0x6000021386c0_0 .net *"_ivl_70", 0 0, L_0x600002285d60;  1 drivers
L_0x14808a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002138750_0 .net/2u *"_ivl_72", 2 0, L_0x14808a800;  1 drivers
v0x6000021387e0_0 .net *"_ivl_74", 0 0, L_0x600002285a40;  1 drivers
v0x600002138870_0 .net *"_ivl_77", 0 0, L_0x6000038a6df0;  1 drivers
v0x600002138900_0 .net *"_ivl_87", 0 0, L_0x6000038a5c70;  1 drivers
v0x600002138990_0 .net *"_ivl_89", 0 0, L_0x600002282120;  1 drivers
v0x600002138a20_0 .var "act_data_d", 31 0;
v0x600002138ab0_0 .var "act_valid_d", 0 0;
v0x600002138b40_0 .var "act_valid_d2", 0 0;
v0x600002138bd0_0 .net "axi_araddr", 39 0, L_0x6000038a60d0;  alias, 1 drivers
v0x600002138c60_0 .net "axi_arlen", 7 0, L_0x6000038a5b20;  alias, 1 drivers
v0x600002138cf0_0 .net "axi_arready", 0 0, L_0x600002281e00;  1 drivers
v0x600002138d80_0 .net "axi_arvalid", 0 0, v0x60000211cbd0_0;  1 drivers
v0x600002138e10_0 .net "axi_awaddr", 39 0, L_0x6000038a66f0;  alias, 1 drivers
v0x600002138ea0_0 .net "axi_awlen", 7 0, L_0x6000038a7aa0;  alias, 1 drivers
v0x600002138f30_0 .net "axi_awready", 0 0, L_0x600002283c00;  1 drivers
v0x600002138fc0_0 .net "axi_awvalid", 0 0, v0x60000211cfc0_0;  1 drivers
v0x600002139050_0 .net "axi_bready", 0 0, L_0x14808a968;  1 drivers
v0x6000021390e0_0 .net "axi_bresp", 1 0, L_0x6000038d8fc0;  alias, 1 drivers
v0x600002139170_0 .net "axi_bvalid", 0 0, L_0x600002283ac0;  1 drivers
v0x600002139200_0 .net "axi_rdata", 255 0, L_0x6000038d91f0;  alias, 1 drivers
v0x600002139290_0 .net "axi_rlast", 0 0, L_0x600002281ea0;  1 drivers
v0x600002139320_0 .net "axi_rready", 0 0, v0x60000211d3b0_0;  1 drivers
v0x6000021393b0_0 .net "axi_rvalid", 0 0, L_0x600002281fe0;  1 drivers
v0x600002139440_0 .net "axi_wdata", 255 0, L_0x6000038a76b0;  alias, 1 drivers
v0x6000021394d0_0 .net "axi_wlast", 0 0, v0x60000211d680_0;  1 drivers
v0x600002139560_0 .net "axi_wready", 0 0, L_0x600002283a20;  1 drivers
v0x6000021395f0_0 .net "axi_wvalid", 0 0, v0x60000211d830_0;  1 drivers
v0x600002139680_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002139710_0 .net "dma_lcp_done", 0 0, L_0x6000038a6840;  1 drivers
v0x6000021397a0_0 .net "dma_lcp_ready", 0 0, L_0x600002283200;  1 drivers
v0x600002139830_0 .net "dma_sram_addr", 19 0, v0x60000211e760_0;  1 drivers
v0x6000021398c0_0 .net "dma_sram_rdata", 255 0, L_0x6000038a40e0;  1 drivers
v0x600002139950_0 .net "dma_sram_re", 0 0, L_0x6000038a6680;  1 drivers
v0x6000021399e0_0 .net "dma_sram_ready", 0 0, L_0x600002282260;  1 drivers
v0x600002139a70_0 .net "dma_sram_wdata", 255 0, L_0x6000038a6760;  1 drivers
v0x600002139b00_0 .net "dma_sram_we", 0 0, L_0x6000038a67d0;  1 drivers
v0x600002139b90_0 .net "global_sync_in", 0 0, L_0x6000038db170;  alias, 1 drivers
v0x600002139c20 .array "instr_mem", 4095 0, 127 0;
v0x600002139cb0_0 .var "instr_rdata_reg", 127 0;
v0x600002139d40_0 .var "instr_valid_reg", 0 0;
v0x600002139dd0_0 .net "lcp_dma_cmd", 127 0, v0x6000021182d0_0;  1 drivers
v0x600002139e60_0 .net "lcp_dma_valid", 0 0, L_0x6000038beca0;  1 drivers
v0x600002139ef0_0 .net "lcp_imem_addr", 19 0, L_0x6000038beed0;  1 drivers
v0x600002139f80_0 .net "lcp_imem_data", 127 0, v0x600002139cb0_0;  1 drivers
v0x60000213a010_0 .net "lcp_imem_re", 0 0, L_0x6000038bef40;  1 drivers
v0x60000213a0a0_0 .net "lcp_imem_valid", 0 0, L_0x6000038bf100;  1 drivers
v0x60000213a130_0 .net "lcp_mxu_cmd", 127 0, v0x600002118fc0_0;  1 drivers
v0x60000213a1c0_0 .net "lcp_mxu_valid", 0 0, L_0x6000038bee60;  1 drivers
v0x60000213a250_0 .net "lcp_vpu_cmd", 127 0, v0x600002119b90_0;  1 drivers
v0x60000213a2e0_0 .net "lcp_vpu_valid", 0 0, L_0x6000038bed80;  1 drivers
v0x60000213a370_0 .net "mxu_a_addr", 19 0, L_0x600002285f40;  1 drivers
v0x60000213a400_0 .net "mxu_a_rdata", 255 0, L_0x6000038a49a0;  1 drivers
v0x60000213a490_0 .net "mxu_a_re", 0 0, L_0x600002285fe0;  1 drivers
v0x60000213a520_0 .net "mxu_a_ready", 0 0, L_0x6000022823a0;  1 drivers
v0x60000213a5b0_0 .net "mxu_cfg_k", 15 0, L_0x600002299540;  1 drivers
v0x60000213a640_0 .net "mxu_cfg_m", 15 0, L_0x600002299400;  1 drivers
v0x60000213a6d0_0 .net "mxu_cfg_n", 15 0, L_0x6000022994a0;  1 drivers
v0x60000213a760_0 .var "mxu_col_cnt", 4 0;
v0x60000213a7f0_0 .var "mxu_cycle_cnt", 15 0;
v0x60000213a880_0 .var "mxu_done_reg", 0 0;
v0x60000213a910_0 .net "mxu_dst_addr", 15 0, L_0x600002299220;  1 drivers
v0x60000213a9a0_0 .net "mxu_lcp_done", 0 0, L_0x6000038a6bc0;  1 drivers
v0x60000213aa30_0 .net "mxu_lcp_ready", 0 0, L_0x6000038a6d10;  1 drivers
v0x60000213aac0_0 .net "mxu_o_addr", 19 0, L_0x600002285cc0;  1 drivers
v0x60000213ab50_0 .net "mxu_o_ready", 0 0, L_0x600002282440;  1 drivers
v0x60000213abe0_0 .net "mxu_o_wdata", 255 0, L_0x600002285c20;  1 drivers
v0x60000213ac70_0 .net "mxu_o_we", 0 0, L_0x6000038a6ca0;  1 drivers
v0x60000213ad00_0 .var "mxu_out_cnt", 15 0;
v0x60000213ad90_0 .var "mxu_ready_reg", 0 0;
v0x60000213ae20_0 .net "mxu_src0_addr", 15 0, L_0x6000022992c0;  1 drivers
v0x60000213aeb0_0 .net "mxu_src1_addr", 15 0, L_0x600002299360;  1 drivers
v0x60000213af40_0 .var "mxu_start_array", 0 0;
v0x60000213afd0_0 .var "mxu_start_array_d", 0 0;
v0x60000213b060_0 .var "mxu_state", 2 0;
v0x60000213b0f0_0 .net "mxu_subop", 7 0, L_0x600002299180;  1 drivers
v0x60000213b180_0 .net "mxu_w_addr", 19 0, L_0x6000022861c0;  1 drivers
v0x60000213b210_0 .net "mxu_w_rdata", 255 0, v0x60000213d290_0;  1 drivers
v0x60000213b2a0_0 .net "mxu_w_re", 0 0, L_0x600002286260;  1 drivers
v0x60000213b330_0 .net "mxu_w_ready", 0 0, L_0x6000022824e0;  1 drivers
v0x60000213b3c0_0 .net "noc_data_write", 0 0, L_0x6000038a5c00;  1 drivers
v0x60000213b450_0 .net "noc_rx_addr", 19 0, L_0x14808ab18;  alias, 1 drivers
v0x60000213b4e0_0 .net "noc_rx_data", 255 0, L_0x14808aad0;  alias, 1 drivers
v0x60000213b570_0 .net "noc_rx_is_instr", 0 0, L_0x600002283b60;  1 drivers
v0x60000213b600_0 .net "noc_rx_ready", 0 0, L_0x600002282300;  1 drivers
v0x60000213b690_0 .net "noc_rx_valid", 0 0, L_0x600002283d40;  1 drivers
L_0x14808a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000213b720_0 .net "noc_tx_addr", 19 0, L_0x14808a9f8;  1 drivers
L_0x14808a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000213b7b0_0 .net "noc_tx_data", 255 0, L_0x14808a9b0;  1 drivers
L_0x14808aa88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000213b840_0 .net "noc_tx_ready", 0 0, L_0x14808aa88;  1 drivers
L_0x14808aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000213b8d0_0 .net "noc_tx_valid", 0 0, L_0x14808aa40;  1 drivers
v0x60000213b960_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000213b9f0_0 .net "sync_grant", 0 0, L_0x600002283ca0;  1 drivers
v0x60000213ba80_0 .net "sync_request", 0 0, v0x6000021199e0_0;  1 drivers
v0x60000213bb10_0 .net "systolic_busy", 0 0, L_0x6000038a6e60;  1 drivers
v0x60000213bba0_0 .net "systolic_done", 0 0, L_0x600002286800;  1 drivers
v0x60000213bc30_0 .net "systolic_result", 127 0, L_0x600002286da0;  1 drivers
v0x60000213bcc0_0 .net "systolic_result_valid", 0 0, L_0x6000038a6d80;  1 drivers
v0x60000213bd50_0 .net "tpc_busy", 0 0, L_0x6000038bebc0;  1 drivers
v0x60000213bde0_0 .net "tpc_done", 0 0, v0x600002118630_0;  1 drivers
v0x60000213be70_0 .net "tpc_error", 0 0, v0x600002118750_0;  1 drivers
v0x60000213bf00_0 .net "tpc_start", 0 0, L_0x6000022821c0;  1 drivers
v0x600002124000_0 .net "tpc_start_pc", 19 0, L_0x6000038db2c0;  alias, 1 drivers
v0x600002124090_0 .net "vpu_lcp_done", 0 0, L_0x6000038a6b50;  1 drivers
v0x600002124120_0 .net "vpu_lcp_ready", 0 0, L_0x600002283700;  1 drivers
v0x6000021241b0_0 .net "vpu_sram_addr", 19 0, v0x60000213f060_0;  1 drivers
v0x600002124240_0 .net "vpu_sram_rdata", 255 0, L_0x6000038a4540;  1 drivers
v0x6000021242d0_0 .net "vpu_sram_re", 0 0, L_0x6000038a6990;  1 drivers
v0x600002124360_0 .net "vpu_sram_ready", 0 0, L_0x600002282580;  1 drivers
v0x6000021243f0_0 .net "vpu_sram_wdata", 255 0, L_0x6000038a6a70;  1 drivers
v0x600002124480_0 .net "vpu_sram_we", 0 0, L_0x6000038a6920;  1 drivers
v0x600002124510_0 .var "weight_load_col_d", 1 0;
v0x6000021245a0_0 .var "weight_load_en_d", 0 0;
L_0x600002299180 .part v0x600002118fc0_0, 112, 8;
L_0x600002299220 .part v0x600002118fc0_0, 96, 16;
L_0x6000022992c0 .part v0x600002118fc0_0, 80, 16;
L_0x600002299360 .part v0x600002118fc0_0, 64, 16;
L_0x600002299400 .part v0x600002118fc0_0, 48, 16;
L_0x6000022994a0 .part v0x600002118fc0_0, 32, 16;
L_0x600002299540 .part v0x600002118fc0_0, 16, 16;
L_0x6000022864e0 .part v0x60000213d290_0, 0, 32;
L_0x600002286300 .concat [ 16 4 0 0], L_0x600002299360, L_0x14808a530;
L_0x6000022863a0 .concat [ 5 15 0 0], v0x60000213a760_0, L_0x14808a578;
L_0x6000022861c0 .arith/sum 20, L_0x600002286300, L_0x6000022863a0;
L_0x600002286260 .cmp/eq 3, v0x60000213b060_0, L_0x14808a5c0;
L_0x600002286080 .concat [ 16 4 0 0], L_0x6000022992c0, L_0x14808a608;
L_0x600002286120 .concat [ 16 4 0 0], v0x60000213a7f0_0, L_0x14808a650;
L_0x600002285f40 .arith/sum 20, L_0x600002286080, L_0x600002286120;
L_0x600002285fe0 .cmp/eq 3, v0x60000213b060_0, L_0x14808a698;
L_0x600002285e00 .concat [ 16 4 0 0], L_0x600002299220, L_0x14808a6e0;
L_0x600002285ea0 .concat [ 16 4 0 0], v0x60000213ad00_0, L_0x14808a728;
L_0x600002285cc0 .arith/sum 20, L_0x600002285e00, L_0x600002285ea0;
L_0x600002285b80 .part L_0x600002286da0, 0, 128;
L_0x600002285c20 .concat [ 128 128 0 0], L_0x600002285b80, L_0x14808a770;
L_0x600002285d60 .cmp/eq 3, v0x60000213b060_0, L_0x14808a7b8;
L_0x600002285a40 .cmp/eq 3, v0x60000213b060_0, L_0x14808a800;
L_0x600002282300 .reduce/nor L_0x6000038bebc0;
L_0x600002282120 .reduce/nor L_0x600002283b60;
S_0x1601384c0 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x16013ab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x16081ea00 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x16081ea40 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x16081ea80 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x16081eac0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x16081eb00 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x16081eb40 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x16081eb80 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x16081ebc0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x16081ec00 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x16081ec40 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x16081ec80 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x16081ecc0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x16081ed00 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x16081ed40 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x16081ed80 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x16081edc0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x16081ee00 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x16081ee40 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x16081ee80 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x16081eec0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x16081ef00 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x6000038a6840 .functor BUFZ 1, v0x60000211de60_0, C4<0>, C4<0>, C4<0>;
L_0x6000038a6760 .functor BUFZ 256, v0x60000211eac0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038a67d0 .functor BUFZ 1, v0x60000211ebe0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038a6680 .functor BUFZ 1, v0x60000211e910_0, C4<0>, C4<0>, C4<0>;
L_0x6000038a66f0 .functor BUFZ 40, v0x60000211ccf0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000038a7aa0 .functor BUFZ 8, v0x60000211ce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000038a76b0 .functor BUFZ 256, v0x60000211d560_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038a60d0 .functor BUFZ 40, v0x60000211c900_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000038a5b20 .functor BUFZ 8, v0x60000211ca20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14808a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000211c7e0_0 .net/2u *"_ivl_14", 3 0, L_0x14808a920;  1 drivers
v0x60000211c870_0 .net "axi_araddr", 39 0, L_0x6000038a60d0;  alias, 1 drivers
v0x60000211c900_0 .var "axi_araddr_reg", 39 0;
v0x60000211c990_0 .net "axi_arlen", 7 0, L_0x6000038a5b20;  alias, 1 drivers
v0x60000211ca20_0 .var "axi_arlen_reg", 7 0;
v0x60000211cab0_0 .net "axi_arready", 0 0, L_0x600002281e00;  alias, 1 drivers
v0x60000211cb40_0 .net "axi_arvalid", 0 0, v0x60000211cbd0_0;  alias, 1 drivers
v0x60000211cbd0_0 .var "axi_arvalid_reg", 0 0;
v0x60000211cc60_0 .net "axi_awaddr", 39 0, L_0x6000038a66f0;  alias, 1 drivers
v0x60000211ccf0_0 .var "axi_awaddr_reg", 39 0;
v0x60000211cd80_0 .net "axi_awlen", 7 0, L_0x6000038a7aa0;  alias, 1 drivers
v0x60000211ce10_0 .var "axi_awlen_reg", 7 0;
v0x60000211cea0_0 .net "axi_awready", 0 0, L_0x600002283c00;  alias, 1 drivers
v0x60000211cf30_0 .net "axi_awvalid", 0 0, v0x60000211cfc0_0;  alias, 1 drivers
v0x60000211cfc0_0 .var "axi_awvalid_reg", 0 0;
v0x60000211d050_0 .net "axi_bready", 0 0, L_0x14808a968;  alias, 1 drivers
v0x60000211d0e0_0 .net "axi_bresp", 1 0, L_0x6000038d8fc0;  alias, 1 drivers
v0x60000211d170_0 .net "axi_bvalid", 0 0, L_0x600002283ac0;  alias, 1 drivers
v0x60000211d200_0 .net "axi_rdata", 255 0, L_0x6000038d91f0;  alias, 1 drivers
v0x60000211d290_0 .net "axi_rlast", 0 0, L_0x600002281ea0;  alias, 1 drivers
v0x60000211d320_0 .net "axi_rready", 0 0, v0x60000211d3b0_0;  alias, 1 drivers
v0x60000211d3b0_0 .var "axi_rready_reg", 0 0;
v0x60000211d440_0 .net "axi_rvalid", 0 0, L_0x600002281fe0;  alias, 1 drivers
v0x60000211d4d0_0 .net "axi_wdata", 255 0, L_0x6000038a76b0;  alias, 1 drivers
v0x60000211d560_0 .var "axi_wdata_reg", 255 0;
v0x60000211d5f0_0 .net "axi_wlast", 0 0, v0x60000211d680_0;  alias, 1 drivers
v0x60000211d680_0 .var "axi_wlast_reg", 0 0;
v0x60000211d710_0 .net "axi_wready", 0 0, L_0x600002283a20;  alias, 1 drivers
v0x60000211d7a0_0 .net "axi_wvalid", 0 0, v0x60000211d830_0;  alias, 1 drivers
v0x60000211d830_0 .var "axi_wvalid_reg", 0 0;
v0x60000211d8c0_0 .net "cfg_cols", 11 0, L_0x6000022832a0;  1 drivers
v0x60000211d950_0 .net "cfg_rows", 11 0, L_0x600002283480;  1 drivers
v0x60000211d9e0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000211da70_0 .net "cmd", 127 0, v0x6000021182d0_0;  alias, 1 drivers
v0x60000211db00_0 .net "cmd_done", 0 0, L_0x6000038a6840;  alias, 1 drivers
v0x60000211db90_0 .net "cmd_ready", 0 0, L_0x600002283200;  alias, 1 drivers
v0x60000211dc20_0 .net "cmd_valid", 0 0, L_0x6000038beca0;  alias, 1 drivers
v0x60000211dcb0_0 .var "col_count", 11 0;
v0x60000211dd40_0 .var "cols_cfg", 11 0;
v0x60000211ddd0_0 .var "data_buf", 255 0;
v0x60000211de60_0 .var "done_reg", 0 0;
v0x60000211def0_0 .net "ext_addr", 39 0, L_0x6000022835c0;  1 drivers
v0x60000211df80_0 .var "ext_base", 39 0;
v0x60000211e010_0 .var "ext_ptr", 39 0;
v0x60000211e0a0_0 .net "ext_stride", 11 0, L_0x600002283340;  1 drivers
v0x60000211e130_0 .var "ext_stride_cfg", 11 0;
v0x60000211e1c0_0 .net "int_addr", 19 0, L_0x6000022833e0;  1 drivers
v0x60000211e250_0 .var "int_base", 19 0;
v0x60000211e2e0_0 .var "int_ptr", 19 0;
v0x60000211e370_0 .net "int_stride", 11 0, L_0x600002283160;  1 drivers
v0x60000211e400_0 .var "int_stride_cfg", 11 0;
v0x60000211e490_0 .var "op_type", 7 0;
v0x60000211e520_0 .var "row_count", 11 0;
v0x60000211e5b0_0 .var "rows_cfg", 11 0;
v0x60000211e640_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000211e6d0_0 .net "sram_addr", 19 0, v0x60000211e760_0;  alias, 1 drivers
v0x60000211e760_0 .var "sram_addr_reg", 19 0;
v0x60000211e7f0_0 .net "sram_rdata", 255 0, L_0x6000038a40e0;  alias, 1 drivers
v0x60000211e880_0 .net "sram_re", 0 0, L_0x6000038a6680;  alias, 1 drivers
v0x60000211e910_0 .var "sram_re_reg", 0 0;
v0x60000211e9a0_0 .net "sram_ready", 0 0, L_0x600002282260;  alias, 1 drivers
v0x60000211ea30_0 .net "sram_wdata", 255 0, L_0x6000038a6760;  alias, 1 drivers
v0x60000211eac0_0 .var "sram_wdata_reg", 255 0;
v0x60000211eb50_0 .net "sram_we", 0 0, L_0x6000038a67d0;  alias, 1 drivers
v0x60000211ebe0_0 .var "sram_we_reg", 0 0;
v0x60000211ec70_0 .var "state", 3 0;
v0x60000211ed00_0 .net "subop", 7 0, L_0x600002283520;  1 drivers
L_0x600002283520 .part v0x6000021182d0_0, 112, 8;
L_0x6000022835c0 .part v0x6000021182d0_0, 72, 40;
L_0x6000022833e0 .part v0x6000021182d0_0, 52, 20;
L_0x600002283480 .part v0x6000021182d0_0, 40, 12;
L_0x6000022832a0 .part v0x6000021182d0_0, 28, 12;
L_0x600002283340 .part v0x6000021182d0_0, 16, 12;
L_0x600002283160 .part v0x6000021182d0_0, 4, 12;
L_0x600002283200 .cmp/eq 4, v0x60000211ec70_0, L_0x14808a920;
S_0x1601336f0 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x16013ab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x160808200 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x160808240 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x160808280 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x1608082c0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x160808300 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x160808340 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x160808380 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x1608083c0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x160808400 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x160808440 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x160808480 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x1608084c0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x160808500 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x160808540 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x160808580 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x1608085c0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x160808600 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x160808640 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x160808680 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x1608086c0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x160808700 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x160808740 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x160808780 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x1608087c0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x160808800 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x160808840 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x160808880 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x6000038befb0 .functor AND 1, L_0x600002298820, L_0x600002298960, C4<1>, C4<1>;
L_0x6000038bf020 .functor AND 1, L_0x6000038befb0, L_0x600002298aa0, C4<1>, C4<1>;
L_0x6000038beed0 .functor BUFZ 20, v0x600002118900_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000038bef40 .functor BUFZ 1, v0x600002118ab0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038bee60 .functor BUFZ 1, v0x600002119200_0, C4<0>, C4<0>, C4<0>;
L_0x6000038bed80 .functor BUFZ 1, v0x600002119dd0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038beca0 .functor BUFZ 1, v0x600002118510_0, C4<0>, C4<0>, C4<0>;
L_0x6000038beb50 .functor AND 1, L_0x600002298f00, L_0x600002298fa0, C4<1>, C4<1>;
L_0x6000038bebc0 .functor AND 1, L_0x6000038beb50, L_0x600002299040, C4<1>, C4<1>;
L_0x148088010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211ee20_0 .net *"_ivl_11", 23 0, L_0x148088010;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211eeb0_0 .net/2u *"_ivl_12", 31 0, L_0x148088058;  1 drivers
v0x60000211ef40_0 .net *"_ivl_14", 0 0, L_0x600002298820;  1 drivers
v0x60000211efd0_0 .net *"_ivl_16", 31 0, L_0x6000022988c0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211f060_0 .net *"_ivl_19", 23 0, L_0x1480880a0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211f0f0_0 .net/2u *"_ivl_20", 31 0, L_0x1480880e8;  1 drivers
v0x60000211f180_0 .net *"_ivl_22", 0 0, L_0x600002298960;  1 drivers
v0x60000211f210_0 .net *"_ivl_25", 0 0, L_0x6000038befb0;  1 drivers
v0x60000211f2a0_0 .net *"_ivl_26", 31 0, L_0x600002298a00;  1 drivers
L_0x148088130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211f330_0 .net *"_ivl_29", 23 0, L_0x148088130;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211f3c0_0 .net/2u *"_ivl_30", 31 0, L_0x148088178;  1 drivers
v0x60000211f450_0 .net *"_ivl_32", 0 0, L_0x600002298aa0;  1 drivers
v0x60000211f4e0_0 .net *"_ivl_36", 31 0, L_0x600002298b40;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211f570_0 .net *"_ivl_39", 23 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211f600_0 .net/2u *"_ivl_40", 31 0, L_0x148088208;  1 drivers
v0x60000211f690_0 .net *"_ivl_44", 31 0, L_0x600002298c80;  1 drivers
L_0x148088250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211f720_0 .net *"_ivl_47", 23 0, L_0x148088250;  1 drivers
L_0x148088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211f7b0_0 .net/2u *"_ivl_48", 31 0, L_0x148088298;  1 drivers
v0x60000211f840_0 .net *"_ivl_52", 31 0, L_0x600002298dc0;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211f8d0_0 .net *"_ivl_55", 23 0, L_0x1480882e0;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211f960_0 .net/2u *"_ivl_56", 31 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000211f9f0_0 .net/2u *"_ivl_76", 3 0, L_0x148088370;  1 drivers
v0x60000211fa80_0 .net *"_ivl_78", 0 0, L_0x600002298f00;  1 drivers
v0x60000211fb10_0 .net *"_ivl_8", 31 0, L_0x600002298780;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000211fba0_0 .net/2u *"_ivl_80", 3 0, L_0x1480883b8;  1 drivers
v0x60000211fc30_0 .net *"_ivl_82", 0 0, L_0x600002298fa0;  1 drivers
v0x60000211fcc0_0 .net *"_ivl_85", 0 0, L_0x6000038beb50;  1 drivers
L_0x148088400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000211fd50_0 .net/2u *"_ivl_86", 3 0, L_0x148088400;  1 drivers
v0x60000211fde0_0 .net *"_ivl_88", 0 0, L_0x600002299040;  1 drivers
v0x60000211fe70_0 .net "all_done", 0 0, L_0x6000038bf020;  1 drivers
v0x60000211ff00_0 .net "busy", 0 0, L_0x6000038bebc0;  alias, 1 drivers
v0x600002118000_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002118090_0 .var "decoded_opcode", 7 0;
v0x600002118120_0 .var "decoded_subop", 7 0;
v0x6000021181b0_0 .net "dma_clear", 0 0, L_0x600002298e60;  1 drivers
v0x600002118240_0 .net "dma_cmd", 127 0, v0x6000021182d0_0;  alias, 1 drivers
v0x6000021182d0_0 .var "dma_cmd_reg", 127 0;
v0x600002118360_0 .net "dma_done", 0 0, L_0x6000038a6840;  alias, 1 drivers
v0x6000021183f0_0 .net "dma_ready", 0 0, L_0x600002283200;  alias, 1 drivers
v0x600002118480_0 .net "dma_valid", 0 0, L_0x6000038beca0;  alias, 1 drivers
v0x600002118510_0 .var "dma_valid_reg", 0 0;
v0x6000021185a0_0 .net "done", 0 0, v0x600002118630_0;  alias, 1 drivers
v0x600002118630_0 .var "done_reg", 0 0;
v0x6000021186c0_0 .net "error", 0 0, v0x600002118750_0;  alias, 1 drivers
v0x600002118750_0 .var "error_reg", 0 0;
v0x6000021187e0_0 .net "global_sync_in", 0 0, L_0x6000038db170;  alias, 1 drivers
v0x600002118870_0 .net "imem_addr", 19 0, L_0x6000038beed0;  alias, 1 drivers
v0x600002118900_0 .var "imem_addr_reg", 19 0;
v0x600002118990_0 .net "imem_data", 127 0, v0x600002139cb0_0;  alias, 1 drivers
v0x600002118a20_0 .net "imem_re", 0 0, L_0x6000038bef40;  alias, 1 drivers
v0x600002118ab0_0 .var "imem_re_reg", 0 0;
v0x600002118b40_0 .net "imem_valid", 0 0, L_0x6000038bf100;  alias, 1 drivers
v0x600002118bd0_0 .var "instr_reg", 127 0;
v0x600002118c60_0 .net "loop_count", 15 0, L_0x600002298640;  1 drivers
v0x600002118cf0 .array "loop_counter", 3 0, 15 0;
v0x600002118d80_0 .var "loop_sp", 1 0;
v0x600002118e10 .array "loop_start_addr", 3 0, 19 0;
v0x600002118ea0_0 .net "mxu_clear", 0 0, L_0x600002298be0;  1 drivers
v0x600002118f30_0 .net "mxu_cmd", 127 0, v0x600002118fc0_0;  alias, 1 drivers
v0x600002118fc0_0 .var "mxu_cmd_reg", 127 0;
v0x600002119050_0 .net "mxu_done", 0 0, L_0x6000038a6bc0;  alias, 1 drivers
v0x6000021190e0_0 .net "mxu_ready", 0 0, L_0x6000038a6d10;  alias, 1 drivers
v0x600002119170_0 .net "mxu_valid", 0 0, L_0x6000038bee60;  alias, 1 drivers
v0x600002119200_0 .var "mxu_valid_reg", 0 0;
v0x600002119290_0 .net "opcode", 7 0, L_0x600002298500;  1 drivers
v0x600002119320_0 .var "pc", 19 0;
v0x6000021193b0_0 .var "pending_dma", 7 0;
v0x600002119440_0 .var "pending_mxu", 7 0;
v0x6000021194d0_0 .var "pending_vpu", 7 0;
v0x600002119560_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000021195f0_0 .net "start", 0 0, L_0x6000022821c0;  alias, 1 drivers
v0x600002119680_0 .net "start_pc", 19 0, L_0x6000038db2c0;  alias, 1 drivers
v0x600002119710_0 .var "state", 3 0;
v0x6000021197a0_0 .net "subop", 7 0, L_0x6000022985a0;  1 drivers
v0x600002119830_0 .net "sync_grant", 0 0, L_0x600002283ca0;  alias, 1 drivers
v0x6000021198c0_0 .net "sync_mask", 7 0, L_0x6000022986e0;  1 drivers
v0x600002119950_0 .net "sync_request", 0 0, v0x6000021199e0_0;  alias, 1 drivers
v0x6000021199e0_0 .var "sync_request_reg", 0 0;
v0x600002119a70_0 .net "vpu_clear", 0 0, L_0x600002298d20;  1 drivers
v0x600002119b00_0 .net "vpu_cmd", 127 0, v0x600002119b90_0;  alias, 1 drivers
v0x600002119b90_0 .var "vpu_cmd_reg", 127 0;
v0x600002119c20_0 .net "vpu_done", 0 0, L_0x6000038a6b50;  alias, 1 drivers
v0x600002119cb0_0 .net "vpu_ready", 0 0, L_0x600002283700;  alias, 1 drivers
v0x600002119d40_0 .net "vpu_valid", 0 0, L_0x6000038bed80;  alias, 1 drivers
v0x600002119dd0_0 .var "vpu_valid_reg", 0 0;
L_0x600002298500 .part v0x600002139cb0_0, 120, 8;
L_0x6000022985a0 .part v0x600002139cb0_0, 112, 8;
L_0x600002298640 .part v0x600002139cb0_0, 32, 16;
L_0x6000022986e0 .part v0x600002139cb0_0, 104, 8;
L_0x600002298780 .concat [ 8 24 0 0], v0x600002119440_0, L_0x148088010;
L_0x600002298820 .cmp/eq 32, L_0x600002298780, L_0x148088058;
L_0x6000022988c0 .concat [ 8 24 0 0], v0x6000021194d0_0, L_0x1480880a0;
L_0x600002298960 .cmp/eq 32, L_0x6000022988c0, L_0x1480880e8;
L_0x600002298a00 .concat [ 8 24 0 0], v0x6000021193b0_0, L_0x148088130;
L_0x600002298aa0 .cmp/eq 32, L_0x600002298a00, L_0x148088178;
L_0x600002298b40 .concat [ 8 24 0 0], v0x600002119440_0, L_0x1480881c0;
L_0x600002298be0 .cmp/eq 32, L_0x600002298b40, L_0x148088208;
L_0x600002298c80 .concat [ 8 24 0 0], v0x6000021194d0_0, L_0x148088250;
L_0x600002298d20 .cmp/eq 32, L_0x600002298c80, L_0x148088298;
L_0x600002298dc0 .concat [ 8 24 0 0], v0x6000021193b0_0, L_0x1480882e0;
L_0x600002298e60 .cmp/eq 32, L_0x600002298dc0, L_0x148088328;
L_0x600002298f00 .cmp/ne 4, v0x600002119710_0, L_0x148088370;
L_0x600002298fa0 .cmp/ne 4, v0x600002119710_0, L_0x1480883b8;
L_0x600002299040 .cmp/ne 4, v0x600002119710_0, L_0x148088400;
S_0x160133860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x1601336f0;
 .timescale 0 0;
v0x60000211ed90_0 .var/i "i", 31 0;
S_0x16012ea50 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x16013ab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x16012c400 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x16012c440 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x16012c480 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x16012c4c0 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x16012c500 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x16012c540 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x16012c580 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x16012c5c0 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x6000038a7170 .functor OR 1, L_0x600002286bc0, L_0x600002286c60, C4<0>, C4<0>;
L_0x6000038a7020 .functor AND 1, L_0x600002286a80, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038a7090 .functor AND 1, L_0x6000038a7020, L_0x600002286b20, C4<1>, C4<1>;
L_0x6000038a6f40 .functor OR 1, L_0x6000038a7170, L_0x6000038a7090, C4<0>, C4<0>;
L_0x6000038a6fb0 .functor BUFZ 1, L_0x6000038a6f40, C4<0>, C4<0>, C4<0>;
L_0x6000038a6e60 .functor AND 1, L_0x600002286940, L_0x6000022869e0, C4<1>, C4<1>;
L_0x6000038a6ed0 .functor AND 1, L_0x6000022866c0, L_0x600002286760, C4<1>, C4<1>;
L_0x6000038a6d80 .functor AND 1, L_0x6000038a6ed0, L_0x600002286440, C4<1>, C4<1>;
v0x6000021306c0_0 .net *"_ivl_101", 0 0, L_0x600002286440;  1 drivers
L_0x14808a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002130750_0 .net/2u *"_ivl_37", 2 0, L_0x14808a188;  1 drivers
v0x6000021307e0_0 .net *"_ivl_39", 0 0, L_0x600002286bc0;  1 drivers
L_0x14808a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002130870_0 .net/2u *"_ivl_41", 2 0, L_0x14808a1d0;  1 drivers
v0x600002130900_0 .net *"_ivl_43", 0 0, L_0x600002286c60;  1 drivers
v0x600002130990_0 .net *"_ivl_46", 0 0, L_0x6000038a7170;  1 drivers
L_0x14808a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002130a20_0 .net/2u *"_ivl_47", 2 0, L_0x14808a218;  1 drivers
v0x600002130ab0_0 .net *"_ivl_49", 0 0, L_0x600002286a80;  1 drivers
v0x600002130b40_0 .net *"_ivl_52", 0 0, L_0x6000038a7020;  1 drivers
v0x600002130bd0_0 .net *"_ivl_54", 0 0, L_0x600002286b20;  1 drivers
v0x600002130c60_0 .net *"_ivl_56", 0 0, L_0x6000038a7090;  1 drivers
L_0x14808a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002130cf0_0 .net/2u *"_ivl_61", 2 0, L_0x14808a260;  1 drivers
v0x600002130d80_0 .net *"_ivl_63", 0 0, L_0x600002286940;  1 drivers
L_0x14808a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002130e10_0 .net/2u *"_ivl_65", 2 0, L_0x14808a2a8;  1 drivers
v0x600002130ea0_0 .net *"_ivl_67", 0 0, L_0x6000022869e0;  1 drivers
L_0x14808a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002130f30_0 .net/2u *"_ivl_71", 2 0, L_0x14808a2f0;  1 drivers
L_0x14808a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002130fc0_0 .net/2u *"_ivl_75", 2 0, L_0x14808a338;  1 drivers
L_0x14808a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002131050_0 .net/2u *"_ivl_81", 2 0, L_0x14808a3c8;  1 drivers
v0x6000021310e0_0 .net *"_ivl_83", 0 0, L_0x6000022866c0;  1 drivers
v0x600002131170_0 .net *"_ivl_85", 0 0, L_0x600002286760;  1 drivers
v0x600002131200_0 .net *"_ivl_88", 0 0, L_0x6000038a6ed0;  1 drivers
v0x600002131290_0 .net *"_ivl_89", 31 0, L_0x600002286580;  1 drivers
L_0x14808a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002131320_0 .net *"_ivl_92", 15 0, L_0x14808a410;  1 drivers
L_0x148093f50 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000021313b0_0 .net *"_ivl_93", 31 0, L_0x148093f50;  1 drivers
L_0x14808a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002131440_0 .net/2u *"_ivl_97", 31 0, L_0x14808a458;  1 drivers
v0x6000021314d0_0 .net *"_ivl_99", 31 0, L_0x600002286620;  1 drivers
v0x600002131560_0 .net "act_data", 31 0, v0x600002138a20_0;  1 drivers
v0x6000021315f0 .array "act_h", 19 0;
v0x6000021315f0_0 .net v0x6000021315f0 0, 7 0, L_0x6000038bdd50; 1 drivers
v0x6000021315f0_1 .net v0x6000021315f0 1, 7 0, v0x60000211af40_0; 1 drivers
v0x6000021315f0_2 .net v0x6000021315f0 2, 7 0, v0x600002104510_0; 1 drivers
v0x6000021315f0_3 .net v0x6000021315f0 3, 7 0, v0x600002105a70_0; 1 drivers
v0x6000021315f0_4 .net v0x6000021315f0 4, 7 0, v0x600002106fd0_0; 1 drivers
v0x6000021315f0_5 .net v0x6000021315f0 5, 7 0, L_0x6000038bd8f0; 1 drivers
v0x6000021315f0_6 .net v0x6000021315f0 6, 7 0, v0x6000021005a0_0; 1 drivers
v0x6000021315f0_7 .net v0x6000021315f0 7, 7 0, v0x600002101b00_0; 1 drivers
v0x6000021315f0_8 .net v0x6000021315f0 8, 7 0, v0x600002103060_0; 1 drivers
v0x6000021315f0_9 .net v0x6000021315f0 9, 7 0, v0x60000210c630_0; 1 drivers
v0x6000021315f0_10 .net v0x6000021315f0 10, 7 0, L_0x6000038bd490; 1 drivers
v0x6000021315f0_11 .net v0x6000021315f0 11, 7 0, v0x60000210db90_0; 1 drivers
v0x6000021315f0_12 .net v0x6000021315f0 12, 7 0, v0x60000210f0f0_0; 1 drivers
v0x6000021315f0_13 .net v0x6000021315f0 13, 7 0, v0x6000021086c0_0; 1 drivers
v0x6000021315f0_14 .net v0x6000021315f0 14, 7 0, v0x600002109c20_0; 1 drivers
v0x6000021315f0_15 .net v0x6000021315f0 15, 7 0, L_0x6000038bd030; 1 drivers
v0x6000021315f0_16 .net v0x6000021315f0 16, 7 0, v0x60000210b180_0; 1 drivers
v0x6000021315f0_17 .net v0x6000021315f0 17, 7 0, v0x600002134750_0; 1 drivers
v0x6000021315f0_18 .net v0x6000021315f0 18, 7 0, v0x600002135cb0_0; 1 drivers
v0x6000021315f0_19 .net v0x6000021315f0 19, 7 0, v0x600002137210_0; 1 drivers
v0x600002131680_0 .net "act_ready", 0 0, L_0x6000022868a0;  1 drivers
v0x600002131710_0 .net "act_valid", 0 0, v0x600002138b40_0;  1 drivers
v0x6000021317a0_0 .net "busy", 0 0, L_0x6000038a6e60;  alias, 1 drivers
v0x600002131830_0 .net "cfg_k_tiles", 15 0, L_0x600002299540;  alias, 1 drivers
L_0x14808a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000021318c0_0 .net "clear_acc", 0 0, L_0x14808a4a0;  1 drivers
v0x600002131950_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021319e0_0 .var "cycle_count", 15 0;
v0x600002131a70_0 .var "cycle_count_next", 15 0;
v0x600002119e60_5 .array/port v0x600002119e60, 5;
v0x600002131b00 .array "deskew_output", 3 0;
v0x600002131b00_0 .net v0x600002131b00 0, 31 0, v0x600002119e60_5; 1 drivers
v0x600002119f80_3 .array/port v0x600002119f80, 3;
v0x600002131b00_1 .net v0x600002131b00 1, 31 0, v0x600002119f80_3; 1 drivers
v0x60000211a0a0_1 .array/port v0x60000211a0a0, 1;
v0x600002131b00_2 .net v0x600002131b00 2, 31 0, v0x60000211a0a0_1; 1 drivers
v0x600002131b00_3 .net v0x600002131b00 3, 31 0, L_0x6000038a72c0; 1 drivers
v0x600002131b90_0 .net "done", 0 0, L_0x600002286800;  alias, 1 drivers
L_0x14808a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002131c20_0 .net "drain_delay", 15 0, L_0x14808a380;  1 drivers
v0x600002131cb0_0 .net "pe_enable", 0 0, L_0x6000038a6f40;  1 drivers
v0x600002131d40 .array "psum_bottom", 3 0;
v0x600002131d40_0 .net v0x600002131d40 0, 31 0, L_0x6000038b85b0; 1 drivers
v0x600002131d40_1 .net v0x600002131d40 1, 31 0, L_0x6000038a7c60; 1 drivers
v0x600002131d40_2 .net v0x600002131d40 2, 31 0, L_0x6000038a7d40; 1 drivers
v0x600002131d40_3 .net v0x600002131d40 3, 31 0, L_0x6000038a74f0; 1 drivers
L_0x148088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002131dd0 .array "psum_v", 19 0;
v0x600002131dd0_0 .net v0x600002131dd0 0, 31 0, L_0x148088568; 1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002131dd0_1 .net v0x600002131dd0 1, 31 0, L_0x1480885b0; 1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002131dd0_2 .net v0x600002131dd0 2, 31 0, L_0x1480885f8; 1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002131dd0_3 .net v0x600002131dd0 3, 31 0, L_0x148088640; 1 drivers
v0x600002131dd0_4 .net v0x600002131dd0 4, 31 0, v0x60000211b450_0; 1 drivers
v0x600002131dd0_5 .net v0x600002131dd0 5, 31 0, v0x600002104a20_0; 1 drivers
v0x600002131dd0_6 .net v0x600002131dd0 6, 31 0, v0x600002105f80_0; 1 drivers
v0x600002131dd0_7 .net v0x600002131dd0 7, 31 0, v0x6000021074e0_0; 1 drivers
v0x600002131dd0_8 .net v0x600002131dd0 8, 31 0, v0x600002100ab0_0; 1 drivers
v0x600002131dd0_9 .net v0x600002131dd0 9, 31 0, v0x600002102010_0; 1 drivers
v0x600002131dd0_10 .net v0x600002131dd0 10, 31 0, v0x600002103570_0; 1 drivers
v0x600002131dd0_11 .net v0x600002131dd0 11, 31 0, v0x60000210cb40_0; 1 drivers
v0x600002131dd0_12 .net v0x600002131dd0 12, 31 0, v0x60000210e0a0_0; 1 drivers
v0x600002131dd0_13 .net v0x600002131dd0 13, 31 0, v0x60000210f600_0; 1 drivers
v0x600002131dd0_14 .net v0x600002131dd0 14, 31 0, v0x600002108bd0_0; 1 drivers
v0x600002131dd0_15 .net v0x600002131dd0 15, 31 0, v0x60000210a130_0; 1 drivers
v0x600002131dd0_16 .net v0x600002131dd0 16, 31 0, v0x60000210b690_0; 1 drivers
v0x600002131dd0_17 .net v0x600002131dd0 17, 31 0, v0x600002134c60_0; 1 drivers
v0x600002131dd0_18 .net v0x600002131dd0 18, 31 0, v0x6000021361c0_0; 1 drivers
v0x600002131dd0_19 .net v0x600002131dd0 19, 31 0, v0x600002137720_0; 1 drivers
v0x600002131e60_0 .net "result_data", 127 0, L_0x600002286da0;  alias, 1 drivers
L_0x14808a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002131ef0_0 .net "result_ready", 0 0, L_0x14808a4e8;  1 drivers
v0x600002131f80_0 .net "result_valid", 0 0, L_0x6000038a6d80;  alias, 1 drivers
v0x600002132010_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000021320a0_0 .net "skew_enable", 0 0, L_0x6000038a6fb0;  1 drivers
v0x600002132130 .array "skew_input", 3 0;
v0x600002132130_0 .net v0x600002132130 0, 7 0, L_0x600002299680; 1 drivers
v0x600002132130_1 .net v0x600002132130 1, 7 0, L_0x6000022997c0; 1 drivers
v0x600002132130_2 .net v0x600002132130 2, 7 0, L_0x600002299900; 1 drivers
v0x600002132130_3 .net v0x600002132130 3, 7 0, L_0x600002299a40; 1 drivers
v0x6000021321c0 .array "skew_output", 3 0;
v0x6000021321c0_0 .net v0x6000021321c0 0, 7 0, v0x60000211a1c0_0; 1 drivers
v0x6000021321c0_1 .net v0x6000021321c0 1, 7 0, v0x60000211a490_0; 1 drivers
v0x6000021321c0_2 .net v0x6000021321c0 2, 7 0, v0x60000211a760_0; 1 drivers
v0x6000021321c0_3 .net v0x6000021321c0 3, 7 0, v0x60000211aa30_0; 1 drivers
v0x600002132250_0 .net "start", 0 0, v0x60000213afd0_0;  1 drivers
v0x6000021322e0_0 .var "state", 2 0;
v0x600002132370_0 .var "state_next", 2 0;
v0x600002132400_0 .net "weight_load_col", 1 0, v0x600002124510_0;  1 drivers
v0x600002132490_0 .net "weight_load_data", 31 0, L_0x6000022864e0;  1 drivers
v0x600002132520_0 .net "weight_load_en", 0 0, v0x6000021245a0_0;  1 drivers
E_0x6000009f7180/0 .event anyedge, v0x6000021322e0_0, v0x6000021319e0_0, v0x600002132250_0, v0x600002132520_0;
E_0x6000009f7180/1 .event anyedge, v0x600002131830_0, v0x600002131c20_0;
E_0x6000009f7180 .event/or E_0x6000009f7180/0, E_0x6000009f7180/1;
L_0x6000022995e0 .part v0x600002138a20_0, 0, 8;
L_0x148088448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002299680 .functor MUXZ 8, L_0x148088448, L_0x6000022995e0, v0x600002138b40_0, C4<>;
L_0x600002299720 .part v0x600002138a20_0, 8, 8;
L_0x148088490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000022997c0 .functor MUXZ 8, L_0x148088490, L_0x600002299720, v0x600002138b40_0, C4<>;
L_0x600002299860 .part v0x600002138a20_0, 16, 8;
L_0x1480884d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002299900 .functor MUXZ 8, L_0x1480884d8, L_0x600002299860, v0x600002138b40_0, C4<>;
L_0x6000022999a0 .part v0x600002138a20_0, 24, 8;
L_0x148088520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002299a40 .functor MUXZ 8, L_0x148088520, L_0x6000022999a0, v0x600002138b40_0, C4<>;
L_0x600002299c20 .part L_0x6000022864e0, 0, 8;
L_0x60000229a440 .part L_0x6000022864e0, 0, 8;
L_0x60000229ac60 .part L_0x6000022864e0, 0, 8;
L_0x60000229b480 .part L_0x6000022864e0, 0, 8;
L_0x60000229bca0 .part L_0x6000022864e0, 8, 8;
L_0x600002297b60 .part L_0x6000022864e0, 8, 8;
L_0x600002297200 .part L_0x6000022864e0, 8, 8;
L_0x600002296260 .part L_0x6000022864e0, 8, 8;
L_0x60000229f980 .part L_0x6000022864e0, 16, 8;
L_0x60000229eee0 .part L_0x6000022864e0, 16, 8;
L_0x60000229e580 .part L_0x6000022864e0, 16, 8;
L_0x60000229dcc0 .part L_0x6000022864e0, 16, 8;
L_0x60000229d5e0 .part L_0x6000022864e0, 24, 8;
L_0x60000229c140 .part L_0x6000022864e0, 24, 8;
L_0x60000229d0e0 .part L_0x6000022864e0, 24, 8;
L_0x600002287700 .part L_0x6000022864e0, 24, 8;
L_0x600002286da0 .concat8 [ 32 32 32 32], L_0x6000038a7330, L_0x6000038a71e0, L_0x6000038a7250, L_0x6000038a7100;
L_0x600002286bc0 .cmp/eq 3, v0x6000021322e0_0, L_0x14808a188;
L_0x600002286c60 .cmp/eq 3, v0x6000021322e0_0, L_0x14808a1d0;
L_0x600002286a80 .cmp/eq 3, v0x6000021322e0_0, L_0x14808a218;
L_0x600002286b20 .reduce/nor v0x6000021245a0_0;
L_0x600002286940 .cmp/ne 3, v0x6000021322e0_0, L_0x14808a260;
L_0x6000022869e0 .cmp/ne 3, v0x6000021322e0_0, L_0x14808a2a8;
L_0x600002286800 .cmp/eq 3, v0x6000021322e0_0, L_0x14808a2f0;
L_0x6000022868a0 .cmp/eq 3, v0x6000021322e0_0, L_0x14808a338;
L_0x6000022866c0 .cmp/eq 3, v0x6000021322e0_0, L_0x14808a3c8;
L_0x600002286760 .cmp/ge 16, v0x6000021319e0_0, L_0x14808a380;
L_0x600002286580 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x14808a410;
L_0x600002286620 .arith/sum 32, L_0x148093f50, L_0x14808a458;
L_0x600002286440 .cmp/gt 32, L_0x600002286620, L_0x600002286580;
S_0x160129db0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x16012ea50;
 .timescale 0 0;
P_0x600003ddb780 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x600003ddb7c0 .param/l "col" 1 10 248, +C4<00>;
L_0x6000038b85b0 .functor BUFZ 32, v0x60000210b690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160129f20 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x160129db0;
 .timescale 0 0;
v0x600002119e60 .array "delay_stages", 5 0, 31 0;
v0x600002119ef0_0 .var/i "i", 31 0;
S_0x160127760 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x16012ea50;
 .timescale 0 0;
P_0x600003ddb900 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x600003ddb940 .param/l "col" 1 10 248, +C4<01>;
L_0x6000038a7c60 .functor BUFZ 32, v0x600002134c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1601278d0 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x160127760;
 .timescale 0 0;
v0x600002119f80 .array "delay_stages", 3 0, 31 0;
v0x60000211a010_0 .var/i "i", 31 0;
S_0x160125110 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x16012ea50;
 .timescale 0 0;
P_0x600003ddb980 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x600003ddb9c0 .param/l "col" 1 10 248, +C4<010>;
L_0x6000038a7d40 .functor BUFZ 32, v0x6000021361c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160125280 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x160125110;
 .timescale 0 0;
v0x60000211a0a0 .array "delay_stages", 1 0, 31 0;
v0x60000211a130_0 .var/i "i", 31 0;
S_0x160122ac0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x16012ea50;
 .timescale 0 0;
P_0x600003ddba00 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x600003ddba40 .param/l "col" 1 10 248, +C4<011>;
L_0x6000038a74f0 .functor BUFZ 32, v0x600002137720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160122c30 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x160122ac0;
 .timescale 0 0;
L_0x6000038a72c0 .functor BUFZ 32, L_0x6000038a74f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160120470 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f7400 .param/l "row" 1 10 142, +C4<00>;
v0x60000211a250_0 .net *"_ivl_1", 7 0, L_0x6000022995e0;  1 drivers
v0x60000211a2e0_0 .net/2u *"_ivl_2", 7 0, L_0x148088448;  1 drivers
S_0x1601205e0 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x160120470;
 .timescale 0 0;
v0x60000211a1c0_0 .var "out_reg", 7 0;
S_0x16011de20 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f7480 .param/l "row" 1 10 142, +C4<01>;
v0x60000211a520_0 .net *"_ivl_1", 7 0, L_0x600002299720;  1 drivers
v0x60000211a5b0_0 .net/2u *"_ivl_2", 7 0, L_0x148088490;  1 drivers
S_0x16011df90 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x16011de20;
 .timescale 0 0;
v0x60000211a370 .array "delay_stages", 0 0, 7 0;
v0x60000211a400_0 .var/i "i", 31 0;
v0x60000211a490_0 .var "out_reg", 7 0;
S_0x16011b7d0 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f7500 .param/l "row" 1 10 142, +C4<010>;
v0x60000211a7f0_0 .net *"_ivl_1", 7 0, L_0x600002299860;  1 drivers
v0x60000211a880_0 .net/2u *"_ivl_2", 7 0, L_0x1480884d8;  1 drivers
S_0x16011b940 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x16011b7d0;
 .timescale 0 0;
v0x60000211a640 .array "delay_stages", 1 0, 7 0;
v0x60000211a6d0_0 .var/i "i", 31 0;
v0x60000211a760_0 .var "out_reg", 7 0;
S_0x160119180 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f7580 .param/l "row" 1 10 142, +C4<011>;
v0x60000211aac0_0 .net *"_ivl_1", 7 0, L_0x6000022999a0;  1 drivers
v0x60000211ab50_0 .net/2u *"_ivl_2", 7 0, L_0x148088520;  1 drivers
S_0x1601192f0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x160119180;
 .timescale 0 0;
v0x60000211a910 .array "delay_stages", 2 0, 7 0;
v0x60000211a9a0_0 .var/i "i", 31 0;
v0x60000211aa30_0 .var "out_reg", 7 0;
S_0x160146100 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f73c0 .param/l "row" 1 10 213, +C4<00>;
S_0x160146270 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x160146100;
 .timescale 0 0;
P_0x6000009f7640 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038bcbd0 .functor AND 1, v0x6000021245a0_0, L_0x600002299b80, C4<1>, C4<1>;
L_0x6000038bc770 .functor AND 1, L_0x600002299d60, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038bc310 .functor OR 1, L_0x600002299cc0, L_0x6000038bc770, C4<0>, C4<0>;
L_0x6000038bdea0 .functor AND 1, L_0x14808a4a0, L_0x6000038bc310, C4<1>, C4<1>;
L_0x6000038bde30 .functor AND 1, L_0x6000038bdea0, L_0x600002299ea0, C4<1>, C4<1>;
v0x60000211b720_0 .net *"_ivl_0", 2 0, L_0x600002299ae0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000211b7b0_0 .net/2u *"_ivl_11", 2 0, L_0x148088718;  1 drivers
v0x60000211b840_0 .net *"_ivl_13", 0 0, L_0x600002299cc0;  1 drivers
L_0x148088760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000211b8d0_0 .net/2u *"_ivl_15", 2 0, L_0x148088760;  1 drivers
v0x60000211b960_0 .net *"_ivl_17", 0 0, L_0x600002299d60;  1 drivers
v0x60000211b9f0_0 .net *"_ivl_20", 0 0, L_0x6000038bc770;  1 drivers
v0x60000211ba80_0 .net *"_ivl_22", 0 0, L_0x6000038bc310;  1 drivers
v0x60000211bb10_0 .net *"_ivl_24", 0 0, L_0x6000038bdea0;  1 drivers
v0x60000211bba0_0 .net *"_ivl_25", 31 0, L_0x600002299e00;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211bc30_0 .net *"_ivl_28", 15 0, L_0x1480887a8;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000211bcc0_0 .net/2u *"_ivl_29", 31 0, L_0x1480887f0;  1 drivers
L_0x148088688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000211bd50_0 .net *"_ivl_3", 0 0, L_0x148088688;  1 drivers
v0x60000211bde0_0 .net *"_ivl_31", 0 0, L_0x600002299ea0;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000211be70_0 .net/2u *"_ivl_4", 2 0, L_0x1480886d0;  1 drivers
v0x60000211bf00_0 .net *"_ivl_6", 0 0, L_0x600002299b80;  1 drivers
v0x600002104000_0 .net "do_clear", 0 0, L_0x6000038bde30;  1 drivers
v0x600002104090_0 .net "load_weight", 0 0, L_0x6000038bcbd0;  1 drivers
v0x600002104120_0 .net "weight_in", 7 0, L_0x600002299c20;  1 drivers
L_0x600002299ae0 .concat [ 2 1 0 0], v0x600002124510_0, L_0x148088688;
L_0x600002299b80 .cmp/eq 3, L_0x600002299ae0, L_0x1480886d0;
L_0x600002299cc0 .cmp/eq 3, v0x6000021322e0_0, L_0x148088718;
L_0x600002299d60 .cmp/eq 3, v0x6000021322e0_0, L_0x148088760;
L_0x600002299e00 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x1480887a8;
L_0x600002299ea0 .cmp/eq 32, L_0x600002299e00, L_0x1480887f0;
S_0x1601463e0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160146270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003ddbb00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003ddbb40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000211abe0_0 .net *"_ivl_11", 0 0, L_0x60000229a120;  1 drivers
v0x60000211ac70_0 .net *"_ivl_12", 15 0, L_0x60000229a1c0;  1 drivers
v0x60000211ad00_0 .net/s *"_ivl_4", 15 0, L_0x600002299f40;  1 drivers
v0x60000211ad90_0 .net/s *"_ivl_6", 15 0, L_0x600002299fe0;  1 drivers
v0x60000211ae20_0 .net/s "a_signed", 7 0, v0x60000211afd0_0;  1 drivers
v0x60000211aeb0_0 .net "act_in", 7 0, L_0x6000038bdd50;  alias, 1 drivers
v0x60000211af40_0 .var "act_out", 7 0;
v0x60000211afd0_0 .var "act_reg", 7 0;
v0x60000211b060_0 .net "clear_acc", 0 0, L_0x6000038bde30;  alias, 1 drivers
v0x60000211b0f0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000211b180_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x60000211b210_0 .net "load_weight", 0 0, L_0x6000038bcbd0;  alias, 1 drivers
v0x60000211b2a0_0 .net/s "product", 15 0, L_0x60000229a080;  1 drivers
v0x60000211b330_0 .net/s "product_ext", 31 0, L_0x60000229a260;  1 drivers
v0x60000211b3c0_0 .net "psum_in", 31 0, L_0x148088568;  alias, 1 drivers
v0x60000211b450_0 .var "psum_out", 31 0;
v0x60000211b4e0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000211b570_0 .net/s "w_signed", 7 0, v0x60000211b690_0;  1 drivers
v0x60000211b600_0 .net "weight_in", 7 0, L_0x600002299c20;  alias, 1 drivers
v0x60000211b690_0 .var "weight_reg", 7 0;
L_0x600002299f40 .extend/s 16, v0x60000211afd0_0;
L_0x600002299fe0 .extend/s 16, v0x60000211b690_0;
L_0x60000229a080 .arith/mult 16, L_0x600002299f40, L_0x600002299fe0;
L_0x60000229a120 .part L_0x60000229a080, 15, 1;
LS_0x60000229a1c0_0_0 .concat [ 1 1 1 1], L_0x60000229a120, L_0x60000229a120, L_0x60000229a120, L_0x60000229a120;
LS_0x60000229a1c0_0_4 .concat [ 1 1 1 1], L_0x60000229a120, L_0x60000229a120, L_0x60000229a120, L_0x60000229a120;
LS_0x60000229a1c0_0_8 .concat [ 1 1 1 1], L_0x60000229a120, L_0x60000229a120, L_0x60000229a120, L_0x60000229a120;
LS_0x60000229a1c0_0_12 .concat [ 1 1 1 1], L_0x60000229a120, L_0x60000229a120, L_0x60000229a120, L_0x60000229a120;
L_0x60000229a1c0 .concat [ 4 4 4 4], LS_0x60000229a1c0_0_0, LS_0x60000229a1c0_0_4, LS_0x60000229a1c0_0_8, LS_0x60000229a1c0_0_12;
L_0x60000229a260 .concat [ 16 16 0 0], L_0x60000229a080, L_0x60000229a1c0;
S_0x160146550 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x160146100;
 .timescale 0 0;
P_0x6000009f6880 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038bf1e0 .functor AND 1, v0x6000021245a0_0, L_0x60000229a3a0, C4<1>, C4<1>;
L_0x6000038bf250 .functor AND 1, L_0x60000229a580, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038bf2c0 .functor OR 1, L_0x60000229a4e0, L_0x6000038bf250, C4<0>, C4<0>;
L_0x6000038bf330 .functor AND 1, L_0x14808a4a0, L_0x6000038bf2c0, C4<1>, C4<1>;
L_0x6000038bf3a0 .functor AND 1, L_0x6000038bf330, L_0x60000229a6c0, C4<1>, C4<1>;
v0x600002104cf0_0 .net *"_ivl_0", 2 0, L_0x60000229a300;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002104d80_0 .net/2u *"_ivl_11", 2 0, L_0x1480888c8;  1 drivers
v0x600002104e10_0 .net *"_ivl_13", 0 0, L_0x60000229a4e0;  1 drivers
L_0x148088910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002104ea0_0 .net/2u *"_ivl_15", 2 0, L_0x148088910;  1 drivers
v0x600002104f30_0 .net *"_ivl_17", 0 0, L_0x60000229a580;  1 drivers
v0x600002104fc0_0 .net *"_ivl_20", 0 0, L_0x6000038bf250;  1 drivers
v0x600002105050_0 .net *"_ivl_22", 0 0, L_0x6000038bf2c0;  1 drivers
v0x6000021050e0_0 .net *"_ivl_24", 0 0, L_0x6000038bf330;  1 drivers
v0x600002105170_0 .net *"_ivl_25", 31 0, L_0x60000229a620;  1 drivers
L_0x148088958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002105200_0 .net *"_ivl_28", 15 0, L_0x148088958;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002105290_0 .net/2u *"_ivl_29", 31 0, L_0x1480889a0;  1 drivers
L_0x148088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002105320_0 .net *"_ivl_3", 0 0, L_0x148088838;  1 drivers
v0x6000021053b0_0 .net *"_ivl_31", 0 0, L_0x60000229a6c0;  1 drivers
L_0x148088880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002105440_0 .net/2u *"_ivl_4", 2 0, L_0x148088880;  1 drivers
v0x6000021054d0_0 .net *"_ivl_6", 0 0, L_0x60000229a3a0;  1 drivers
v0x600002105560_0 .net "do_clear", 0 0, L_0x6000038bf3a0;  1 drivers
v0x6000021055f0_0 .net "load_weight", 0 0, L_0x6000038bf1e0;  1 drivers
v0x600002105680_0 .net "weight_in", 7 0, L_0x60000229a440;  1 drivers
L_0x60000229a300 .concat [ 2 1 0 0], v0x600002124510_0, L_0x148088838;
L_0x60000229a3a0 .cmp/eq 3, L_0x60000229a300, L_0x148088880;
L_0x60000229a4e0 .cmp/eq 3, v0x6000021322e0_0, L_0x1480888c8;
L_0x60000229a580 .cmp/eq 3, v0x6000021322e0_0, L_0x148088910;
L_0x60000229a620 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148088958;
L_0x60000229a6c0 .cmp/eq 32, L_0x60000229a620, L_0x1480889a0;
S_0x1601466c0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160146550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003ddbc80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003ddbcc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000021041b0_0 .net *"_ivl_11", 0 0, L_0x60000229a940;  1 drivers
v0x600002104240_0 .net *"_ivl_12", 15 0, L_0x60000229a9e0;  1 drivers
v0x6000021042d0_0 .net/s *"_ivl_4", 15 0, L_0x60000229a760;  1 drivers
v0x600002104360_0 .net/s *"_ivl_6", 15 0, L_0x60000229a800;  1 drivers
v0x6000021043f0_0 .net/s "a_signed", 7 0, v0x6000021045a0_0;  1 drivers
v0x600002104480_0 .net "act_in", 7 0, v0x60000211af40_0;  alias, 1 drivers
v0x600002104510_0 .var "act_out", 7 0;
v0x6000021045a0_0 .var "act_reg", 7 0;
v0x600002104630_0 .net "clear_acc", 0 0, L_0x6000038bf3a0;  alias, 1 drivers
v0x6000021046c0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002104750_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x6000021047e0_0 .net "load_weight", 0 0, L_0x6000038bf1e0;  alias, 1 drivers
v0x600002104870_0 .net/s "product", 15 0, L_0x60000229a8a0;  1 drivers
v0x600002104900_0 .net/s "product_ext", 31 0, L_0x60000229aa80;  1 drivers
v0x600002104990_0 .net "psum_in", 31 0, L_0x1480885b0;  alias, 1 drivers
v0x600002104a20_0 .var "psum_out", 31 0;
v0x600002104ab0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002104b40_0 .net/s "w_signed", 7 0, v0x600002104c60_0;  1 drivers
v0x600002104bd0_0 .net "weight_in", 7 0, L_0x60000229a440;  alias, 1 drivers
v0x600002104c60_0 .var "weight_reg", 7 0;
L_0x60000229a760 .extend/s 16, v0x6000021045a0_0;
L_0x60000229a800 .extend/s 16, v0x600002104c60_0;
L_0x60000229a8a0 .arith/mult 16, L_0x60000229a760, L_0x60000229a800;
L_0x60000229a940 .part L_0x60000229a8a0, 15, 1;
LS_0x60000229a9e0_0_0 .concat [ 1 1 1 1], L_0x60000229a940, L_0x60000229a940, L_0x60000229a940, L_0x60000229a940;
LS_0x60000229a9e0_0_4 .concat [ 1 1 1 1], L_0x60000229a940, L_0x60000229a940, L_0x60000229a940, L_0x60000229a940;
LS_0x60000229a9e0_0_8 .concat [ 1 1 1 1], L_0x60000229a940, L_0x60000229a940, L_0x60000229a940, L_0x60000229a940;
LS_0x60000229a9e0_0_12 .concat [ 1 1 1 1], L_0x60000229a940, L_0x60000229a940, L_0x60000229a940, L_0x60000229a940;
L_0x60000229a9e0 .concat [ 4 4 4 4], LS_0x60000229a9e0_0_0, LS_0x60000229a9e0_0_4, LS_0x60000229a9e0_0_8, LS_0x60000229a9e0_0_12;
L_0x60000229aa80 .concat [ 16 16 0 0], L_0x60000229a8a0, L_0x60000229a9e0;
S_0x160146830 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x160146100;
 .timescale 0 0;
P_0x6000009f77c0 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038bf4f0 .functor AND 1, v0x6000021245a0_0, L_0x60000229abc0, C4<1>, C4<1>;
L_0x6000038bf560 .functor AND 1, L_0x60000229ada0, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038bf5d0 .functor OR 1, L_0x60000229ad00, L_0x6000038bf560, C4<0>, C4<0>;
L_0x6000038bf640 .functor AND 1, L_0x14808a4a0, L_0x6000038bf5d0, C4<1>, C4<1>;
L_0x6000038bf6b0 .functor AND 1, L_0x6000038bf640, L_0x60000229aee0, C4<1>, C4<1>;
v0x600002106250_0 .net *"_ivl_0", 3 0, L_0x60000229ab20;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000021062e0_0 .net/2u *"_ivl_11", 2 0, L_0x148088a78;  1 drivers
v0x600002106370_0 .net *"_ivl_13", 0 0, L_0x60000229ad00;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002106400_0 .net/2u *"_ivl_15", 2 0, L_0x148088ac0;  1 drivers
v0x600002106490_0 .net *"_ivl_17", 0 0, L_0x60000229ada0;  1 drivers
v0x600002106520_0 .net *"_ivl_20", 0 0, L_0x6000038bf560;  1 drivers
v0x6000021065b0_0 .net *"_ivl_22", 0 0, L_0x6000038bf5d0;  1 drivers
v0x600002106640_0 .net *"_ivl_24", 0 0, L_0x6000038bf640;  1 drivers
v0x6000021066d0_0 .net *"_ivl_25", 31 0, L_0x60000229ae40;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002106760_0 .net *"_ivl_28", 15 0, L_0x148088b08;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021067f0_0 .net/2u *"_ivl_29", 31 0, L_0x148088b50;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002106880_0 .net *"_ivl_3", 1 0, L_0x1480889e8;  1 drivers
v0x600002106910_0 .net *"_ivl_31", 0 0, L_0x60000229aee0;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000021069a0_0 .net/2u *"_ivl_4", 3 0, L_0x148088a30;  1 drivers
v0x600002106a30_0 .net *"_ivl_6", 0 0, L_0x60000229abc0;  1 drivers
v0x600002106ac0_0 .net "do_clear", 0 0, L_0x6000038bf6b0;  1 drivers
v0x600002106b50_0 .net "load_weight", 0 0, L_0x6000038bf4f0;  1 drivers
v0x600002106be0_0 .net "weight_in", 7 0, L_0x60000229ac60;  1 drivers
L_0x60000229ab20 .concat [ 2 2 0 0], v0x600002124510_0, L_0x1480889e8;
L_0x60000229abc0 .cmp/eq 4, L_0x60000229ab20, L_0x148088a30;
L_0x60000229ad00 .cmp/eq 3, v0x6000021322e0_0, L_0x148088a78;
L_0x60000229ada0 .cmp/eq 3, v0x6000021322e0_0, L_0x148088ac0;
L_0x60000229ae40 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148088b08;
L_0x60000229aee0 .cmp/eq 32, L_0x60000229ae40, L_0x148088b50;
S_0x1601469a0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160146830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003ddbd00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003ddbd40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002105710_0 .net *"_ivl_11", 0 0, L_0x60000229b160;  1 drivers
v0x6000021057a0_0 .net *"_ivl_12", 15 0, L_0x60000229b200;  1 drivers
v0x600002105830_0 .net/s *"_ivl_4", 15 0, L_0x60000229af80;  1 drivers
v0x6000021058c0_0 .net/s *"_ivl_6", 15 0, L_0x60000229b020;  1 drivers
v0x600002105950_0 .net/s "a_signed", 7 0, v0x600002105b00_0;  1 drivers
v0x6000021059e0_0 .net "act_in", 7 0, v0x600002104510_0;  alias, 1 drivers
v0x600002105a70_0 .var "act_out", 7 0;
v0x600002105b00_0 .var "act_reg", 7 0;
v0x600002105b90_0 .net "clear_acc", 0 0, L_0x6000038bf6b0;  alias, 1 drivers
v0x600002105c20_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002105cb0_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x600002105d40_0 .net "load_weight", 0 0, L_0x6000038bf4f0;  alias, 1 drivers
v0x600002105dd0_0 .net/s "product", 15 0, L_0x60000229b0c0;  1 drivers
v0x600002105e60_0 .net/s "product_ext", 31 0, L_0x60000229b2a0;  1 drivers
v0x600002105ef0_0 .net "psum_in", 31 0, L_0x1480885f8;  alias, 1 drivers
v0x600002105f80_0 .var "psum_out", 31 0;
v0x600002106010_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000021060a0_0 .net/s "w_signed", 7 0, v0x6000021061c0_0;  1 drivers
v0x600002106130_0 .net "weight_in", 7 0, L_0x60000229ac60;  alias, 1 drivers
v0x6000021061c0_0 .var "weight_reg", 7 0;
L_0x60000229af80 .extend/s 16, v0x600002105b00_0;
L_0x60000229b020 .extend/s 16, v0x6000021061c0_0;
L_0x60000229b0c0 .arith/mult 16, L_0x60000229af80, L_0x60000229b020;
L_0x60000229b160 .part L_0x60000229b0c0, 15, 1;
LS_0x60000229b200_0_0 .concat [ 1 1 1 1], L_0x60000229b160, L_0x60000229b160, L_0x60000229b160, L_0x60000229b160;
LS_0x60000229b200_0_4 .concat [ 1 1 1 1], L_0x60000229b160, L_0x60000229b160, L_0x60000229b160, L_0x60000229b160;
LS_0x60000229b200_0_8 .concat [ 1 1 1 1], L_0x60000229b160, L_0x60000229b160, L_0x60000229b160, L_0x60000229b160;
LS_0x60000229b200_0_12 .concat [ 1 1 1 1], L_0x60000229b160, L_0x60000229b160, L_0x60000229b160, L_0x60000229b160;
L_0x60000229b200 .concat [ 4 4 4 4], LS_0x60000229b200_0_0, LS_0x60000229b200_0_4, LS_0x60000229b200_0_8, LS_0x60000229b200_0_12;
L_0x60000229b2a0 .concat [ 16 16 0 0], L_0x60000229b0c0, L_0x60000229b200;
S_0x160146b10 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x160146100;
 .timescale 0 0;
P_0x6000009f7900 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038bf800 .functor AND 1, v0x6000021245a0_0, L_0x60000229b3e0, C4<1>, C4<1>;
L_0x6000038bf870 .functor AND 1, L_0x60000229b5c0, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038bf8e0 .functor OR 1, L_0x60000229b520, L_0x6000038bf870, C4<0>, C4<0>;
L_0x6000038bf950 .functor AND 1, L_0x14808a4a0, L_0x6000038bf8e0, C4<1>, C4<1>;
L_0x6000038bf9c0 .functor AND 1, L_0x6000038bf950, L_0x60000229b700, C4<1>, C4<1>;
v0x6000021077b0_0 .net *"_ivl_0", 3 0, L_0x60000229b340;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002107840_0 .net/2u *"_ivl_11", 2 0, L_0x148088c28;  1 drivers
v0x6000021078d0_0 .net *"_ivl_13", 0 0, L_0x60000229b520;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002107960_0 .net/2u *"_ivl_15", 2 0, L_0x148088c70;  1 drivers
v0x6000021079f0_0 .net *"_ivl_17", 0 0, L_0x60000229b5c0;  1 drivers
v0x600002107a80_0 .net *"_ivl_20", 0 0, L_0x6000038bf870;  1 drivers
v0x600002107b10_0 .net *"_ivl_22", 0 0, L_0x6000038bf8e0;  1 drivers
v0x600002107ba0_0 .net *"_ivl_24", 0 0, L_0x6000038bf950;  1 drivers
v0x600002107c30_0 .net *"_ivl_25", 31 0, L_0x60000229b660;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002107cc0_0 .net *"_ivl_28", 15 0, L_0x148088cb8;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002107d50_0 .net/2u *"_ivl_29", 31 0, L_0x148088d00;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002107de0_0 .net *"_ivl_3", 1 0, L_0x148088b98;  1 drivers
v0x600002107e70_0 .net *"_ivl_31", 0 0, L_0x60000229b700;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002107f00_0 .net/2u *"_ivl_4", 3 0, L_0x148088be0;  1 drivers
v0x600002100000_0 .net *"_ivl_6", 0 0, L_0x60000229b3e0;  1 drivers
v0x600002100090_0 .net "do_clear", 0 0, L_0x6000038bf9c0;  1 drivers
v0x600002100120_0 .net "load_weight", 0 0, L_0x6000038bf800;  1 drivers
v0x6000021001b0_0 .net "weight_in", 7 0, L_0x60000229b480;  1 drivers
L_0x60000229b340 .concat [ 2 2 0 0], v0x600002124510_0, L_0x148088b98;
L_0x60000229b3e0 .cmp/eq 4, L_0x60000229b340, L_0x148088be0;
L_0x60000229b520 .cmp/eq 3, v0x6000021322e0_0, L_0x148088c28;
L_0x60000229b5c0 .cmp/eq 3, v0x6000021322e0_0, L_0x148088c70;
L_0x60000229b660 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148088cb8;
L_0x60000229b700 .cmp/eq 32, L_0x60000229b660, L_0x148088d00;
S_0x160146c80 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160146b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003ddbd80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003ddbdc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002106c70_0 .net *"_ivl_11", 0 0, L_0x60000229b980;  1 drivers
v0x600002106d00_0 .net *"_ivl_12", 15 0, L_0x60000229ba20;  1 drivers
v0x600002106d90_0 .net/s *"_ivl_4", 15 0, L_0x60000229b7a0;  1 drivers
v0x600002106e20_0 .net/s *"_ivl_6", 15 0, L_0x60000229b840;  1 drivers
v0x600002106eb0_0 .net/s "a_signed", 7 0, v0x600002107060_0;  1 drivers
v0x600002106f40_0 .net "act_in", 7 0, v0x600002105a70_0;  alias, 1 drivers
v0x600002106fd0_0 .var "act_out", 7 0;
v0x600002107060_0 .var "act_reg", 7 0;
v0x6000021070f0_0 .net "clear_acc", 0 0, L_0x6000038bf9c0;  alias, 1 drivers
v0x600002107180_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002107210_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x6000021072a0_0 .net "load_weight", 0 0, L_0x6000038bf800;  alias, 1 drivers
v0x600002107330_0 .net/s "product", 15 0, L_0x60000229b8e0;  1 drivers
v0x6000021073c0_0 .net/s "product_ext", 31 0, L_0x60000229bac0;  1 drivers
v0x600002107450_0 .net "psum_in", 31 0, L_0x148088640;  alias, 1 drivers
v0x6000021074e0_0 .var "psum_out", 31 0;
v0x600002107570_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002107600_0 .net/s "w_signed", 7 0, v0x600002107720_0;  1 drivers
v0x600002107690_0 .net "weight_in", 7 0, L_0x60000229b480;  alias, 1 drivers
v0x600002107720_0 .var "weight_reg", 7 0;
L_0x60000229b7a0 .extend/s 16, v0x600002107060_0;
L_0x60000229b840 .extend/s 16, v0x600002107720_0;
L_0x60000229b8e0 .arith/mult 16, L_0x60000229b7a0, L_0x60000229b840;
L_0x60000229b980 .part L_0x60000229b8e0, 15, 1;
LS_0x60000229ba20_0_0 .concat [ 1 1 1 1], L_0x60000229b980, L_0x60000229b980, L_0x60000229b980, L_0x60000229b980;
LS_0x60000229ba20_0_4 .concat [ 1 1 1 1], L_0x60000229b980, L_0x60000229b980, L_0x60000229b980, L_0x60000229b980;
LS_0x60000229ba20_0_8 .concat [ 1 1 1 1], L_0x60000229b980, L_0x60000229b980, L_0x60000229b980, L_0x60000229b980;
LS_0x60000229ba20_0_12 .concat [ 1 1 1 1], L_0x60000229b980, L_0x60000229b980, L_0x60000229b980, L_0x60000229b980;
L_0x60000229ba20 .concat [ 4 4 4 4], LS_0x60000229ba20_0_0, LS_0x60000229ba20_0_4, LS_0x60000229ba20_0_8, LS_0x60000229ba20_0_12;
L_0x60000229bac0 .concat [ 16 16 0 0], L_0x60000229b8e0, L_0x60000229ba20;
S_0x160146df0 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f7a00 .param/l "row" 1 10 213, +C4<01>;
S_0x160146f60 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x160146df0;
 .timescale 0 0;
P_0x6000009f7a80 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038bfb10 .functor AND 1, v0x6000021245a0_0, L_0x60000229bc00, C4<1>, C4<1>;
L_0x6000038bfbf0 .functor AND 1, L_0x60000229bde0, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038bfc60 .functor OR 1, L_0x60000229bd40, L_0x6000038bfbf0, C4<0>, C4<0>;
L_0x6000038bfcd0 .functor AND 1, L_0x14808a4a0, L_0x6000038bfc60, C4<1>, C4<1>;
L_0x6000038bfd40 .functor AND 1, L_0x6000038bfcd0, L_0x60000229bf20, C4<1>, C4<1>;
v0x600002100d80_0 .net *"_ivl_0", 2 0, L_0x60000229bb60;  1 drivers
L_0x148088dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002100e10_0 .net/2u *"_ivl_11", 2 0, L_0x148088dd8;  1 drivers
v0x600002100ea0_0 .net *"_ivl_13", 0 0, L_0x60000229bd40;  1 drivers
L_0x148088e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002100f30_0 .net/2u *"_ivl_15", 2 0, L_0x148088e20;  1 drivers
v0x600002100fc0_0 .net *"_ivl_17", 0 0, L_0x60000229bde0;  1 drivers
v0x600002101050_0 .net *"_ivl_20", 0 0, L_0x6000038bfbf0;  1 drivers
v0x6000021010e0_0 .net *"_ivl_22", 0 0, L_0x6000038bfc60;  1 drivers
v0x600002101170_0 .net *"_ivl_24", 0 0, L_0x6000038bfcd0;  1 drivers
v0x600002101200_0 .net *"_ivl_25", 31 0, L_0x60000229be80;  1 drivers
L_0x148088e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002101290_0 .net *"_ivl_28", 15 0, L_0x148088e68;  1 drivers
L_0x148088eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002101320_0 .net/2u *"_ivl_29", 31 0, L_0x148088eb0;  1 drivers
L_0x148088d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000021013b0_0 .net *"_ivl_3", 0 0, L_0x148088d48;  1 drivers
v0x600002101440_0 .net *"_ivl_31", 0 0, L_0x60000229bf20;  1 drivers
L_0x148088d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000021014d0_0 .net/2u *"_ivl_4", 2 0, L_0x148088d90;  1 drivers
v0x600002101560_0 .net *"_ivl_6", 0 0, L_0x60000229bc00;  1 drivers
v0x6000021015f0_0 .net "do_clear", 0 0, L_0x6000038bfd40;  1 drivers
v0x600002101680_0 .net "load_weight", 0 0, L_0x6000038bfb10;  1 drivers
v0x600002101710_0 .net "weight_in", 7 0, L_0x60000229bca0;  1 drivers
L_0x60000229bb60 .concat [ 2 1 0 0], v0x600002124510_0, L_0x148088d48;
L_0x60000229bc00 .cmp/eq 3, L_0x60000229bb60, L_0x148088d90;
L_0x60000229bd40 .cmp/eq 3, v0x6000021322e0_0, L_0x148088dd8;
L_0x60000229bde0 .cmp/eq 3, v0x6000021322e0_0, L_0x148088e20;
L_0x60000229be80 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148088e68;
L_0x60000229bf20 .cmp/eq 32, L_0x60000229be80, L_0x148088eb0;
S_0x1601470d0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160146f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003ddbe00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003ddbe40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002100240_0 .net *"_ivl_11", 0 0, L_0x600002297d40;  1 drivers
v0x6000021002d0_0 .net *"_ivl_12", 15 0, L_0x600002297de0;  1 drivers
v0x600002100360_0 .net/s *"_ivl_4", 15 0, L_0x600002296760;  1 drivers
v0x6000021003f0_0 .net/s *"_ivl_6", 15 0, L_0x600002297e80;  1 drivers
v0x600002100480_0 .net/s "a_signed", 7 0, v0x600002100630_0;  1 drivers
v0x600002100510_0 .net "act_in", 7 0, L_0x6000038bd8f0;  alias, 1 drivers
v0x6000021005a0_0 .var "act_out", 7 0;
v0x600002100630_0 .var "act_reg", 7 0;
v0x6000021006c0_0 .net "clear_acc", 0 0, L_0x6000038bfd40;  alias, 1 drivers
v0x600002100750_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021007e0_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x600002100870_0 .net "load_weight", 0 0, L_0x6000038bfb10;  alias, 1 drivers
v0x600002100900_0 .net/s "product", 15 0, L_0x600002297f20;  1 drivers
v0x600002100990_0 .net/s "product_ext", 31 0, L_0x600002297c00;  1 drivers
v0x600002100a20_0 .net "psum_in", 31 0, v0x60000211b450_0;  alias, 1 drivers
v0x600002100ab0_0 .var "psum_out", 31 0;
v0x600002100b40_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002100bd0_0 .net/s "w_signed", 7 0, v0x600002100cf0_0;  1 drivers
v0x600002100c60_0 .net "weight_in", 7 0, L_0x60000229bca0;  alias, 1 drivers
v0x600002100cf0_0 .var "weight_reg", 7 0;
L_0x600002296760 .extend/s 16, v0x600002100630_0;
L_0x600002297e80 .extend/s 16, v0x600002100cf0_0;
L_0x600002297f20 .arith/mult 16, L_0x600002296760, L_0x600002297e80;
L_0x600002297d40 .part L_0x600002297f20, 15, 1;
LS_0x600002297de0_0_0 .concat [ 1 1 1 1], L_0x600002297d40, L_0x600002297d40, L_0x600002297d40, L_0x600002297d40;
LS_0x600002297de0_0_4 .concat [ 1 1 1 1], L_0x600002297d40, L_0x600002297d40, L_0x600002297d40, L_0x600002297d40;
LS_0x600002297de0_0_8 .concat [ 1 1 1 1], L_0x600002297d40, L_0x600002297d40, L_0x600002297d40, L_0x600002297d40;
LS_0x600002297de0_0_12 .concat [ 1 1 1 1], L_0x600002297d40, L_0x600002297d40, L_0x600002297d40, L_0x600002297d40;
L_0x600002297de0 .concat [ 4 4 4 4], LS_0x600002297de0_0_0, LS_0x600002297de0_0_4, LS_0x600002297de0_0_8, LS_0x600002297de0_0_12;
L_0x600002297c00 .concat [ 16 16 0 0], L_0x600002297f20, L_0x600002297de0;
S_0x160147240 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x160146df0;
 .timescale 0 0;
P_0x6000009f78c0 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038bfe90 .functor AND 1, v0x6000021245a0_0, L_0x600002297ac0, C4<1>, C4<1>;
L_0x6000038bff00 .functor AND 1, L_0x600002297a20, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038bff70 .functor OR 1, L_0x600002297980, L_0x6000038bff00, C4<0>, C4<0>;
L_0x6000038b3e90 .functor AND 1, L_0x14808a4a0, L_0x6000038bff70, C4<1>, C4<1>;
L_0x6000038b3a30 .functor AND 1, L_0x6000038b3e90, L_0x6000022978e0, C4<1>, C4<1>;
v0x6000021022e0_0 .net *"_ivl_0", 2 0, L_0x600002297ca0;  1 drivers
L_0x148088f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002102370_0 .net/2u *"_ivl_11", 2 0, L_0x148088f88;  1 drivers
v0x600002102400_0 .net *"_ivl_13", 0 0, L_0x600002297980;  1 drivers
L_0x148088fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002102490_0 .net/2u *"_ivl_15", 2 0, L_0x148088fd0;  1 drivers
v0x600002102520_0 .net *"_ivl_17", 0 0, L_0x600002297a20;  1 drivers
v0x6000021025b0_0 .net *"_ivl_20", 0 0, L_0x6000038bff00;  1 drivers
v0x600002102640_0 .net *"_ivl_22", 0 0, L_0x6000038bff70;  1 drivers
v0x6000021026d0_0 .net *"_ivl_24", 0 0, L_0x6000038b3e90;  1 drivers
v0x600002102760_0 .net *"_ivl_25", 31 0, L_0x600002297840;  1 drivers
L_0x148089018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021027f0_0 .net *"_ivl_28", 15 0, L_0x148089018;  1 drivers
L_0x148089060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002102880_0 .net/2u *"_ivl_29", 31 0, L_0x148089060;  1 drivers
L_0x148088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002102910_0 .net *"_ivl_3", 0 0, L_0x148088ef8;  1 drivers
v0x6000021029a0_0 .net *"_ivl_31", 0 0, L_0x6000022978e0;  1 drivers
L_0x148088f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002102a30_0 .net/2u *"_ivl_4", 2 0, L_0x148088f40;  1 drivers
v0x600002102ac0_0 .net *"_ivl_6", 0 0, L_0x600002297ac0;  1 drivers
v0x600002102b50_0 .net "do_clear", 0 0, L_0x6000038b3a30;  1 drivers
v0x600002102be0_0 .net "load_weight", 0 0, L_0x6000038bfe90;  1 drivers
v0x600002102c70_0 .net "weight_in", 7 0, L_0x600002297b60;  1 drivers
L_0x600002297ca0 .concat [ 2 1 0 0], v0x600002124510_0, L_0x148088ef8;
L_0x600002297ac0 .cmp/eq 3, L_0x600002297ca0, L_0x148088f40;
L_0x600002297980 .cmp/eq 3, v0x6000021322e0_0, L_0x148088f88;
L_0x600002297a20 .cmp/eq 3, v0x6000021322e0_0, L_0x148088fd0;
L_0x600002297840 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148089018;
L_0x6000022978e0 .cmp/eq 32, L_0x600002297840, L_0x148089060;
S_0x1601473b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160147240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003ddbb80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003ddbbc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000021017a0_0 .net *"_ivl_11", 0 0, L_0x600002297660;  1 drivers
v0x600002101830_0 .net *"_ivl_12", 15 0, L_0x600002297480;  1 drivers
v0x6000021018c0_0 .net/s *"_ivl_4", 15 0, L_0x600002297700;  1 drivers
v0x600002101950_0 .net/s *"_ivl_6", 15 0, L_0x6000022977a0;  1 drivers
v0x6000021019e0_0 .net/s "a_signed", 7 0, v0x600002101b90_0;  1 drivers
v0x600002101a70_0 .net "act_in", 7 0, v0x6000021005a0_0;  alias, 1 drivers
v0x600002101b00_0 .var "act_out", 7 0;
v0x600002101b90_0 .var "act_reg", 7 0;
v0x600002101c20_0 .net "clear_acc", 0 0, L_0x6000038b3a30;  alias, 1 drivers
v0x600002101cb0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002101d40_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x600002101dd0_0 .net "load_weight", 0 0, L_0x6000038bfe90;  alias, 1 drivers
v0x600002101e60_0 .net/s "product", 15 0, L_0x6000022975c0;  1 drivers
v0x600002101ef0_0 .net/s "product_ext", 31 0, L_0x600002297520;  1 drivers
v0x600002101f80_0 .net "psum_in", 31 0, v0x600002104a20_0;  alias, 1 drivers
v0x600002102010_0 .var "psum_out", 31 0;
v0x6000021020a0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002102130_0 .net/s "w_signed", 7 0, v0x600002102250_0;  1 drivers
v0x6000021021c0_0 .net "weight_in", 7 0, L_0x600002297b60;  alias, 1 drivers
v0x600002102250_0 .var "weight_reg", 7 0;
L_0x600002297700 .extend/s 16, v0x600002101b90_0;
L_0x6000022977a0 .extend/s 16, v0x600002102250_0;
L_0x6000022975c0 .arith/mult 16, L_0x600002297700, L_0x6000022977a0;
L_0x600002297660 .part L_0x6000022975c0, 15, 1;
LS_0x600002297480_0_0 .concat [ 1 1 1 1], L_0x600002297660, L_0x600002297660, L_0x600002297660, L_0x600002297660;
LS_0x600002297480_0_4 .concat [ 1 1 1 1], L_0x600002297660, L_0x600002297660, L_0x600002297660, L_0x600002297660;
LS_0x600002297480_0_8 .concat [ 1 1 1 1], L_0x600002297660, L_0x600002297660, L_0x600002297660, L_0x600002297660;
LS_0x600002297480_0_12 .concat [ 1 1 1 1], L_0x600002297660, L_0x600002297660, L_0x600002297660, L_0x600002297660;
L_0x600002297480 .concat [ 4 4 4 4], LS_0x600002297480_0_0, LS_0x600002297480_0_4, LS_0x600002297480_0_8, LS_0x600002297480_0_12;
L_0x600002297520 .concat [ 16 16 0 0], L_0x6000022975c0, L_0x600002297480;
S_0x160147520 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x160146df0;
 .timescale 0 0;
P_0x6000009f7c40 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038b2d10 .functor AND 1, v0x6000021245a0_0, L_0x6000022973e0, C4<1>, C4<1>;
L_0x6000038b28b0 .functor AND 1, L_0x6000022970c0, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038b2450 .functor OR 1, L_0x6000022972a0, L_0x6000038b28b0, C4<0>, C4<0>;
L_0x6000038b1ff0 .functor AND 1, L_0x14808a4a0, L_0x6000038b2450, C4<1>, C4<1>;
L_0x6000038b1b90 .functor AND 1, L_0x6000038b1ff0, L_0x600002296ee0, C4<1>, C4<1>;
v0x600002103840_0 .net *"_ivl_0", 3 0, L_0x600002297340;  1 drivers
L_0x148089138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000021038d0_0 .net/2u *"_ivl_11", 2 0, L_0x148089138;  1 drivers
v0x600002103960_0 .net *"_ivl_13", 0 0, L_0x6000022972a0;  1 drivers
L_0x148089180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000021039f0_0 .net/2u *"_ivl_15", 2 0, L_0x148089180;  1 drivers
v0x600002103a80_0 .net *"_ivl_17", 0 0, L_0x6000022970c0;  1 drivers
v0x600002103b10_0 .net *"_ivl_20", 0 0, L_0x6000038b28b0;  1 drivers
v0x600002103ba0_0 .net *"_ivl_22", 0 0, L_0x6000038b2450;  1 drivers
v0x600002103c30_0 .net *"_ivl_24", 0 0, L_0x6000038b1ff0;  1 drivers
v0x600002103cc0_0 .net *"_ivl_25", 31 0, L_0x600002297160;  1 drivers
L_0x1480891c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002103d50_0 .net *"_ivl_28", 15 0, L_0x1480891c8;  1 drivers
L_0x148089210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002103de0_0 .net/2u *"_ivl_29", 31 0, L_0x148089210;  1 drivers
L_0x1480890a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002103e70_0 .net *"_ivl_3", 1 0, L_0x1480890a8;  1 drivers
v0x600002103f00_0 .net *"_ivl_31", 0 0, L_0x600002296ee0;  1 drivers
L_0x1480890f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000210c000_0 .net/2u *"_ivl_4", 3 0, L_0x1480890f0;  1 drivers
v0x60000210c090_0 .net *"_ivl_6", 0 0, L_0x6000022973e0;  1 drivers
v0x60000210c120_0 .net "do_clear", 0 0, L_0x6000038b1b90;  1 drivers
v0x60000210c1b0_0 .net "load_weight", 0 0, L_0x6000038b2d10;  1 drivers
v0x60000210c240_0 .net "weight_in", 7 0, L_0x600002297200;  1 drivers
L_0x600002297340 .concat [ 2 2 0 0], v0x600002124510_0, L_0x1480890a8;
L_0x6000022973e0 .cmp/eq 4, L_0x600002297340, L_0x1480890f0;
L_0x6000022972a0 .cmp/eq 3, v0x6000021322e0_0, L_0x148089138;
L_0x6000022970c0 .cmp/eq 3, v0x6000021322e0_0, L_0x148089180;
L_0x600002297160 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x1480891c8;
L_0x600002296ee0 .cmp/eq 32, L_0x600002297160, L_0x148089210;
S_0x160147690 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160147520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003ddbe80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003ddbec0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002102d00_0 .net *"_ivl_11", 0 0, L_0x600002296c60;  1 drivers
v0x600002102d90_0 .net *"_ivl_12", 15 0, L_0x600002296d00;  1 drivers
v0x600002102e20_0 .net/s *"_ivl_4", 15 0, L_0x600002297020;  1 drivers
v0x600002102eb0_0 .net/s *"_ivl_6", 15 0, L_0x6000022964e0;  1 drivers
v0x600002102f40_0 .net/s "a_signed", 7 0, v0x6000021030f0_0;  1 drivers
v0x600002102fd0_0 .net "act_in", 7 0, v0x600002101b00_0;  alias, 1 drivers
v0x600002103060_0 .var "act_out", 7 0;
v0x6000021030f0_0 .var "act_reg", 7 0;
v0x600002103180_0 .net "clear_acc", 0 0, L_0x6000038b1b90;  alias, 1 drivers
v0x600002103210_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021032a0_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x600002103330_0 .net "load_weight", 0 0, L_0x6000038b2d10;  alias, 1 drivers
v0x6000021033c0_0 .net/s "product", 15 0, L_0x600002296940;  1 drivers
v0x600002103450_0 .net/s "product_ext", 31 0, L_0x600002296080;  1 drivers
v0x6000021034e0_0 .net "psum_in", 31 0, v0x600002105f80_0;  alias, 1 drivers
v0x600002103570_0 .var "psum_out", 31 0;
v0x600002103600_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002103690_0 .net/s "w_signed", 7 0, v0x6000021037b0_0;  1 drivers
v0x600002103720_0 .net "weight_in", 7 0, L_0x600002297200;  alias, 1 drivers
v0x6000021037b0_0 .var "weight_reg", 7 0;
L_0x600002297020 .extend/s 16, v0x6000021030f0_0;
L_0x6000022964e0 .extend/s 16, v0x6000021037b0_0;
L_0x600002296940 .arith/mult 16, L_0x600002297020, L_0x6000022964e0;
L_0x600002296c60 .part L_0x600002296940, 15, 1;
LS_0x600002296d00_0_0 .concat [ 1 1 1 1], L_0x600002296c60, L_0x600002296c60, L_0x600002296c60, L_0x600002296c60;
LS_0x600002296d00_0_4 .concat [ 1 1 1 1], L_0x600002296c60, L_0x600002296c60, L_0x600002296c60, L_0x600002296c60;
LS_0x600002296d00_0_8 .concat [ 1 1 1 1], L_0x600002296c60, L_0x600002296c60, L_0x600002296c60, L_0x600002296c60;
LS_0x600002296d00_0_12 .concat [ 1 1 1 1], L_0x600002296c60, L_0x600002296c60, L_0x600002296c60, L_0x600002296c60;
L_0x600002296d00 .concat [ 4 4 4 4], LS_0x600002296d00_0_0, LS_0x600002296d00_0_4, LS_0x600002296d00_0_8, LS_0x600002296d00_0_12;
L_0x600002296080 .concat [ 16 16 0 0], L_0x600002296940, L_0x600002296d00;
S_0x160147800 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x160146df0;
 .timescale 0 0;
P_0x6000009f7d40 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038b1650 .functor AND 1, v0x6000021245a0_0, L_0x6000022961c0, C4<1>, C4<1>;
L_0x6000038b15e0 .functor AND 1, L_0x6000022963a0, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038b1500 .functor OR 1, L_0x600002296300, L_0x6000038b15e0, C4<0>, C4<0>;
L_0x6000038b1570 .functor AND 1, L_0x14808a4a0, L_0x6000038b1500, C4<1>, C4<1>;
L_0x6000038b0ee0 .functor AND 1, L_0x6000038b1570, L_0x600002295d60, C4<1>, C4<1>;
v0x60000210ce10_0 .net *"_ivl_0", 3 0, L_0x600002296120;  1 drivers
L_0x1480892e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000210cea0_0 .net/2u *"_ivl_11", 2 0, L_0x1480892e8;  1 drivers
v0x60000210cf30_0 .net *"_ivl_13", 0 0, L_0x600002296300;  1 drivers
L_0x148089330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000210cfc0_0 .net/2u *"_ivl_15", 2 0, L_0x148089330;  1 drivers
v0x60000210d050_0 .net *"_ivl_17", 0 0, L_0x6000022963a0;  1 drivers
v0x60000210d0e0_0 .net *"_ivl_20", 0 0, L_0x6000038b15e0;  1 drivers
v0x60000210d170_0 .net *"_ivl_22", 0 0, L_0x6000038b1500;  1 drivers
v0x60000210d200_0 .net *"_ivl_24", 0 0, L_0x6000038b1570;  1 drivers
v0x60000210d290_0 .net *"_ivl_25", 31 0, L_0x600002295cc0;  1 drivers
L_0x148089378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000210d320_0 .net *"_ivl_28", 15 0, L_0x148089378;  1 drivers
L_0x1480893c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000210d3b0_0 .net/2u *"_ivl_29", 31 0, L_0x1480893c0;  1 drivers
L_0x148089258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000210d440_0 .net *"_ivl_3", 1 0, L_0x148089258;  1 drivers
v0x60000210d4d0_0 .net *"_ivl_31", 0 0, L_0x600002295d60;  1 drivers
L_0x1480892a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000210d560_0 .net/2u *"_ivl_4", 3 0, L_0x1480892a0;  1 drivers
v0x60000210d5f0_0 .net *"_ivl_6", 0 0, L_0x6000022961c0;  1 drivers
v0x60000210d680_0 .net "do_clear", 0 0, L_0x6000038b0ee0;  1 drivers
v0x60000210d710_0 .net "load_weight", 0 0, L_0x6000038b1650;  1 drivers
v0x60000210d7a0_0 .net "weight_in", 7 0, L_0x600002296260;  1 drivers
L_0x600002296120 .concat [ 2 2 0 0], v0x600002124510_0, L_0x148089258;
L_0x6000022961c0 .cmp/eq 4, L_0x600002296120, L_0x1480892a0;
L_0x600002296300 .cmp/eq 3, v0x6000021322e0_0, L_0x1480892e8;
L_0x6000022963a0 .cmp/eq 3, v0x6000021322e0_0, L_0x148089330;
L_0x600002295cc0 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148089378;
L_0x600002295d60 .cmp/eq 32, L_0x600002295cc0, L_0x1480893c0;
S_0x160147970 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160147800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003ddbf00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003ddbf40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000210c2d0_0 .net *"_ivl_11", 0 0, L_0x60000229ff20;  1 drivers
v0x60000210c360_0 .net *"_ivl_12", 15 0, L_0x60000229fde0;  1 drivers
v0x60000210c3f0_0 .net/s *"_ivl_4", 15 0, L_0x600002295e00;  1 drivers
v0x60000210c480_0 .net/s *"_ivl_6", 15 0, L_0x600002295f40;  1 drivers
v0x60000210c510_0 .net/s "a_signed", 7 0, v0x60000210c6c0_0;  1 drivers
v0x60000210c5a0_0 .net "act_in", 7 0, v0x600002103060_0;  alias, 1 drivers
v0x60000210c630_0 .var "act_out", 7 0;
v0x60000210c6c0_0 .var "act_reg", 7 0;
v0x60000210c750_0 .net "clear_acc", 0 0, L_0x6000038b0ee0;  alias, 1 drivers
v0x60000210c7e0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000210c870_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x60000210c900_0 .net "load_weight", 0 0, L_0x6000038b1650;  alias, 1 drivers
v0x60000210c990_0 .net/s "product", 15 0, L_0x600002295fe0;  1 drivers
v0x60000210ca20_0 .net/s "product_ext", 31 0, L_0x60000229fe80;  1 drivers
v0x60000210cab0_0 .net "psum_in", 31 0, v0x6000021074e0_0;  alias, 1 drivers
v0x60000210cb40_0 .var "psum_out", 31 0;
v0x60000210cbd0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000210cc60_0 .net/s "w_signed", 7 0, v0x60000210cd80_0;  1 drivers
v0x60000210ccf0_0 .net "weight_in", 7 0, L_0x600002296260;  alias, 1 drivers
v0x60000210cd80_0 .var "weight_reg", 7 0;
L_0x600002295e00 .extend/s 16, v0x60000210c6c0_0;
L_0x600002295f40 .extend/s 16, v0x60000210cd80_0;
L_0x600002295fe0 .arith/mult 16, L_0x600002295e00, L_0x600002295f40;
L_0x60000229ff20 .part L_0x600002295fe0, 15, 1;
LS_0x60000229fde0_0_0 .concat [ 1 1 1 1], L_0x60000229ff20, L_0x60000229ff20, L_0x60000229ff20, L_0x60000229ff20;
LS_0x60000229fde0_0_4 .concat [ 1 1 1 1], L_0x60000229ff20, L_0x60000229ff20, L_0x60000229ff20, L_0x60000229ff20;
LS_0x60000229fde0_0_8 .concat [ 1 1 1 1], L_0x60000229ff20, L_0x60000229ff20, L_0x60000229ff20, L_0x60000229ff20;
LS_0x60000229fde0_0_12 .concat [ 1 1 1 1], L_0x60000229ff20, L_0x60000229ff20, L_0x60000229ff20, L_0x60000229ff20;
L_0x60000229fde0 .concat [ 4 4 4 4], LS_0x60000229fde0_0_0, LS_0x60000229fde0_0_4, LS_0x60000229fde0_0_8, LS_0x60000229fde0_0_12;
L_0x60000229fe80 .concat [ 16 16 0 0], L_0x600002295fe0, L_0x60000229fde0;
S_0x160147ae0 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f7e40 .param/l "row" 1 10 213, +C4<010>;
S_0x160147c50 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x160147ae0;
 .timescale 0 0;
P_0x6000009f7ec0 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038b1030 .functor AND 1, v0x6000021245a0_0, L_0x60000229fd40, C4<1>, C4<1>;
L_0x6000038b0770 .functor AND 1, L_0x60000229f480, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038b0540 .functor OR 1, L_0x60000229fa20, L_0x6000038b0770, C4<0>, C4<0>;
L_0x6000038b05b0 .functor AND 1, L_0x14808a4a0, L_0x6000038b0540, C4<1>, C4<1>;
L_0x6000038b0460 .functor AND 1, L_0x6000038b05b0, L_0x60000229f340, C4<1>, C4<1>;
v0x60000210e370_0 .net *"_ivl_0", 2 0, L_0x60000229fca0;  1 drivers
L_0x148089498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000210e400_0 .net/2u *"_ivl_11", 2 0, L_0x148089498;  1 drivers
v0x60000210e490_0 .net *"_ivl_13", 0 0, L_0x60000229fa20;  1 drivers
L_0x1480894e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000210e520_0 .net/2u *"_ivl_15", 2 0, L_0x1480894e0;  1 drivers
v0x60000210e5b0_0 .net *"_ivl_17", 0 0, L_0x60000229f480;  1 drivers
v0x60000210e640_0 .net *"_ivl_20", 0 0, L_0x6000038b0770;  1 drivers
v0x60000210e6d0_0 .net *"_ivl_22", 0 0, L_0x6000038b0540;  1 drivers
v0x60000210e760_0 .net *"_ivl_24", 0 0, L_0x6000038b05b0;  1 drivers
v0x60000210e7f0_0 .net *"_ivl_25", 31 0, L_0x60000229f520;  1 drivers
L_0x148089528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000210e880_0 .net *"_ivl_28", 15 0, L_0x148089528;  1 drivers
L_0x148089570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000210e910_0 .net/2u *"_ivl_29", 31 0, L_0x148089570;  1 drivers
L_0x148089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000210e9a0_0 .net *"_ivl_3", 0 0, L_0x148089408;  1 drivers
v0x60000210ea30_0 .net *"_ivl_31", 0 0, L_0x60000229f340;  1 drivers
L_0x148089450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000210eac0_0 .net/2u *"_ivl_4", 2 0, L_0x148089450;  1 drivers
v0x60000210eb50_0 .net *"_ivl_6", 0 0, L_0x60000229fd40;  1 drivers
v0x60000210ebe0_0 .net "do_clear", 0 0, L_0x6000038b0460;  1 drivers
v0x60000210ec70_0 .net "load_weight", 0 0, L_0x6000038b1030;  1 drivers
v0x60000210ed00_0 .net "weight_in", 7 0, L_0x60000229f980;  1 drivers
L_0x60000229fca0 .concat [ 2 1 0 0], v0x600002124510_0, L_0x148089408;
L_0x60000229fd40 .cmp/eq 3, L_0x60000229fca0, L_0x148089450;
L_0x60000229fa20 .cmp/eq 3, v0x6000021322e0_0, L_0x148089498;
L_0x60000229f480 .cmp/eq 3, v0x6000021322e0_0, L_0x1480894e0;
L_0x60000229f520 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148089528;
L_0x60000229f340 .cmp/eq 32, L_0x60000229f520, L_0x148089570;
S_0x160147dc0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160147c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003ddbf80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003ddbfc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000210d830_0 .net *"_ivl_11", 0 0, L_0x60000229f0c0;  1 drivers
v0x60000210d8c0_0 .net *"_ivl_12", 15 0, L_0x60000229f160;  1 drivers
v0x60000210d950_0 .net/s *"_ivl_4", 15 0, L_0x60000229f3e0;  1 drivers
v0x60000210d9e0_0 .net/s *"_ivl_6", 15 0, L_0x60000229f200;  1 drivers
v0x60000210da70_0 .net/s "a_signed", 7 0, v0x60000210dc20_0;  1 drivers
v0x60000210db00_0 .net "act_in", 7 0, L_0x6000038bd490;  alias, 1 drivers
v0x60000210db90_0 .var "act_out", 7 0;
v0x60000210dc20_0 .var "act_reg", 7 0;
v0x60000210dcb0_0 .net "clear_acc", 0 0, L_0x6000038b0460;  alias, 1 drivers
v0x60000210dd40_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000210ddd0_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x60000210de60_0 .net "load_weight", 0 0, L_0x6000038b1030;  alias, 1 drivers
v0x60000210def0_0 .net/s "product", 15 0, L_0x60000229f2a0;  1 drivers
v0x60000210df80_0 .net/s "product_ext", 31 0, L_0x60000229ef80;  1 drivers
v0x60000210e010_0 .net "psum_in", 31 0, v0x600002100ab0_0;  alias, 1 drivers
v0x60000210e0a0_0 .var "psum_out", 31 0;
v0x60000210e130_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000210e1c0_0 .net/s "w_signed", 7 0, v0x60000210e2e0_0;  1 drivers
v0x60000210e250_0 .net "weight_in", 7 0, L_0x60000229f980;  alias, 1 drivers
v0x60000210e2e0_0 .var "weight_reg", 7 0;
L_0x60000229f3e0 .extend/s 16, v0x60000210dc20_0;
L_0x60000229f200 .extend/s 16, v0x60000210e2e0_0;
L_0x60000229f2a0 .arith/mult 16, L_0x60000229f3e0, L_0x60000229f200;
L_0x60000229f0c0 .part L_0x60000229f2a0, 15, 1;
LS_0x60000229f160_0_0 .concat [ 1 1 1 1], L_0x60000229f0c0, L_0x60000229f0c0, L_0x60000229f0c0, L_0x60000229f0c0;
LS_0x60000229f160_0_4 .concat [ 1 1 1 1], L_0x60000229f0c0, L_0x60000229f0c0, L_0x60000229f0c0, L_0x60000229f0c0;
LS_0x60000229f160_0_8 .concat [ 1 1 1 1], L_0x60000229f0c0, L_0x60000229f0c0, L_0x60000229f0c0, L_0x60000229f0c0;
LS_0x60000229f160_0_12 .concat [ 1 1 1 1], L_0x60000229f0c0, L_0x60000229f0c0, L_0x60000229f0c0, L_0x60000229f0c0;
L_0x60000229f160 .concat [ 4 4 4 4], LS_0x60000229f160_0_0, LS_0x60000229f160_0_4, LS_0x60000229f160_0_8, LS_0x60000229f160_0_12;
L_0x60000229ef80 .concat [ 16 16 0 0], L_0x60000229f2a0, L_0x60000229f160;
S_0x160147f30 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x160147ae0;
 .timescale 0 0;
P_0x6000009f7fc0 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038b03f0 .functor AND 1, v0x6000021245a0_0, L_0x60000229ee40, C4<1>, C4<1>;
L_0x6000038b02a0 .functor AND 1, L_0x60000229eda0, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038b0310 .functor OR 1, L_0x60000229ed00, L_0x6000038b02a0, C4<0>, C4<0>;
L_0x6000038b01c0 .functor AND 1, L_0x14808a4a0, L_0x6000038b0310, C4<1>, C4<1>;
L_0x6000038b0230 .functor AND 1, L_0x6000038b01c0, L_0x60000229ec60, C4<1>, C4<1>;
v0x60000210f8d0_0 .net *"_ivl_0", 2 0, L_0x60000229f020;  1 drivers
L_0x148089648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000210f960_0 .net/2u *"_ivl_11", 2 0, L_0x148089648;  1 drivers
v0x60000210f9f0_0 .net *"_ivl_13", 0 0, L_0x60000229ed00;  1 drivers
L_0x148089690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000210fa80_0 .net/2u *"_ivl_15", 2 0, L_0x148089690;  1 drivers
v0x60000210fb10_0 .net *"_ivl_17", 0 0, L_0x60000229eda0;  1 drivers
v0x60000210fba0_0 .net *"_ivl_20", 0 0, L_0x6000038b02a0;  1 drivers
v0x60000210fc30_0 .net *"_ivl_22", 0 0, L_0x6000038b0310;  1 drivers
v0x60000210fcc0_0 .net *"_ivl_24", 0 0, L_0x6000038b01c0;  1 drivers
v0x60000210fd50_0 .net *"_ivl_25", 31 0, L_0x60000229ebc0;  1 drivers
L_0x1480896d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000210fde0_0 .net *"_ivl_28", 15 0, L_0x1480896d8;  1 drivers
L_0x148089720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000210fe70_0 .net/2u *"_ivl_29", 31 0, L_0x148089720;  1 drivers
L_0x1480895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000210ff00_0 .net *"_ivl_3", 0 0, L_0x1480895b8;  1 drivers
v0x600002108000_0 .net *"_ivl_31", 0 0, L_0x60000229ec60;  1 drivers
L_0x148089600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002108090_0 .net/2u *"_ivl_4", 2 0, L_0x148089600;  1 drivers
v0x600002108120_0 .net *"_ivl_6", 0 0, L_0x60000229ee40;  1 drivers
v0x6000021081b0_0 .net "do_clear", 0 0, L_0x6000038b0230;  1 drivers
v0x600002108240_0 .net "load_weight", 0 0, L_0x6000038b03f0;  1 drivers
v0x6000021082d0_0 .net "weight_in", 7 0, L_0x60000229eee0;  1 drivers
L_0x60000229f020 .concat [ 2 1 0 0], v0x600002124510_0, L_0x1480895b8;
L_0x60000229ee40 .cmp/eq 3, L_0x60000229f020, L_0x148089600;
L_0x60000229ed00 .cmp/eq 3, v0x6000021322e0_0, L_0x148089648;
L_0x60000229eda0 .cmp/eq 3, v0x6000021322e0_0, L_0x148089690;
L_0x60000229ebc0 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x1480896d8;
L_0x60000229ec60 .cmp/eq 32, L_0x60000229ebc0, L_0x148089720;
S_0x1601480a0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160147f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003d94680 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003d946c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000210ed90_0 .net *"_ivl_11", 0 0, L_0x60000229e9e0;  1 drivers
v0x60000210ee20_0 .net *"_ivl_12", 15 0, L_0x60000229e800;  1 drivers
v0x60000210eeb0_0 .net/s *"_ivl_4", 15 0, L_0x60000229ea80;  1 drivers
v0x60000210ef40_0 .net/s *"_ivl_6", 15 0, L_0x60000229eb20;  1 drivers
v0x60000210efd0_0 .net/s "a_signed", 7 0, v0x60000210f180_0;  1 drivers
v0x60000210f060_0 .net "act_in", 7 0, v0x60000210db90_0;  alias, 1 drivers
v0x60000210f0f0_0 .var "act_out", 7 0;
v0x60000210f180_0 .var "act_reg", 7 0;
v0x60000210f210_0 .net "clear_acc", 0 0, L_0x6000038b0230;  alias, 1 drivers
v0x60000210f2a0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000210f330_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x60000210f3c0_0 .net "load_weight", 0 0, L_0x6000038b03f0;  alias, 1 drivers
v0x60000210f450_0 .net/s "product", 15 0, L_0x60000229e940;  1 drivers
v0x60000210f4e0_0 .net/s "product_ext", 31 0, L_0x60000229e8a0;  1 drivers
v0x60000210f570_0 .net "psum_in", 31 0, v0x600002102010_0;  alias, 1 drivers
v0x60000210f600_0 .var "psum_out", 31 0;
v0x60000210f690_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000210f720_0 .net/s "w_signed", 7 0, v0x60000210f840_0;  1 drivers
v0x60000210f7b0_0 .net "weight_in", 7 0, L_0x60000229eee0;  alias, 1 drivers
v0x60000210f840_0 .var "weight_reg", 7 0;
L_0x60000229ea80 .extend/s 16, v0x60000210f180_0;
L_0x60000229eb20 .extend/s 16, v0x60000210f840_0;
L_0x60000229e940 .arith/mult 16, L_0x60000229ea80, L_0x60000229eb20;
L_0x60000229e9e0 .part L_0x60000229e940, 15, 1;
LS_0x60000229e800_0_0 .concat [ 1 1 1 1], L_0x60000229e9e0, L_0x60000229e9e0, L_0x60000229e9e0, L_0x60000229e9e0;
LS_0x60000229e800_0_4 .concat [ 1 1 1 1], L_0x60000229e9e0, L_0x60000229e9e0, L_0x60000229e9e0, L_0x60000229e9e0;
LS_0x60000229e800_0_8 .concat [ 1 1 1 1], L_0x60000229e9e0, L_0x60000229e9e0, L_0x60000229e9e0, L_0x60000229e9e0;
LS_0x60000229e800_0_12 .concat [ 1 1 1 1], L_0x60000229e9e0, L_0x60000229e9e0, L_0x60000229e9e0, L_0x60000229e9e0;
L_0x60000229e800 .concat [ 4 4 4 4], LS_0x60000229e800_0_0, LS_0x60000229e800_0_4, LS_0x60000229e800_0_8, LS_0x60000229e800_0_12;
L_0x60000229e8a0 .concat [ 16 16 0 0], L_0x60000229e940, L_0x60000229e800;
S_0x160148210 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x160147ae0;
 .timescale 0 0;
P_0x600000602940 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038b0000 .functor AND 1, v0x6000021245a0_0, L_0x60000229e760, C4<1>, C4<1>;
L_0x6000038b0070 .functor AND 1, L_0x60000229e4e0, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038b0d20 .functor OR 1, L_0x60000229e440, L_0x6000038b0070, C4<0>, C4<0>;
L_0x6000038b09a0 .functor AND 1, L_0x14808a4a0, L_0x6000038b0d20, C4<1>, C4<1>;
L_0x6000038b0930 .functor AND 1, L_0x6000038b09a0, L_0x60000229e3a0, C4<1>, C4<1>;
v0x600002108ea0_0 .net *"_ivl_0", 3 0, L_0x60000229e6c0;  1 drivers
L_0x1480897f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002108f30_0 .net/2u *"_ivl_11", 2 0, L_0x1480897f8;  1 drivers
v0x600002108fc0_0 .net *"_ivl_13", 0 0, L_0x60000229e440;  1 drivers
L_0x148089840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002109050_0 .net/2u *"_ivl_15", 2 0, L_0x148089840;  1 drivers
v0x6000021090e0_0 .net *"_ivl_17", 0 0, L_0x60000229e4e0;  1 drivers
v0x600002109170_0 .net *"_ivl_20", 0 0, L_0x6000038b0070;  1 drivers
v0x600002109200_0 .net *"_ivl_22", 0 0, L_0x6000038b0d20;  1 drivers
v0x600002109290_0 .net *"_ivl_24", 0 0, L_0x6000038b09a0;  1 drivers
v0x600002109320_0 .net *"_ivl_25", 31 0, L_0x60000229e300;  1 drivers
L_0x148089888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021093b0_0 .net *"_ivl_28", 15 0, L_0x148089888;  1 drivers
L_0x1480898d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002109440_0 .net/2u *"_ivl_29", 31 0, L_0x1480898d0;  1 drivers
L_0x148089768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000021094d0_0 .net *"_ivl_3", 1 0, L_0x148089768;  1 drivers
v0x600002109560_0 .net *"_ivl_31", 0 0, L_0x60000229e3a0;  1 drivers
L_0x1480897b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000021095f0_0 .net/2u *"_ivl_4", 3 0, L_0x1480897b0;  1 drivers
v0x600002109680_0 .net *"_ivl_6", 0 0, L_0x60000229e760;  1 drivers
v0x600002109710_0 .net "do_clear", 0 0, L_0x6000038b0930;  1 drivers
v0x6000021097a0_0 .net "load_weight", 0 0, L_0x6000038b0000;  1 drivers
v0x600002109830_0 .net "weight_in", 7 0, L_0x60000229e580;  1 drivers
L_0x60000229e6c0 .concat [ 2 2 0 0], v0x600002124510_0, L_0x148089768;
L_0x60000229e760 .cmp/eq 4, L_0x60000229e6c0, L_0x1480897b0;
L_0x60000229e440 .cmp/eq 3, v0x6000021322e0_0, L_0x1480897f8;
L_0x60000229e4e0 .cmp/eq 3, v0x6000021322e0_0, L_0x148089840;
L_0x60000229e300 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148089888;
L_0x60000229e3a0 .cmp/eq 32, L_0x60000229e300, L_0x1480898d0;
S_0x160148380 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160148210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003d94400 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003d94440 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002108360_0 .net *"_ivl_11", 0 0, L_0x60000229e120;  1 drivers
v0x6000021083f0_0 .net *"_ivl_12", 15 0, L_0x60000229df40;  1 drivers
v0x600002108480_0 .net/s *"_ivl_4", 15 0, L_0x60000229e1c0;  1 drivers
v0x600002108510_0 .net/s *"_ivl_6", 15 0, L_0x60000229e260;  1 drivers
v0x6000021085a0_0 .net/s "a_signed", 7 0, v0x600002108750_0;  1 drivers
v0x600002108630_0 .net "act_in", 7 0, v0x60000210f0f0_0;  alias, 1 drivers
v0x6000021086c0_0 .var "act_out", 7 0;
v0x600002108750_0 .var "act_reg", 7 0;
v0x6000021087e0_0 .net "clear_acc", 0 0, L_0x6000038b0930;  alias, 1 drivers
v0x600002108870_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002108900_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x600002108990_0 .net "load_weight", 0 0, L_0x6000038b0000;  alias, 1 drivers
v0x600002108a20_0 .net/s "product", 15 0, L_0x60000229e080;  1 drivers
v0x600002108ab0_0 .net/s "product_ext", 31 0, L_0x60000229dfe0;  1 drivers
v0x600002108b40_0 .net "psum_in", 31 0, v0x600002103570_0;  alias, 1 drivers
v0x600002108bd0_0 .var "psum_out", 31 0;
v0x600002108c60_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002108cf0_0 .net/s "w_signed", 7 0, v0x600002108e10_0;  1 drivers
v0x600002108d80_0 .net "weight_in", 7 0, L_0x60000229e580;  alias, 1 drivers
v0x600002108e10_0 .var "weight_reg", 7 0;
L_0x60000229e1c0 .extend/s 16, v0x600002108750_0;
L_0x60000229e260 .extend/s 16, v0x600002108e10_0;
L_0x60000229e080 .arith/mult 16, L_0x60000229e1c0, L_0x60000229e260;
L_0x60000229e120 .part L_0x60000229e080, 15, 1;
LS_0x60000229df40_0_0 .concat [ 1 1 1 1], L_0x60000229e120, L_0x60000229e120, L_0x60000229e120, L_0x60000229e120;
LS_0x60000229df40_0_4 .concat [ 1 1 1 1], L_0x60000229e120, L_0x60000229e120, L_0x60000229e120, L_0x60000229e120;
LS_0x60000229df40_0_8 .concat [ 1 1 1 1], L_0x60000229e120, L_0x60000229e120, L_0x60000229e120, L_0x60000229e120;
LS_0x60000229df40_0_12 .concat [ 1 1 1 1], L_0x60000229e120, L_0x60000229e120, L_0x60000229e120, L_0x60000229e120;
L_0x60000229df40 .concat [ 4 4 4 4], LS_0x60000229df40_0_0, LS_0x60000229df40_0_4, LS_0x60000229df40_0_8, LS_0x60000229df40_0_12;
L_0x60000229dfe0 .concat [ 16 16 0 0], L_0x60000229e080, L_0x60000229df40;
S_0x1601484f0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x160147ae0;
 .timescale 0 0;
P_0x6000009f0080 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038b07e0 .functor AND 1, v0x6000021245a0_0, L_0x60000229dea0, C4<1>, C4<1>;
L_0x6000038bbc60 .functor AND 1, L_0x60000229f840, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038bb800 .functor OR 1, L_0x60000229dd60, L_0x6000038bbc60, C4<0>, C4<0>;
L_0x6000038bb3a0 .functor AND 1, L_0x14808a4a0, L_0x6000038bb800, C4<1>, C4<1>;
L_0x6000038baf40 .functor AND 1, L_0x6000038bb3a0, L_0x60000229f700, C4<1>, C4<1>;
v0x60000210a400_0 .net *"_ivl_0", 3 0, L_0x60000229de00;  1 drivers
L_0x1480899a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000210a490_0 .net/2u *"_ivl_11", 2 0, L_0x1480899a8;  1 drivers
v0x60000210a520_0 .net *"_ivl_13", 0 0, L_0x60000229dd60;  1 drivers
L_0x1480899f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000210a5b0_0 .net/2u *"_ivl_15", 2 0, L_0x1480899f0;  1 drivers
v0x60000210a640_0 .net *"_ivl_17", 0 0, L_0x60000229f840;  1 drivers
v0x60000210a6d0_0 .net *"_ivl_20", 0 0, L_0x6000038bbc60;  1 drivers
v0x60000210a760_0 .net *"_ivl_22", 0 0, L_0x6000038bb800;  1 drivers
v0x60000210a7f0_0 .net *"_ivl_24", 0 0, L_0x6000038bb3a0;  1 drivers
v0x60000210a880_0 .net *"_ivl_25", 31 0, L_0x60000229f8e0;  1 drivers
L_0x148089a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000210a910_0 .net *"_ivl_28", 15 0, L_0x148089a38;  1 drivers
L_0x148089a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000210a9a0_0 .net/2u *"_ivl_29", 31 0, L_0x148089a80;  1 drivers
L_0x148089918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000210aa30_0 .net *"_ivl_3", 1 0, L_0x148089918;  1 drivers
v0x60000210aac0_0 .net *"_ivl_31", 0 0, L_0x60000229f700;  1 drivers
L_0x148089960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000210ab50_0 .net/2u *"_ivl_4", 3 0, L_0x148089960;  1 drivers
v0x60000210abe0_0 .net *"_ivl_6", 0 0, L_0x60000229dea0;  1 drivers
v0x60000210ac70_0 .net "do_clear", 0 0, L_0x6000038baf40;  1 drivers
v0x60000210ad00_0 .net "load_weight", 0 0, L_0x6000038b07e0;  1 drivers
v0x60000210ad90_0 .net "weight_in", 7 0, L_0x60000229dcc0;  1 drivers
L_0x60000229de00 .concat [ 2 2 0 0], v0x600002124510_0, L_0x148089918;
L_0x60000229dea0 .cmp/eq 4, L_0x60000229de00, L_0x148089960;
L_0x60000229dd60 .cmp/eq 3, v0x6000021322e0_0, L_0x1480899a8;
L_0x60000229f840 .cmp/eq 3, v0x6000021322e0_0, L_0x1480899f0;
L_0x60000229f8e0 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148089a38;
L_0x60000229f700 .cmp/eq 32, L_0x60000229f8e0, L_0x148089a80;
S_0x160148660 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1601484f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003ddbc00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003ddbc40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000021098c0_0 .net *"_ivl_11", 0 0, L_0x60000229d9a0;  1 drivers
v0x600002109950_0 .net *"_ivl_12", 15 0, L_0x60000229da40;  1 drivers
v0x6000021099e0_0 .net/s *"_ivl_4", 15 0, L_0x60000229f7a0;  1 drivers
v0x600002109a70_0 .net/s *"_ivl_6", 15 0, L_0x60000229f5c0;  1 drivers
v0x600002109b00_0 .net/s "a_signed", 7 0, v0x600002109cb0_0;  1 drivers
v0x600002109b90_0 .net "act_in", 7 0, v0x6000021086c0_0;  alias, 1 drivers
v0x600002109c20_0 .var "act_out", 7 0;
v0x600002109cb0_0 .var "act_reg", 7 0;
v0x600002109d40_0 .net "clear_acc", 0 0, L_0x6000038baf40;  alias, 1 drivers
v0x600002109dd0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002109e60_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x600002109ef0_0 .net "load_weight", 0 0, L_0x6000038b07e0;  alias, 1 drivers
v0x600002109f80_0 .net/s "product", 15 0, L_0x60000229f660;  1 drivers
v0x60000210a010_0 .net/s "product_ext", 31 0, L_0x60000229db80;  1 drivers
v0x60000210a0a0_0 .net "psum_in", 31 0, v0x60000210cb40_0;  alias, 1 drivers
v0x60000210a130_0 .var "psum_out", 31 0;
v0x60000210a1c0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000210a250_0 .net/s "w_signed", 7 0, v0x60000210a370_0;  1 drivers
v0x60000210a2e0_0 .net "weight_in", 7 0, L_0x60000229dcc0;  alias, 1 drivers
v0x60000210a370_0 .var "weight_reg", 7 0;
L_0x60000229f7a0 .extend/s 16, v0x600002109cb0_0;
L_0x60000229f5c0 .extend/s 16, v0x60000210a370_0;
L_0x60000229f660 .arith/mult 16, L_0x60000229f7a0, L_0x60000229f5c0;
L_0x60000229d9a0 .part L_0x60000229f660, 15, 1;
LS_0x60000229da40_0_0 .concat [ 1 1 1 1], L_0x60000229d9a0, L_0x60000229d9a0, L_0x60000229d9a0, L_0x60000229d9a0;
LS_0x60000229da40_0_4 .concat [ 1 1 1 1], L_0x60000229d9a0, L_0x60000229d9a0, L_0x60000229d9a0, L_0x60000229d9a0;
LS_0x60000229da40_0_8 .concat [ 1 1 1 1], L_0x60000229d9a0, L_0x60000229d9a0, L_0x60000229d9a0, L_0x60000229d9a0;
LS_0x60000229da40_0_12 .concat [ 1 1 1 1], L_0x60000229d9a0, L_0x60000229d9a0, L_0x60000229d9a0, L_0x60000229d9a0;
L_0x60000229da40 .concat [ 4 4 4 4], LS_0x60000229da40_0_0, LS_0x60000229da40_0_4, LS_0x60000229da40_0_8, LS_0x60000229da40_0_12;
L_0x60000229db80 .concat [ 16 16 0 0], L_0x60000229f660, L_0x60000229da40;
S_0x1601487d0 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0180 .param/l "row" 1 10 213, +C4<011>;
S_0x160148940 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x1601487d0;
 .timescale 0 0;
P_0x6000009f0200 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038ba220 .functor AND 1, v0x6000021245a0_0, L_0x60000229d540, C4<1>, C4<1>;
L_0x6000038b9dc0 .functor AND 1, L_0x60000229d680, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038b9960 .functor OR 1, L_0x60000229e620, L_0x6000038b9dc0, C4<0>, C4<0>;
L_0x6000038b9500 .functor AND 1, L_0x14808a4a0, L_0x6000038b9960, C4<1>, C4<1>;
L_0x6000038b9490 .functor AND 1, L_0x6000038b9500, L_0x60000229d7c0, C4<1>, C4<1>;
v0x60000210b960_0 .net *"_ivl_0", 2 0, L_0x60000229dc20;  1 drivers
L_0x148089b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000210b9f0_0 .net/2u *"_ivl_11", 2 0, L_0x148089b58;  1 drivers
v0x60000210ba80_0 .net *"_ivl_13", 0 0, L_0x60000229e620;  1 drivers
L_0x148089ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000210bb10_0 .net/2u *"_ivl_15", 2 0, L_0x148089ba0;  1 drivers
v0x60000210bba0_0 .net *"_ivl_17", 0 0, L_0x60000229d680;  1 drivers
v0x60000210bc30_0 .net *"_ivl_20", 0 0, L_0x6000038b9dc0;  1 drivers
v0x60000210bcc0_0 .net *"_ivl_22", 0 0, L_0x6000038b9960;  1 drivers
v0x60000210bd50_0 .net *"_ivl_24", 0 0, L_0x6000038b9500;  1 drivers
v0x60000210bde0_0 .net *"_ivl_25", 31 0, L_0x60000229d720;  1 drivers
L_0x148089be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000210be70_0 .net *"_ivl_28", 15 0, L_0x148089be8;  1 drivers
L_0x148089c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000210bf00_0 .net/2u *"_ivl_29", 31 0, L_0x148089c30;  1 drivers
L_0x148089ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002134000_0 .net *"_ivl_3", 0 0, L_0x148089ac8;  1 drivers
v0x600002134090_0 .net *"_ivl_31", 0 0, L_0x60000229d7c0;  1 drivers
L_0x148089b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002134120_0 .net/2u *"_ivl_4", 2 0, L_0x148089b10;  1 drivers
v0x6000021341b0_0 .net *"_ivl_6", 0 0, L_0x60000229d540;  1 drivers
v0x600002134240_0 .net "do_clear", 0 0, L_0x6000038b9490;  1 drivers
v0x6000021342d0_0 .net "load_weight", 0 0, L_0x6000038ba220;  1 drivers
v0x600002134360_0 .net "weight_in", 7 0, L_0x60000229d5e0;  1 drivers
L_0x60000229dc20 .concat [ 2 1 0 0], v0x600002124510_0, L_0x148089ac8;
L_0x60000229d540 .cmp/eq 3, L_0x60000229dc20, L_0x148089b10;
L_0x60000229e620 .cmp/eq 3, v0x6000021322e0_0, L_0x148089b58;
L_0x60000229d680 .cmp/eq 3, v0x6000021322e0_0, L_0x148089ba0;
L_0x60000229d720 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148089be8;
L_0x60000229d7c0 .cmp/eq 32, L_0x60000229d720, L_0x148089c30;
S_0x160148ab0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160148940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003dfba00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003dfba40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000210ae20_0 .net *"_ivl_11", 0 0, L_0x60000229c6e0;  1 drivers
v0x60000210aeb0_0 .net *"_ivl_12", 15 0, L_0x60000229c460;  1 drivers
v0x60000210af40_0 .net/s *"_ivl_4", 15 0, L_0x60000229d860;  1 drivers
v0x60000210afd0_0 .net/s *"_ivl_6", 15 0, L_0x60000229d900;  1 drivers
v0x60000210b060_0 .net/s "a_signed", 7 0, v0x60000210b210_0;  1 drivers
v0x60000210b0f0_0 .net "act_in", 7 0, L_0x6000038bd030;  alias, 1 drivers
v0x60000210b180_0 .var "act_out", 7 0;
v0x60000210b210_0 .var "act_reg", 7 0;
v0x60000210b2a0_0 .net "clear_acc", 0 0, L_0x6000038b9490;  alias, 1 drivers
v0x60000210b330_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000210b3c0_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x60000210b450_0 .net "load_weight", 0 0, L_0x6000038ba220;  alias, 1 drivers
v0x60000210b4e0_0 .net/s "product", 15 0, L_0x60000229c820;  1 drivers
v0x60000210b570_0 .net/s "product_ext", 31 0, L_0x60000229cb40;  1 drivers
v0x60000210b600_0 .net "psum_in", 31 0, v0x60000210e0a0_0;  alias, 1 drivers
v0x60000210b690_0 .var "psum_out", 31 0;
v0x60000210b720_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000210b7b0_0 .net/s "w_signed", 7 0, v0x60000210b8d0_0;  1 drivers
v0x60000210b840_0 .net "weight_in", 7 0, L_0x60000229d5e0;  alias, 1 drivers
v0x60000210b8d0_0 .var "weight_reg", 7 0;
L_0x60000229d860 .extend/s 16, v0x60000210b210_0;
L_0x60000229d900 .extend/s 16, v0x60000210b8d0_0;
L_0x60000229c820 .arith/mult 16, L_0x60000229d860, L_0x60000229d900;
L_0x60000229c6e0 .part L_0x60000229c820, 15, 1;
LS_0x60000229c460_0_0 .concat [ 1 1 1 1], L_0x60000229c6e0, L_0x60000229c6e0, L_0x60000229c6e0, L_0x60000229c6e0;
LS_0x60000229c460_0_4 .concat [ 1 1 1 1], L_0x60000229c6e0, L_0x60000229c6e0, L_0x60000229c6e0, L_0x60000229c6e0;
LS_0x60000229c460_0_8 .concat [ 1 1 1 1], L_0x60000229c6e0, L_0x60000229c6e0, L_0x60000229c6e0, L_0x60000229c6e0;
LS_0x60000229c460_0_12 .concat [ 1 1 1 1], L_0x60000229c6e0, L_0x60000229c6e0, L_0x60000229c6e0, L_0x60000229c6e0;
L_0x60000229c460 .concat [ 4 4 4 4], LS_0x60000229c460_0_0, LS_0x60000229c460_0_4, LS_0x60000229c460_0_8, LS_0x60000229c460_0_12;
L_0x60000229cb40 .concat [ 16 16 0 0], L_0x60000229c820, L_0x60000229c460;
S_0x16010ff10 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x1601487d0;
 .timescale 0 0;
P_0x6000009f0300 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038b92d0 .functor AND 1, v0x6000021245a0_0, L_0x60000229ca00, C4<1>, C4<1>;
L_0x6000038b9340 .functor AND 1, L_0x60000229c1e0, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038b8cb0 .functor OR 1, L_0x60000229c8c0, L_0x6000038b9340, C4<0>, C4<0>;
L_0x6000038b8d20 .functor AND 1, L_0x14808a4a0, L_0x6000038b8cb0, C4<1>, C4<1>;
L_0x6000038b8d90 .functor AND 1, L_0x6000038b8d20, L_0x60000229c280, C4<1>, C4<1>;
v0x600002134f30_0 .net *"_ivl_0", 2 0, L_0x60000229c0a0;  1 drivers
L_0x148089d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002134fc0_0 .net/2u *"_ivl_11", 2 0, L_0x148089d08;  1 drivers
v0x600002135050_0 .net *"_ivl_13", 0 0, L_0x60000229c8c0;  1 drivers
L_0x148089d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000021350e0_0 .net/2u *"_ivl_15", 2 0, L_0x148089d50;  1 drivers
v0x600002135170_0 .net *"_ivl_17", 0 0, L_0x60000229c1e0;  1 drivers
v0x600002135200_0 .net *"_ivl_20", 0 0, L_0x6000038b9340;  1 drivers
v0x600002135290_0 .net *"_ivl_22", 0 0, L_0x6000038b8cb0;  1 drivers
v0x600002135320_0 .net *"_ivl_24", 0 0, L_0x6000038b8d20;  1 drivers
v0x6000021353b0_0 .net *"_ivl_25", 31 0, L_0x60000229c780;  1 drivers
L_0x148089d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002135440_0 .net *"_ivl_28", 15 0, L_0x148089d98;  1 drivers
L_0x148089de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021354d0_0 .net/2u *"_ivl_29", 31 0, L_0x148089de0;  1 drivers
L_0x148089c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002135560_0 .net *"_ivl_3", 0 0, L_0x148089c78;  1 drivers
v0x6000021355f0_0 .net *"_ivl_31", 0 0, L_0x60000229c280;  1 drivers
L_0x148089cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002135680_0 .net/2u *"_ivl_4", 2 0, L_0x148089cc0;  1 drivers
v0x600002135710_0 .net *"_ivl_6", 0 0, L_0x60000229ca00;  1 drivers
v0x6000021357a0_0 .net "do_clear", 0 0, L_0x6000038b8d90;  1 drivers
v0x600002135830_0 .net "load_weight", 0 0, L_0x6000038b92d0;  1 drivers
v0x6000021358c0_0 .net "weight_in", 7 0, L_0x60000229c140;  1 drivers
L_0x60000229c0a0 .concat [ 2 1 0 0], v0x600002124510_0, L_0x148089c78;
L_0x60000229ca00 .cmp/eq 3, L_0x60000229c0a0, L_0x148089cc0;
L_0x60000229c8c0 .cmp/eq 3, v0x6000021322e0_0, L_0x148089d08;
L_0x60000229c1e0 .cmp/eq 3, v0x6000021322e0_0, L_0x148089d50;
L_0x60000229c780 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148089d98;
L_0x60000229c280 .cmp/eq 32, L_0x60000229c780, L_0x148089de0;
S_0x160110080 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16010ff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0000 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0040 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000021343f0_0 .net *"_ivl_11", 0 0, L_0x60000229c000;  1 drivers
v0x600002134480_0 .net *"_ivl_12", 15 0, L_0x60000229c3c0;  1 drivers
v0x600002134510_0 .net/s *"_ivl_4", 15 0, L_0x60000229c640;  1 drivers
v0x6000021345a0_0 .net/s *"_ivl_6", 15 0, L_0x60000229c320;  1 drivers
v0x600002134630_0 .net/s "a_signed", 7 0, v0x6000021347e0_0;  1 drivers
v0x6000021346c0_0 .net "act_in", 7 0, v0x60000210b180_0;  alias, 1 drivers
v0x600002134750_0 .var "act_out", 7 0;
v0x6000021347e0_0 .var "act_reg", 7 0;
v0x600002134870_0 .net "clear_acc", 0 0, L_0x6000038b8d90;  alias, 1 drivers
v0x600002134900_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002134990_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x600002134a20_0 .net "load_weight", 0 0, L_0x6000038b92d0;  alias, 1 drivers
v0x600002134ab0_0 .net/s "product", 15 0, L_0x60000229c500;  1 drivers
v0x600002134b40_0 .net/s "product_ext", 31 0, L_0x60000229d400;  1 drivers
v0x600002134bd0_0 .net "psum_in", 31 0, v0x60000210f600_0;  alias, 1 drivers
v0x600002134c60_0 .var "psum_out", 31 0;
v0x600002134cf0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002134d80_0 .net/s "w_signed", 7 0, v0x600002134ea0_0;  1 drivers
v0x600002134e10_0 .net "weight_in", 7 0, L_0x60000229c140;  alias, 1 drivers
v0x600002134ea0_0 .var "weight_reg", 7 0;
L_0x60000229c640 .extend/s 16, v0x6000021347e0_0;
L_0x60000229c320 .extend/s 16, v0x600002134ea0_0;
L_0x60000229c500 .arith/mult 16, L_0x60000229c640, L_0x60000229c320;
L_0x60000229c000 .part L_0x60000229c500, 15, 1;
LS_0x60000229c3c0_0_0 .concat [ 1 1 1 1], L_0x60000229c000, L_0x60000229c000, L_0x60000229c000, L_0x60000229c000;
LS_0x60000229c3c0_0_4 .concat [ 1 1 1 1], L_0x60000229c000, L_0x60000229c000, L_0x60000229c000, L_0x60000229c000;
LS_0x60000229c3c0_0_8 .concat [ 1 1 1 1], L_0x60000229c000, L_0x60000229c000, L_0x60000229c000, L_0x60000229c000;
LS_0x60000229c3c0_0_12 .concat [ 1 1 1 1], L_0x60000229c000, L_0x60000229c000, L_0x60000229c000, L_0x60000229c000;
L_0x60000229c3c0 .concat [ 4 4 4 4], LS_0x60000229c3c0_0_0, LS_0x60000229c3c0_0_4, LS_0x60000229c3c0_0_8, LS_0x60000229c3c0_0_12;
L_0x60000229d400 .concat [ 16 16 0 0], L_0x60000229c500, L_0x60000229c3c0;
S_0x1601101f0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x1601487d0;
 .timescale 0 0;
P_0x6000009f0400 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038b8310 .functor AND 1, v0x6000021245a0_0, L_0x60000229d180, C4<1>, C4<1>;
L_0x6000038b8380 .functor AND 1, L_0x60000229cf00, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038b8230 .functor OR 1, L_0x60000229d040, L_0x6000038b8380, C4<0>, C4<0>;
L_0x6000038b82a0 .functor AND 1, L_0x14808a4a0, L_0x6000038b8230, C4<1>, C4<1>;
L_0x6000038b8150 .functor AND 1, L_0x6000038b82a0, L_0x600002287f20, C4<1>, C4<1>;
v0x600002136490_0 .net *"_ivl_0", 3 0, L_0x60000229d220;  1 drivers
L_0x148089eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002136520_0 .net/2u *"_ivl_11", 2 0, L_0x148089eb8;  1 drivers
v0x6000021365b0_0 .net *"_ivl_13", 0 0, L_0x60000229d040;  1 drivers
L_0x148089f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002136640_0 .net/2u *"_ivl_15", 2 0, L_0x148089f00;  1 drivers
v0x6000021366d0_0 .net *"_ivl_17", 0 0, L_0x60000229cf00;  1 drivers
v0x600002136760_0 .net *"_ivl_20", 0 0, L_0x6000038b8380;  1 drivers
v0x6000021367f0_0 .net *"_ivl_22", 0 0, L_0x6000038b8230;  1 drivers
v0x600002136880_0 .net *"_ivl_24", 0 0, L_0x6000038b82a0;  1 drivers
v0x600002136910_0 .net *"_ivl_25", 31 0, L_0x60000229cfa0;  1 drivers
L_0x148089f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021369a0_0 .net *"_ivl_28", 15 0, L_0x148089f48;  1 drivers
L_0x148089f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002136a30_0 .net/2u *"_ivl_29", 31 0, L_0x148089f90;  1 drivers
L_0x148089e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002136ac0_0 .net *"_ivl_3", 1 0, L_0x148089e28;  1 drivers
v0x600002136b50_0 .net *"_ivl_31", 0 0, L_0x600002287f20;  1 drivers
L_0x148089e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002136be0_0 .net/2u *"_ivl_4", 3 0, L_0x148089e70;  1 drivers
v0x600002136c70_0 .net *"_ivl_6", 0 0, L_0x60000229d180;  1 drivers
v0x600002136d00_0 .net "do_clear", 0 0, L_0x6000038b8150;  1 drivers
v0x600002136d90_0 .net "load_weight", 0 0, L_0x6000038b8310;  1 drivers
v0x600002136e20_0 .net "weight_in", 7 0, L_0x60000229d0e0;  1 drivers
L_0x60000229d220 .concat [ 2 2 0 0], v0x600002124510_0, L_0x148089e28;
L_0x60000229d180 .cmp/eq 4, L_0x60000229d220, L_0x148089e70;
L_0x60000229d040 .cmp/eq 3, v0x6000021322e0_0, L_0x148089eb8;
L_0x60000229cf00 .cmp/eq 3, v0x6000021322e0_0, L_0x148089f00;
L_0x60000229cfa0 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x148089f48;
L_0x600002287f20 .cmp/eq 32, L_0x60000229cfa0, L_0x148089f90;
S_0x160110360 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1601101f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0080 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de00c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002135950_0 .net *"_ivl_11", 0 0, L_0x600002287d40;  1 drivers
v0x6000021359e0_0 .net *"_ivl_12", 15 0, L_0x600002287b60;  1 drivers
v0x600002135a70_0 .net/s *"_ivl_4", 15 0, L_0x600002287de0;  1 drivers
v0x600002135b00_0 .net/s *"_ivl_6", 15 0, L_0x600002287e80;  1 drivers
v0x600002135b90_0 .net/s "a_signed", 7 0, v0x600002135d40_0;  1 drivers
v0x600002135c20_0 .net "act_in", 7 0, v0x600002134750_0;  alias, 1 drivers
v0x600002135cb0_0 .var "act_out", 7 0;
v0x600002135d40_0 .var "act_reg", 7 0;
v0x600002135dd0_0 .net "clear_acc", 0 0, L_0x6000038b8150;  alias, 1 drivers
v0x600002135e60_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002135ef0_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x600002135f80_0 .net "load_weight", 0 0, L_0x6000038b8310;  alias, 1 drivers
v0x600002136010_0 .net/s "product", 15 0, L_0x600002287ca0;  1 drivers
v0x6000021360a0_0 .net/s "product_ext", 31 0, L_0x600002287c00;  1 drivers
v0x600002136130_0 .net "psum_in", 31 0, v0x600002108bd0_0;  alias, 1 drivers
v0x6000021361c0_0 .var "psum_out", 31 0;
v0x600002136250_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000021362e0_0 .net/s "w_signed", 7 0, v0x600002136400_0;  1 drivers
v0x600002136370_0 .net "weight_in", 7 0, L_0x60000229d0e0;  alias, 1 drivers
v0x600002136400_0 .var "weight_reg", 7 0;
L_0x600002287de0 .extend/s 16, v0x600002135d40_0;
L_0x600002287e80 .extend/s 16, v0x600002136400_0;
L_0x600002287ca0 .arith/mult 16, L_0x600002287de0, L_0x600002287e80;
L_0x600002287d40 .part L_0x600002287ca0, 15, 1;
LS_0x600002287b60_0_0 .concat [ 1 1 1 1], L_0x600002287d40, L_0x600002287d40, L_0x600002287d40, L_0x600002287d40;
LS_0x600002287b60_0_4 .concat [ 1 1 1 1], L_0x600002287d40, L_0x600002287d40, L_0x600002287d40, L_0x600002287d40;
LS_0x600002287b60_0_8 .concat [ 1 1 1 1], L_0x600002287d40, L_0x600002287d40, L_0x600002287d40, L_0x600002287d40;
LS_0x600002287b60_0_12 .concat [ 1 1 1 1], L_0x600002287d40, L_0x600002287d40, L_0x600002287d40, L_0x600002287d40;
L_0x600002287b60 .concat [ 4 4 4 4], LS_0x600002287b60_0_0, LS_0x600002287b60_0_4, LS_0x600002287b60_0_8, LS_0x600002287b60_0_12;
L_0x600002287c00 .concat [ 16 16 0 0], L_0x600002287ca0, L_0x600002287b60;
S_0x1601104d0 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x1601487d0;
 .timescale 0 0;
P_0x6000009f0500 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038b80e0 .functor AND 1, v0x6000021245a0_0, L_0x600002287ac0, C4<1>, C4<1>;
L_0x6000038b8000 .functor AND 1, L_0x600002287200, v0x60000213afd0_0, C4<1>, C4<1>;
L_0x6000038b8af0 .functor OR 1, L_0x6000022877a0, L_0x6000038b8000, C4<0>, C4<0>;
L_0x6000038b8770 .functor AND 1, L_0x14808a4a0, L_0x6000038b8af0, C4<1>, C4<1>;
L_0x6000038b8700 .functor AND 1, L_0x6000038b8770, L_0x6000022870c0, C4<1>, C4<1>;
v0x6000021379f0_0 .net *"_ivl_0", 3 0, L_0x600002287a20;  1 drivers
L_0x14808a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002137a80_0 .net/2u *"_ivl_11", 2 0, L_0x14808a068;  1 drivers
v0x600002137b10_0 .net *"_ivl_13", 0 0, L_0x6000022877a0;  1 drivers
L_0x14808a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002137ba0_0 .net/2u *"_ivl_15", 2 0, L_0x14808a0b0;  1 drivers
v0x600002137c30_0 .net *"_ivl_17", 0 0, L_0x600002287200;  1 drivers
v0x600002137cc0_0 .net *"_ivl_20", 0 0, L_0x6000038b8000;  1 drivers
v0x600002137d50_0 .net *"_ivl_22", 0 0, L_0x6000038b8af0;  1 drivers
v0x600002137de0_0 .net *"_ivl_24", 0 0, L_0x6000038b8770;  1 drivers
v0x600002137e70_0 .net *"_ivl_25", 31 0, L_0x6000022872a0;  1 drivers
L_0x14808a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002137f00_0 .net *"_ivl_28", 15 0, L_0x14808a0f8;  1 drivers
L_0x14808a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002130000_0 .net/2u *"_ivl_29", 31 0, L_0x14808a140;  1 drivers
L_0x148089fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002130090_0 .net *"_ivl_3", 1 0, L_0x148089fd8;  1 drivers
v0x600002130120_0 .net *"_ivl_31", 0 0, L_0x6000022870c0;  1 drivers
L_0x14808a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000021301b0_0 .net/2u *"_ivl_4", 3 0, L_0x14808a020;  1 drivers
v0x600002130240_0 .net *"_ivl_6", 0 0, L_0x600002287ac0;  1 drivers
v0x6000021302d0_0 .net "do_clear", 0 0, L_0x6000038b8700;  1 drivers
v0x600002130360_0 .net "load_weight", 0 0, L_0x6000038b80e0;  1 drivers
v0x6000021303f0_0 .net "weight_in", 7 0, L_0x600002287700;  1 drivers
L_0x600002287a20 .concat [ 2 2 0 0], v0x600002124510_0, L_0x148089fd8;
L_0x600002287ac0 .cmp/eq 4, L_0x600002287a20, L_0x14808a020;
L_0x6000022877a0 .cmp/eq 3, v0x6000021322e0_0, L_0x14808a068;
L_0x600002287200 .cmp/eq 3, v0x6000021322e0_0, L_0x14808a0b0;
L_0x6000022872a0 .concat [ 16 16 0 0], v0x6000021319e0_0, L_0x14808a0f8;
L_0x6000022870c0 .cmp/eq 32, L_0x6000022872a0, L_0x14808a140;
S_0x160110640 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x1601104d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0100 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0140 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002136eb0_0 .net *"_ivl_11", 0 0, L_0x600002286e40;  1 drivers
v0x600002136f40_0 .net *"_ivl_12", 15 0, L_0x600002286ee0;  1 drivers
v0x600002136fd0_0 .net/s *"_ivl_4", 15 0, L_0x600002287160;  1 drivers
v0x600002137060_0 .net/s *"_ivl_6", 15 0, L_0x600002286f80;  1 drivers
v0x6000021370f0_0 .net/s "a_signed", 7 0, v0x6000021372a0_0;  1 drivers
v0x600002137180_0 .net "act_in", 7 0, v0x600002135cb0_0;  alias, 1 drivers
v0x600002137210_0 .var "act_out", 7 0;
v0x6000021372a0_0 .var "act_reg", 7 0;
v0x600002137330_0 .net "clear_acc", 0 0, L_0x6000038b8700;  alias, 1 drivers
v0x6000021373c0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002137450_0 .net "enable", 0 0, L_0x6000038a6f40;  alias, 1 drivers
v0x6000021374e0_0 .net "load_weight", 0 0, L_0x6000038b80e0;  alias, 1 drivers
v0x600002137570_0 .net/s "product", 15 0, L_0x600002287020;  1 drivers
v0x600002137600_0 .net/s "product_ext", 31 0, L_0x600002286d00;  1 drivers
v0x600002137690_0 .net "psum_in", 31 0, v0x60000210a130_0;  alias, 1 drivers
v0x600002137720_0 .var "psum_out", 31 0;
v0x6000021377b0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002137840_0 .net/s "w_signed", 7 0, v0x600002137960_0;  1 drivers
v0x6000021378d0_0 .net "weight_in", 7 0, L_0x600002287700;  alias, 1 drivers
v0x600002137960_0 .var "weight_reg", 7 0;
L_0x600002287160 .extend/s 16, v0x6000021372a0_0;
L_0x600002286f80 .extend/s 16, v0x600002137960_0;
L_0x600002287020 .arith/mult 16, L_0x600002287160, L_0x600002286f80;
L_0x600002286e40 .part L_0x600002287020, 15, 1;
LS_0x600002286ee0_0_0 .concat [ 1 1 1 1], L_0x600002286e40, L_0x600002286e40, L_0x600002286e40, L_0x600002286e40;
LS_0x600002286ee0_0_4 .concat [ 1 1 1 1], L_0x600002286e40, L_0x600002286e40, L_0x600002286e40, L_0x600002286e40;
LS_0x600002286ee0_0_8 .concat [ 1 1 1 1], L_0x600002286e40, L_0x600002286e40, L_0x600002286e40, L_0x600002286e40;
LS_0x600002286ee0_0_12 .concat [ 1 1 1 1], L_0x600002286e40, L_0x600002286e40, L_0x600002286e40, L_0x600002286e40;
L_0x600002286ee0 .concat [ 4 4 4 4], LS_0x600002286ee0_0_0, LS_0x600002286ee0_0_4, LS_0x600002286ee0_0_8, LS_0x600002286ee0_0_12;
L_0x600002286d00 .concat [ 16 16 0 0], L_0x600002287020, L_0x600002286ee0;
S_0x16010e280 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0600 .param/l "row" 1 10 198, +C4<00>;
L_0x6000038bdd50 .functor BUFZ 8, v0x60000211a1c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x16010e3f0 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0680 .param/l "row" 1 10 198, +C4<01>;
L_0x6000038bd8f0 .functor BUFZ 8, v0x60000211a490_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x16010e560 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0700 .param/l "row" 1 10 198, +C4<010>;
L_0x6000038bd490 .functor BUFZ 8, v0x60000211a760_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x16010e6d0 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0780 .param/l "row" 1 10 198, +C4<011>;
L_0x6000038bd030 .functor BUFZ 8, v0x60000211aa30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x16010e840 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0800 .param/l "col" 1 10 279, +C4<00>;
L_0x6000038a7330 .functor BUFZ 32, v0x600002119e60_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002130480_0 .net *"_ivl_2", 31 0, L_0x6000038a7330;  1 drivers
S_0x16010e9b0 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0880 .param/l "col" 1 10 279, +C4<01>;
L_0x6000038a71e0 .functor BUFZ 32, v0x600002119f80_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002130510_0 .net *"_ivl_2", 31 0, L_0x6000038a71e0;  1 drivers
S_0x16010eb20 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0900 .param/l "col" 1 10 279, +C4<010>;
L_0x6000038a7250 .functor BUFZ 32, v0x60000211a0a0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000021305a0_0 .net *"_ivl_2", 31 0, L_0x6000038a7250;  1 drivers
S_0x16010ec90 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0980 .param/l "col" 1 10 279, +C4<011>;
L_0x6000038a7100 .functor BUFZ 32, L_0x6000038a72c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002130630_0 .net *"_ivl_2", 31 0, L_0x6000038a7100;  1 drivers
S_0x16010ee00 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0a00 .param/l "col" 1 10 206, +C4<00>;
S_0x16010ef70 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0a80 .param/l "col" 1 10 206, +C4<01>;
S_0x16010f0e0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0b00 .param/l "col" 1 10 206, +C4<010>;
S_0x16010f250 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x16012ea50;
 .timescale 0 0;
P_0x6000009f0b80 .param/l "col" 1 10 206, +C4<011>;
S_0x16010f7c0 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x16013ab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x16010f930 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x16010f970 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x16010f9b0 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x16010f9f0 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x16010fa30 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x16010fa70 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x6000038a49a0 .functor BUFZ 256, v0x60000213cd80_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038a4540 .functor BUFZ 256, v0x60000213d8c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038a40e0 .functor BUFZ 256, v0x60000213c6c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002133c30_0 .var/i "b", 31 0;
v0x600002133cc0 .array "bank_addr", 3 0, 7 0;
v0x600002133d50_0 .net "bank_dma", 1 0, L_0x6000022828a0;  1 drivers
v0x600002133de0_0 .var "bank_dma_d", 1 0;
v0x600002133e70_0 .net "bank_mxu_a", 1 0, L_0x600002282bc0;  1 drivers
v0x600002133f00_0 .var "bank_mxu_a_d", 1 0;
v0x60000213c000_0 .net "bank_mxu_o", 1 0, L_0x6000022829e0;  1 drivers
v0x60000213c090_0 .net "bank_mxu_w", 1 0, L_0x600002282b20;  1 drivers
v0x60000213c120_0 .var "bank_mxu_w_d", 1 0;
v0x60000213c1b0 .array "bank_rdata", 3 0;
v0x60000213c1b0_0 .net v0x60000213c1b0 0, 255 0, v0x600002132880_0; 1 drivers
v0x60000213c1b0_1 .net v0x60000213c1b0 1, 255 0, v0x600002132d90_0; 1 drivers
v0x60000213c1b0_2 .net v0x60000213c1b0 2, 255 0, v0x6000021332a0_0; 1 drivers
v0x60000213c1b0_3 .net v0x60000213c1b0 3, 255 0, v0x6000021337b0_0; 1 drivers
v0x60000213c240_0 .var "bank_re", 3 0;
v0x60000213c2d0_0 .net "bank_vpu", 1 0, L_0x600002282a80;  1 drivers
v0x60000213c360_0 .var "bank_vpu_d", 1 0;
v0x60000213c3f0 .array "bank_wdata", 3 0, 255 0;
v0x60000213c480_0 .var "bank_we", 3 0;
v0x60000213c510_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000213c5a0_0 .net "dma_addr", 19 0, v0x60000211e760_0;  alias, 1 drivers
v0x60000213c630_0 .net "dma_rdata", 255 0, L_0x6000038a40e0;  alias, 1 drivers
v0x60000213c6c0_0 .var "dma_rdata_reg", 255 0;
v0x60000213c750_0 .net "dma_re", 0 0, L_0x6000038a6680;  alias, 1 drivers
v0x60000213c7e0_0 .net "dma_ready", 0 0, L_0x600002282260;  alias, 1 drivers
v0x60000213c870_0 .net "dma_wdata", 255 0, L_0x6000038a6760;  alias, 1 drivers
v0x60000213c900_0 .net "dma_we", 0 0, L_0x6000038a67d0;  alias, 1 drivers
v0x60000213c990_0 .var "grant_dma", 3 0;
v0x60000213ca20_0 .var "grant_mxu_a", 3 0;
v0x60000213cab0_0 .var "grant_mxu_o", 3 0;
v0x60000213cb40_0 .var "grant_mxu_w", 3 0;
v0x60000213cbd0_0 .var "grant_vpu", 3 0;
v0x60000213cc60_0 .net "mxu_a_addr", 19 0, L_0x600002285f40;  alias, 1 drivers
v0x60000213ccf0_0 .net "mxu_a_rdata", 255 0, L_0x6000038a49a0;  alias, 1 drivers
v0x60000213cd80_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000213ce10_0 .net "mxu_a_re", 0 0, L_0x600002285fe0;  alias, 1 drivers
v0x60000213cea0_0 .net "mxu_a_ready", 0 0, L_0x6000022823a0;  alias, 1 drivers
v0x60000213cf30_0 .net "mxu_o_addr", 19 0, L_0x600002285cc0;  alias, 1 drivers
v0x60000213cfc0_0 .net "mxu_o_ready", 0 0, L_0x600002282440;  alias, 1 drivers
v0x60000213d050_0 .net "mxu_o_wdata", 255 0, L_0x600002285c20;  alias, 1 drivers
v0x60000213d0e0_0 .net "mxu_o_we", 0 0, L_0x6000038a6ca0;  alias, 1 drivers
v0x60000213d170_0 .net "mxu_w_addr", 19 0, L_0x6000022861c0;  alias, 1 drivers
v0x60000213d200_0 .net "mxu_w_rdata", 255 0, v0x60000213d290_0;  alias, 1 drivers
v0x60000213d290_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000213d320_0 .net "mxu_w_re", 0 0, L_0x600002286260;  alias, 1 drivers
v0x60000213d3b0_0 .net "mxu_w_ready", 0 0, L_0x6000022824e0;  alias, 1 drivers
v0x60000213d440_0 .var "req_dma", 3 0;
v0x60000213d4d0_0 .var "req_mxu_a", 3 0;
v0x60000213d560_0 .var "req_mxu_o", 3 0;
v0x60000213d5f0_0 .var "req_mxu_w", 3 0;
v0x60000213d680_0 .var "req_vpu", 3 0;
v0x60000213d710_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000213d7a0_0 .net "vpu_addr", 19 0, v0x60000213f060_0;  alias, 1 drivers
v0x60000213d830_0 .net "vpu_rdata", 255 0, L_0x6000038a4540;  alias, 1 drivers
v0x60000213d8c0_0 .var "vpu_rdata_reg", 255 0;
v0x60000213d950_0 .net "vpu_re", 0 0, L_0x6000038a6990;  alias, 1 drivers
v0x60000213d9e0_0 .net "vpu_ready", 0 0, L_0x600002282580;  alias, 1 drivers
v0x60000213da70_0 .net "vpu_wdata", 255 0, L_0x6000038a6a70;  alias, 1 drivers
v0x60000213db00_0 .net "vpu_we", 0 0, L_0x6000038a6920;  alias, 1 drivers
v0x60000213db90_0 .net "word_dma", 7 0, L_0x6000022826c0;  1 drivers
v0x60000213dc20_0 .net "word_mxu_a", 7 0, L_0x600002282760;  1 drivers
v0x60000213dcb0_0 .net "word_mxu_o", 7 0, L_0x600002282800;  1 drivers
v0x60000213dd40_0 .net "word_mxu_w", 7 0, L_0x600002282940;  1 drivers
v0x60000213ddd0_0 .net "word_vpu", 7 0, L_0x600002282620;  1 drivers
E_0x6000009f1380/0 .event anyedge, v0x60000213c120_0, v0x600002132880_0, v0x600002132d90_0, v0x6000021332a0_0;
E_0x6000009f1380/1 .event anyedge, v0x6000021337b0_0, v0x600002133f00_0, v0x60000213c360_0, v0x600002133de0_0;
E_0x6000009f1380 .event/or E_0x6000009f1380/0, E_0x6000009f1380/1;
E_0x6000009f1400/0 .event anyedge, v0x60000213d5f0_0, v0x60000213d4d0_0, v0x60000213d560_0, v0x60000213d680_0;
E_0x6000009f1400/1 .event anyedge, v0x60000213d440_0, v0x60000213cb40_0, v0x60000213dd40_0, v0x60000213ca20_0;
E_0x6000009f1400/2 .event anyedge, v0x60000213dc20_0, v0x60000213cab0_0, v0x60000213dcb0_0, v0x60000213d050_0;
E_0x6000009f1400/3 .event anyedge, v0x60000213cbd0_0, v0x60000213ddd0_0, v0x60000213da70_0, v0x60000213db00_0;
E_0x6000009f1400/4 .event anyedge, v0x60000213d950_0, v0x60000213c990_0, v0x60000213db90_0, v0x60000211ea30_0;
E_0x6000009f1400/5 .event anyedge, v0x60000211eb50_0, v0x60000211e880_0;
E_0x6000009f1400 .event/or E_0x6000009f1400/0, E_0x6000009f1400/1, E_0x6000009f1400/2, E_0x6000009f1400/3, E_0x6000009f1400/4, E_0x6000009f1400/5;
E_0x6000009f1440/0 .event anyedge, v0x60000213d320_0, v0x60000213c090_0, v0x60000213ce10_0, v0x600002133e70_0;
E_0x6000009f1440/1 .event anyedge, v0x60000213d0e0_0, v0x60000213c000_0, v0x60000213db00_0, v0x60000213d950_0;
E_0x6000009f1440/2 .event anyedge, v0x60000213c2d0_0, v0x60000211eb50_0, v0x60000211e880_0, v0x600002133d50_0;
E_0x6000009f1440 .event/or E_0x6000009f1440/0, E_0x6000009f1440/1, E_0x6000009f1440/2;
L_0x600002283020 .part v0x60000213c480_0, 0, 1;
L_0x6000022830c0 .part v0x60000213c240_0, 0, 1;
L_0x600002282ee0 .part v0x60000213c480_0, 1, 1;
L_0x600002282f80 .part v0x60000213c240_0, 1, 1;
L_0x600002282da0 .part v0x60000213c480_0, 2, 1;
L_0x600002282e40 .part v0x60000213c240_0, 2, 1;
L_0x600002282c60 .part v0x60000213c480_0, 3, 1;
L_0x600002282d00 .part v0x60000213c240_0, 3, 1;
L_0x600002282b20 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000022861c0 (v0x6000021339f0_0) S_0x160115880;
L_0x600002282bc0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600002285f40 (v0x6000021339f0_0) S_0x160115880;
L_0x6000022829e0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600002285cc0 (v0x6000021339f0_0) S_0x160115880;
L_0x600002282a80 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000213f060_0 (v0x6000021339f0_0) S_0x160115880;
L_0x6000022828a0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000211e760_0 (v0x6000021339f0_0) S_0x160115880;
L_0x600002282940 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000022861c0 (v0x600002133b10_0) S_0x1601159f0;
L_0x600002282760 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600002285f40 (v0x600002133b10_0) S_0x1601159f0;
L_0x600002282800 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600002285cc0 (v0x600002133b10_0) S_0x1601159f0;
L_0x600002282620 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000213f060_0 (v0x600002133b10_0) S_0x1601159f0;
L_0x6000022826c0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000211e760_0 (v0x600002133b10_0) S_0x1601159f0;
L_0x6000022824e0 .part/v v0x60000213cb40_0, L_0x600002282b20, 1;
L_0x6000022823a0 .part/v v0x60000213ca20_0, L_0x600002282bc0, 1;
L_0x600002282440 .part/v v0x60000213cab0_0, L_0x6000022829e0, 1;
L_0x600002282580 .part/v v0x60000213cbd0_0, L_0x600002282a80, 1;
L_0x600002282260 .part/v v0x60000213c990_0, L_0x6000022828a0, 1;
S_0x16010fab0 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x16010f7c0;
 .timescale 0 0;
P_0x6000009f1480 .param/l "i" 1 12 184, +C4<00>;
S_0x160145370 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x16010fab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de0200 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de0240 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002133cc0_0 .array/port v0x600002133cc0, 0;
v0x600002132640_0 .net "addr", 7 0, v0x600002133cc0_0;  1 drivers
v0x6000021326d0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002132760_0 .var/i "i", 31 0;
v0x6000021327f0 .array "mem", 255 0, 255 0;
v0x600002132880_0 .var "rdata", 255 0;
v0x600002132910_0 .net "re", 0 0, L_0x6000022830c0;  1 drivers
v0x60000213c3f0_0 .array/port v0x60000213c3f0, 0;
v0x6000021329a0_0 .net "wdata", 255 0, v0x60000213c3f0_0;  1 drivers
v0x600002132a30_0 .net "we", 0 0, L_0x600002283020;  1 drivers
S_0x1601454e0 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x16010f7c0;
 .timescale 0 0;
P_0x6000009f15c0 .param/l "i" 1 12 184, +C4<01>;
S_0x160114660 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x1601454e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de0280 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de02c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002133cc0_1 .array/port v0x600002133cc0, 1;
v0x600002132b50_0 .net "addr", 7 0, v0x600002133cc0_1;  1 drivers
v0x600002132be0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002132c70_0 .var/i "i", 31 0;
v0x600002132d00 .array "mem", 255 0, 255 0;
v0x600002132d90_0 .var "rdata", 255 0;
v0x600002132e20_0 .net "re", 0 0, L_0x600002282f80;  1 drivers
v0x60000213c3f0_1 .array/port v0x60000213c3f0, 1;
v0x600002132eb0_0 .net "wdata", 255 0, v0x60000213c3f0_1;  1 drivers
v0x600002132f40_0 .net "we", 0 0, L_0x600002282ee0;  1 drivers
S_0x1601147d0 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x16010f7c0;
 .timescale 0 0;
P_0x6000009f1700 .param/l "i" 1 12 184, +C4<010>;
S_0x160114940 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x1601147d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de0300 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de0340 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002133cc0_2 .array/port v0x600002133cc0, 2;
v0x600002133060_0 .net "addr", 7 0, v0x600002133cc0_2;  1 drivers
v0x6000021330f0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002133180_0 .var/i "i", 31 0;
v0x600002133210 .array "mem", 255 0, 255 0;
v0x6000021332a0_0 .var "rdata", 255 0;
v0x600002133330_0 .net "re", 0 0, L_0x600002282e40;  1 drivers
v0x60000213c3f0_2 .array/port v0x60000213c3f0, 2;
v0x6000021333c0_0 .net "wdata", 255 0, v0x60000213c3f0_2;  1 drivers
v0x600002133450_0 .net "we", 0 0, L_0x600002282da0;  1 drivers
S_0x160114ab0 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x16010f7c0;
 .timescale 0 0;
P_0x6000009f1840 .param/l "i" 1 12 184, +C4<011>;
S_0x160115710 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x160114ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de0380 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de03c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002133cc0_3 .array/port v0x600002133cc0, 3;
v0x600002133570_0 .net "addr", 7 0, v0x600002133cc0_3;  1 drivers
v0x600002133600_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002133690_0 .var/i "i", 31 0;
v0x600002133720 .array "mem", 255 0, 255 0;
v0x6000021337b0_0 .var "rdata", 255 0;
v0x600002133840_0 .net "re", 0 0, L_0x600002282d00;  1 drivers
v0x60000213c3f0_3 .array/port v0x60000213c3f0, 3;
v0x6000021338d0_0 .net "wdata", 255 0, v0x60000213c3f0_3;  1 drivers
v0x600002133960_0 .net "we", 0 0, L_0x600002282c60;  1 drivers
S_0x160115880 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x16010f7c0;
 .timescale 0 0;
v0x6000021339f0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x160115880
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x6000021339f0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000021339f0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x1601159f0 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x16010f7c0;
 .timescale 0 0;
v0x600002133b10_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x1601159f0
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600002133b10_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x160116d60 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x16013ab50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x160808a00 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x160808a40 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x160808a80 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x160808ac0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x160808b00 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x160808b40 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x160808b80 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x160808bc0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x160808c00 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x160808c40 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x160808c80 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x160808cc0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x160808d00 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x160808d40 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x160808d80 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x160808dc0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x160808e00 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x160808e40 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x160808e80 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x160808ec0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x160808f00 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x160808f40 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x160808f80 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x160808fc0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x160809000 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x160809040 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x160809080 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x1608090c0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x160809100 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x6000038a6c30 .functor BUFZ 256, L_0x600002283980, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038a6ae0 .functor BUFZ 256, L_0x600002283840, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038a6b50 .functor BUFZ 1, v0x60000213e7f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038a6a70 .functor BUFZ 256, v0x60000213f3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038a6920 .functor BUFZ 1, v0x60000213f4e0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038a6990 .functor BUFZ 1, v0x60000213f210_0, C4<0>, C4<0>, C4<0>;
v0x60000213de60_0 .net *"_ivl_48", 255 0, L_0x600002283980;  1 drivers
v0x60000213def0_0 .net *"_ivl_50", 6 0, L_0x6000022837a0;  1 drivers
L_0x14808a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000213df80_0 .net *"_ivl_53", 1 0, L_0x14808a848;  1 drivers
v0x60000213e010_0 .net *"_ivl_56", 255 0, L_0x600002283840;  1 drivers
v0x60000213e0a0_0 .net *"_ivl_58", 6 0, L_0x600002283660;  1 drivers
L_0x14808a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000213e130_0 .net *"_ivl_61", 1 0, L_0x14808a890;  1 drivers
L_0x14808a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000213e1c0_0 .net/2u *"_ivl_64", 2 0, L_0x14808a8d8;  1 drivers
v0x60000213e250_0 .var "addr_reg", 19 0;
v0x60000213e2e0_0 .var "alu_result", 255 0;
v0x60000213e370_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000213e400_0 .net "cmd", 127 0, v0x600002119b90_0;  alias, 1 drivers
v0x60000213e490_0 .net "cmd_done", 0 0, L_0x6000038a6b50;  alias, 1 drivers
v0x60000213e520_0 .net "cmd_ready", 0 0, L_0x600002283700;  alias, 1 drivers
v0x60000213e5b0_0 .var "cmd_reg", 127 0;
v0x60000213e640_0 .net "cmd_valid", 0 0, L_0x6000038bed80;  alias, 1 drivers
v0x60000213e6d0_0 .net "count", 15 0, L_0x6000022838e0;  1 drivers
v0x60000213e760_0 .var "count_reg", 15 0;
v0x60000213e7f0_0 .var "done_reg", 0 0;
v0x60000213e880_0 .var "elem_count", 15 0;
v0x60000213e910_0 .net "imm", 15 0, L_0x600002283de0;  1 drivers
v0x60000213e9a0_0 .var "imm_reg", 15 0;
v0x60000213ea30_0 .var/i "lane", 31 0;
v0x60000213eac0 .array "lane_a", 15 0;
v0x60000213eac0_0 .net v0x60000213eac0 0, 15 0, L_0x600002285ae0; 1 drivers
v0x60000213eac0_1 .net v0x60000213eac0 1, 15 0, L_0x600002287660; 1 drivers
v0x60000213eac0_2 .net v0x60000213eac0 2, 15 0, L_0x600002287520; 1 drivers
v0x60000213eac0_3 .net v0x60000213eac0 3, 15 0, L_0x6000022873e0; 1 drivers
v0x60000213eac0_4 .net v0x60000213eac0 4, 15 0, L_0x6000022857c0; 1 drivers
v0x60000213eac0_5 .net v0x60000213eac0 5, 15 0, L_0x6000022859a0; 1 drivers
v0x60000213eac0_6 .net v0x60000213eac0 6, 15 0, L_0x600002285360; 1 drivers
v0x60000213eac0_7 .net v0x60000213eac0 7, 15 0, L_0x6000022854a0; 1 drivers
v0x60000213eac0_8 .net v0x60000213eac0 8, 15 0, L_0x6000022855e0; 1 drivers
v0x60000213eac0_9 .net v0x60000213eac0 9, 15 0, L_0x6000022845a0; 1 drivers
v0x60000213eac0_10 .net v0x60000213eac0 10, 15 0, L_0x6000022848c0; 1 drivers
v0x60000213eac0_11 .net v0x60000213eac0 11, 15 0, L_0x6000022841e0; 1 drivers
v0x60000213eac0_12 .net v0x60000213eac0 12, 15 0, L_0x600002284280; 1 drivers
v0x60000213eac0_13 .net v0x60000213eac0 13, 15 0, L_0x600002284320; 1 drivers
v0x60000213eac0_14 .net v0x60000213eac0 14, 15 0, L_0x600002284000; 1 drivers
v0x60000213eac0_15 .net v0x60000213eac0 15, 15 0, L_0x600002285180; 1 drivers
v0x60000213eb50 .array "lane_b", 15 0;
v0x60000213eb50_0 .net v0x60000213eb50 0, 15 0, L_0x6000022875c0; 1 drivers
v0x60000213eb50_1 .net v0x60000213eb50 1, 15 0, L_0x600002287480; 1 drivers
v0x60000213eb50_2 .net v0x60000213eb50 2, 15 0, L_0x600002287340; 1 drivers
v0x60000213eb50_3 .net v0x60000213eb50 3, 15 0, L_0x600002285720; 1 drivers
v0x60000213eb50_4 .net v0x60000213eb50 4, 15 0, L_0x600002285900; 1 drivers
v0x60000213eb50_5 .net v0x60000213eb50 5, 15 0, L_0x6000022852c0; 1 drivers
v0x60000213eb50_6 .net v0x60000213eb50 6, 15 0, L_0x600002285400; 1 drivers
v0x60000213eb50_7 .net v0x60000213eb50 7, 15 0, L_0x600002285540; 1 drivers
v0x60000213eb50_8 .net v0x60000213eb50 8, 15 0, L_0x600002285680; 1 drivers
v0x60000213eb50_9 .net v0x60000213eb50 9, 15 0, L_0x600002284140; 1 drivers
v0x60000213eb50_10 .net v0x60000213eb50 10, 15 0, L_0x600002284460; 1 drivers
v0x60000213eb50_11 .net v0x60000213eb50 11, 15 0, L_0x600002284780; 1 drivers
v0x60000213eb50_12 .net v0x60000213eb50 12, 15 0, L_0x600002284640; 1 drivers
v0x60000213eb50_13 .net v0x60000213eb50 13, 15 0, L_0x600002284500; 1 drivers
v0x60000213eb50_14 .net v0x60000213eb50 14, 15 0, L_0x6000022843c0; 1 drivers
v0x60000213eb50_15 .net v0x60000213eb50 15, 15 0, L_0x600002284fa0; 1 drivers
v0x60000213ebe0 .array "lane_result", 15 0, 15 0;
v0x60000213ec70_0 .net "mem_addr", 19 0, L_0x600002283e80;  1 drivers
v0x60000213ed00_0 .var "mem_addr_reg", 19 0;
v0x60000213ed90_0 .net "opcode", 7 0, L_0x600002284f00;  1 drivers
v0x60000213ee20_0 .var "reduce_result", 15 0;
v0x60000213eeb0 .array "reduce_tree", 79 0, 15 0;
v0x60000213ef40_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000213efd0_0 .net "sram_addr", 19 0, v0x60000213f060_0;  alias, 1 drivers
v0x60000213f060_0 .var "sram_addr_reg", 19 0;
v0x60000213f0f0_0 .net "sram_rdata", 255 0, L_0x6000038a4540;  alias, 1 drivers
v0x60000213f180_0 .net "sram_re", 0 0, L_0x6000038a6990;  alias, 1 drivers
v0x60000213f210_0 .var "sram_re_reg", 0 0;
v0x60000213f2a0_0 .net "sram_ready", 0 0, L_0x600002282580;  alias, 1 drivers
v0x60000213f330_0 .net "sram_wdata", 255 0, L_0x6000038a6a70;  alias, 1 drivers
v0x60000213f3c0_0 .var "sram_wdata_reg", 255 0;
v0x60000213f450_0 .net "sram_we", 0 0, L_0x6000038a6920;  alias, 1 drivers
v0x60000213f4e0_0 .var "sram_we_reg", 0 0;
v0x60000213f570_0 .var/i "stage", 31 0;
v0x60000213f600_0 .var "state", 2 0;
v0x60000213f690_0 .net "subop", 7 0, L_0x600002284e60;  1 drivers
v0x60000213f720_0 .var "subop_reg", 7 0;
v0x60000213f7b0_0 .net "vd", 4 0, L_0x600002284dc0;  1 drivers
v0x60000213f840_0 .var "vd_reg", 4 0;
v0x60000213f8d0 .array "vrf", 31 0, 255 0;
v0x60000213f960_0 .net "vs1", 4 0, L_0x600002284c80;  1 drivers
v0x60000213f9f0_0 .net "vs1_data", 255 0, L_0x6000038a6c30;  1 drivers
v0x60000213fa80_0 .var "vs1_reg", 4 0;
v0x60000213fb10_0 .net "vs2", 4 0, L_0x600002284d20;  1 drivers
v0x60000213fba0_0 .net "vs2_data", 255 0, L_0x6000038a6ae0;  1 drivers
v0x60000213fc30_0 .var "vs2_reg", 4 0;
E_0x6000009f2140/0 .event anyedge, v0x60000213eac0_0, v0x60000213eac0_1, v0x60000213eac0_2, v0x60000213eac0_3;
E_0x6000009f2140/1 .event anyedge, v0x60000213eac0_4, v0x60000213eac0_5, v0x60000213eac0_6, v0x60000213eac0_7;
E_0x6000009f2140/2 .event anyedge, v0x60000213eac0_8, v0x60000213eac0_9, v0x60000213eac0_10, v0x60000213eac0_11;
E_0x6000009f2140/3 .event anyedge, v0x60000213eac0_12, v0x60000213eac0_13, v0x60000213eac0_14, v0x60000213eac0_15;
v0x60000213eeb0_0 .array/port v0x60000213eeb0, 0;
v0x60000213eeb0_1 .array/port v0x60000213eeb0, 1;
v0x60000213eeb0_2 .array/port v0x60000213eeb0, 2;
E_0x6000009f2140/4 .event anyedge, v0x60000213f720_0, v0x60000213eeb0_0, v0x60000213eeb0_1, v0x60000213eeb0_2;
v0x60000213eeb0_3 .array/port v0x60000213eeb0, 3;
v0x60000213eeb0_4 .array/port v0x60000213eeb0, 4;
v0x60000213eeb0_5 .array/port v0x60000213eeb0, 5;
v0x60000213eeb0_6 .array/port v0x60000213eeb0, 6;
E_0x6000009f2140/5 .event anyedge, v0x60000213eeb0_3, v0x60000213eeb0_4, v0x60000213eeb0_5, v0x60000213eeb0_6;
v0x60000213eeb0_7 .array/port v0x60000213eeb0, 7;
v0x60000213eeb0_8 .array/port v0x60000213eeb0, 8;
v0x60000213eeb0_9 .array/port v0x60000213eeb0, 9;
v0x60000213eeb0_10 .array/port v0x60000213eeb0, 10;
E_0x6000009f2140/6 .event anyedge, v0x60000213eeb0_7, v0x60000213eeb0_8, v0x60000213eeb0_9, v0x60000213eeb0_10;
v0x60000213eeb0_11 .array/port v0x60000213eeb0, 11;
v0x60000213eeb0_12 .array/port v0x60000213eeb0, 12;
v0x60000213eeb0_13 .array/port v0x60000213eeb0, 13;
v0x60000213eeb0_14 .array/port v0x60000213eeb0, 14;
E_0x6000009f2140/7 .event anyedge, v0x60000213eeb0_11, v0x60000213eeb0_12, v0x60000213eeb0_13, v0x60000213eeb0_14;
v0x60000213eeb0_15 .array/port v0x60000213eeb0, 15;
v0x60000213eeb0_16 .array/port v0x60000213eeb0, 16;
v0x60000213eeb0_17 .array/port v0x60000213eeb0, 17;
v0x60000213eeb0_18 .array/port v0x60000213eeb0, 18;
E_0x6000009f2140/8 .event anyedge, v0x60000213eeb0_15, v0x60000213eeb0_16, v0x60000213eeb0_17, v0x60000213eeb0_18;
v0x60000213eeb0_19 .array/port v0x60000213eeb0, 19;
v0x60000213eeb0_20 .array/port v0x60000213eeb0, 20;
v0x60000213eeb0_21 .array/port v0x60000213eeb0, 21;
v0x60000213eeb0_22 .array/port v0x60000213eeb0, 22;
E_0x6000009f2140/9 .event anyedge, v0x60000213eeb0_19, v0x60000213eeb0_20, v0x60000213eeb0_21, v0x60000213eeb0_22;
v0x60000213eeb0_23 .array/port v0x60000213eeb0, 23;
v0x60000213eeb0_24 .array/port v0x60000213eeb0, 24;
v0x60000213eeb0_25 .array/port v0x60000213eeb0, 25;
v0x60000213eeb0_26 .array/port v0x60000213eeb0, 26;
E_0x6000009f2140/10 .event anyedge, v0x60000213eeb0_23, v0x60000213eeb0_24, v0x60000213eeb0_25, v0x60000213eeb0_26;
v0x60000213eeb0_27 .array/port v0x60000213eeb0, 27;
v0x60000213eeb0_28 .array/port v0x60000213eeb0, 28;
v0x60000213eeb0_29 .array/port v0x60000213eeb0, 29;
v0x60000213eeb0_30 .array/port v0x60000213eeb0, 30;
E_0x6000009f2140/11 .event anyedge, v0x60000213eeb0_27, v0x60000213eeb0_28, v0x60000213eeb0_29, v0x60000213eeb0_30;
v0x60000213eeb0_31 .array/port v0x60000213eeb0, 31;
v0x60000213eeb0_32 .array/port v0x60000213eeb0, 32;
v0x60000213eeb0_33 .array/port v0x60000213eeb0, 33;
v0x60000213eeb0_34 .array/port v0x60000213eeb0, 34;
E_0x6000009f2140/12 .event anyedge, v0x60000213eeb0_31, v0x60000213eeb0_32, v0x60000213eeb0_33, v0x60000213eeb0_34;
v0x60000213eeb0_35 .array/port v0x60000213eeb0, 35;
v0x60000213eeb0_36 .array/port v0x60000213eeb0, 36;
v0x60000213eeb0_37 .array/port v0x60000213eeb0, 37;
v0x60000213eeb0_38 .array/port v0x60000213eeb0, 38;
E_0x6000009f2140/13 .event anyedge, v0x60000213eeb0_35, v0x60000213eeb0_36, v0x60000213eeb0_37, v0x60000213eeb0_38;
v0x60000213eeb0_39 .array/port v0x60000213eeb0, 39;
v0x60000213eeb0_40 .array/port v0x60000213eeb0, 40;
v0x60000213eeb0_41 .array/port v0x60000213eeb0, 41;
v0x60000213eeb0_42 .array/port v0x60000213eeb0, 42;
E_0x6000009f2140/14 .event anyedge, v0x60000213eeb0_39, v0x60000213eeb0_40, v0x60000213eeb0_41, v0x60000213eeb0_42;
v0x60000213eeb0_43 .array/port v0x60000213eeb0, 43;
v0x60000213eeb0_44 .array/port v0x60000213eeb0, 44;
v0x60000213eeb0_45 .array/port v0x60000213eeb0, 45;
v0x60000213eeb0_46 .array/port v0x60000213eeb0, 46;
E_0x6000009f2140/15 .event anyedge, v0x60000213eeb0_43, v0x60000213eeb0_44, v0x60000213eeb0_45, v0x60000213eeb0_46;
v0x60000213eeb0_47 .array/port v0x60000213eeb0, 47;
v0x60000213eeb0_48 .array/port v0x60000213eeb0, 48;
v0x60000213eeb0_49 .array/port v0x60000213eeb0, 49;
v0x60000213eeb0_50 .array/port v0x60000213eeb0, 50;
E_0x6000009f2140/16 .event anyedge, v0x60000213eeb0_47, v0x60000213eeb0_48, v0x60000213eeb0_49, v0x60000213eeb0_50;
v0x60000213eeb0_51 .array/port v0x60000213eeb0, 51;
v0x60000213eeb0_52 .array/port v0x60000213eeb0, 52;
v0x60000213eeb0_53 .array/port v0x60000213eeb0, 53;
v0x60000213eeb0_54 .array/port v0x60000213eeb0, 54;
E_0x6000009f2140/17 .event anyedge, v0x60000213eeb0_51, v0x60000213eeb0_52, v0x60000213eeb0_53, v0x60000213eeb0_54;
v0x60000213eeb0_55 .array/port v0x60000213eeb0, 55;
v0x60000213eeb0_56 .array/port v0x60000213eeb0, 56;
v0x60000213eeb0_57 .array/port v0x60000213eeb0, 57;
v0x60000213eeb0_58 .array/port v0x60000213eeb0, 58;
E_0x6000009f2140/18 .event anyedge, v0x60000213eeb0_55, v0x60000213eeb0_56, v0x60000213eeb0_57, v0x60000213eeb0_58;
v0x60000213eeb0_59 .array/port v0x60000213eeb0, 59;
v0x60000213eeb0_60 .array/port v0x60000213eeb0, 60;
v0x60000213eeb0_61 .array/port v0x60000213eeb0, 61;
v0x60000213eeb0_62 .array/port v0x60000213eeb0, 62;
E_0x6000009f2140/19 .event anyedge, v0x60000213eeb0_59, v0x60000213eeb0_60, v0x60000213eeb0_61, v0x60000213eeb0_62;
v0x60000213eeb0_63 .array/port v0x60000213eeb0, 63;
v0x60000213eeb0_64 .array/port v0x60000213eeb0, 64;
v0x60000213eeb0_65 .array/port v0x60000213eeb0, 65;
v0x60000213eeb0_66 .array/port v0x60000213eeb0, 66;
E_0x6000009f2140/20 .event anyedge, v0x60000213eeb0_63, v0x60000213eeb0_64, v0x60000213eeb0_65, v0x60000213eeb0_66;
v0x60000213eeb0_67 .array/port v0x60000213eeb0, 67;
v0x60000213eeb0_68 .array/port v0x60000213eeb0, 68;
v0x60000213eeb0_69 .array/port v0x60000213eeb0, 69;
v0x60000213eeb0_70 .array/port v0x60000213eeb0, 70;
E_0x6000009f2140/21 .event anyedge, v0x60000213eeb0_67, v0x60000213eeb0_68, v0x60000213eeb0_69, v0x60000213eeb0_70;
v0x60000213eeb0_71 .array/port v0x60000213eeb0, 71;
v0x60000213eeb0_72 .array/port v0x60000213eeb0, 72;
v0x60000213eeb0_73 .array/port v0x60000213eeb0, 73;
v0x60000213eeb0_74 .array/port v0x60000213eeb0, 74;
E_0x6000009f2140/22 .event anyedge, v0x60000213eeb0_71, v0x60000213eeb0_72, v0x60000213eeb0_73, v0x60000213eeb0_74;
v0x60000213eeb0_75 .array/port v0x60000213eeb0, 75;
v0x60000213eeb0_76 .array/port v0x60000213eeb0, 76;
v0x60000213eeb0_77 .array/port v0x60000213eeb0, 77;
v0x60000213eeb0_78 .array/port v0x60000213eeb0, 78;
E_0x6000009f2140/23 .event anyedge, v0x60000213eeb0_75, v0x60000213eeb0_76, v0x60000213eeb0_77, v0x60000213eeb0_78;
v0x60000213eeb0_79 .array/port v0x60000213eeb0, 79;
E_0x6000009f2140/24 .event anyedge, v0x60000213eeb0_79;
E_0x6000009f2140 .event/or E_0x6000009f2140/0, E_0x6000009f2140/1, E_0x6000009f2140/2, E_0x6000009f2140/3, E_0x6000009f2140/4, E_0x6000009f2140/5, E_0x6000009f2140/6, E_0x6000009f2140/7, E_0x6000009f2140/8, E_0x6000009f2140/9, E_0x6000009f2140/10, E_0x6000009f2140/11, E_0x6000009f2140/12, E_0x6000009f2140/13, E_0x6000009f2140/14, E_0x6000009f2140/15, E_0x6000009f2140/16, E_0x6000009f2140/17, E_0x6000009f2140/18, E_0x6000009f2140/19, E_0x6000009f2140/20, E_0x6000009f2140/21, E_0x6000009f2140/22, E_0x6000009f2140/23, E_0x6000009f2140/24;
L_0x600002285ae0 .part L_0x6000038a6c30, 0, 16;
L_0x6000022875c0 .part L_0x6000038a6ae0, 0, 16;
L_0x600002287660 .part L_0x6000038a6c30, 16, 16;
L_0x600002287480 .part L_0x6000038a6ae0, 16, 16;
L_0x600002287520 .part L_0x6000038a6c30, 32, 16;
L_0x600002287340 .part L_0x6000038a6ae0, 32, 16;
L_0x6000022873e0 .part L_0x6000038a6c30, 48, 16;
L_0x600002285720 .part L_0x6000038a6ae0, 48, 16;
L_0x6000022857c0 .part L_0x6000038a6c30, 64, 16;
L_0x600002285900 .part L_0x6000038a6ae0, 64, 16;
L_0x6000022859a0 .part L_0x6000038a6c30, 80, 16;
L_0x6000022852c0 .part L_0x6000038a6ae0, 80, 16;
L_0x600002285360 .part L_0x6000038a6c30, 96, 16;
L_0x600002285400 .part L_0x6000038a6ae0, 96, 16;
L_0x6000022854a0 .part L_0x6000038a6c30, 112, 16;
L_0x600002285540 .part L_0x6000038a6ae0, 112, 16;
L_0x6000022855e0 .part L_0x6000038a6c30, 128, 16;
L_0x600002285680 .part L_0x6000038a6ae0, 128, 16;
L_0x6000022845a0 .part L_0x6000038a6c30, 144, 16;
L_0x600002284140 .part L_0x6000038a6ae0, 144, 16;
L_0x6000022848c0 .part L_0x6000038a6c30, 160, 16;
L_0x600002284460 .part L_0x6000038a6ae0, 160, 16;
L_0x6000022841e0 .part L_0x6000038a6c30, 176, 16;
L_0x600002284780 .part L_0x6000038a6ae0, 176, 16;
L_0x600002284280 .part L_0x6000038a6c30, 192, 16;
L_0x600002284640 .part L_0x6000038a6ae0, 192, 16;
L_0x600002284320 .part L_0x6000038a6c30, 208, 16;
L_0x600002284500 .part L_0x6000038a6ae0, 208, 16;
L_0x600002284000 .part L_0x6000038a6c30, 224, 16;
L_0x6000022843c0 .part L_0x6000038a6ae0, 224, 16;
L_0x600002285180 .part L_0x6000038a6c30, 240, 16;
L_0x600002284fa0 .part L_0x6000038a6ae0, 240, 16;
L_0x600002284f00 .part v0x600002119b90_0, 120, 8;
L_0x600002284e60 .part v0x600002119b90_0, 112, 8;
L_0x600002284dc0 .part v0x600002119b90_0, 107, 5;
L_0x600002284c80 .part v0x600002119b90_0, 102, 5;
L_0x600002284d20 .part v0x600002119b90_0, 97, 5;
L_0x600002283de0 .part v0x600002119b90_0, 32, 16;
L_0x600002283e80 .part v0x600002119b90_0, 76, 20;
L_0x6000022838e0 .part v0x600002119b90_0, 48, 16;
L_0x600002283980 .array/port v0x60000213f8d0, L_0x6000022837a0;
L_0x6000022837a0 .concat [ 5 2 0 0], v0x60000213fa80_0, L_0x14808a848;
L_0x600002283840 .array/port v0x60000213f8d0, L_0x600002283660;
L_0x600002283660 .concat [ 5 2 0 0], v0x60000213fc30_0, L_0x14808a890;
L_0x600002283700 .cmp/eq 3, v0x60000213f600_0, L_0x14808a8d8;
S_0x1601171e0 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2180 .param/l "i" 1 13 137, +C4<00>;
v0x60000213ebe0_0 .array/port v0x60000213ebe0, 0;
v0x60000213ebe0_1 .array/port v0x60000213ebe0, 1;
v0x60000213ebe0_2 .array/port v0x60000213ebe0, 2;
v0x60000213ebe0_3 .array/port v0x60000213ebe0, 3;
E_0x6000009f2200/0 .event anyedge, v0x60000213ebe0_0, v0x60000213ebe0_1, v0x60000213ebe0_2, v0x60000213ebe0_3;
v0x60000213ebe0_4 .array/port v0x60000213ebe0, 4;
v0x60000213ebe0_5 .array/port v0x60000213ebe0, 5;
v0x60000213ebe0_6 .array/port v0x60000213ebe0, 6;
v0x60000213ebe0_7 .array/port v0x60000213ebe0, 7;
E_0x6000009f2200/1 .event anyedge, v0x60000213ebe0_4, v0x60000213ebe0_5, v0x60000213ebe0_6, v0x60000213ebe0_7;
v0x60000213ebe0_8 .array/port v0x60000213ebe0, 8;
v0x60000213ebe0_9 .array/port v0x60000213ebe0, 9;
v0x60000213ebe0_10 .array/port v0x60000213ebe0, 10;
v0x60000213ebe0_11 .array/port v0x60000213ebe0, 11;
E_0x6000009f2200/2 .event anyedge, v0x60000213ebe0_8, v0x60000213ebe0_9, v0x60000213ebe0_10, v0x60000213ebe0_11;
v0x60000213ebe0_12 .array/port v0x60000213ebe0, 12;
v0x60000213ebe0_13 .array/port v0x60000213ebe0, 13;
v0x60000213ebe0_14 .array/port v0x60000213ebe0, 14;
v0x60000213ebe0_15 .array/port v0x60000213ebe0, 15;
E_0x6000009f2200/3 .event anyedge, v0x60000213ebe0_12, v0x60000213ebe0_13, v0x60000213ebe0_14, v0x60000213ebe0_15;
E_0x6000009f2200 .event/or E_0x6000009f2200/0, E_0x6000009f2200/1, E_0x6000009f2200/2, E_0x6000009f2200/3;
E_0x6000009f2240/0 .event anyedge, v0x60000213f720_0, v0x60000213eac0_0, v0x60000213eac0_1, v0x60000213eac0_2;
E_0x6000009f2240/1 .event anyedge, v0x60000213eac0_3, v0x60000213eac0_4, v0x60000213eac0_5, v0x60000213eac0_6;
E_0x6000009f2240/2 .event anyedge, v0x60000213eac0_7, v0x60000213eac0_8, v0x60000213eac0_9, v0x60000213eac0_10;
E_0x6000009f2240/3 .event anyedge, v0x60000213eac0_11, v0x60000213eac0_12, v0x60000213eac0_13, v0x60000213eac0_14;
E_0x6000009f2240/4 .event anyedge, v0x60000213eac0_15, v0x60000213eb50_0, v0x60000213eb50_1, v0x60000213eb50_2;
E_0x6000009f2240/5 .event anyedge, v0x60000213eb50_3, v0x60000213eb50_4, v0x60000213eb50_5, v0x60000213eb50_6;
E_0x6000009f2240/6 .event anyedge, v0x60000213eb50_7, v0x60000213eb50_8, v0x60000213eb50_9, v0x60000213eb50_10;
E_0x6000009f2240/7 .event anyedge, v0x60000213eb50_11, v0x60000213eb50_12, v0x60000213eb50_13, v0x60000213eb50_14;
E_0x6000009f2240/8 .event anyedge, v0x60000213eb50_15, v0x60000213e9a0_0;
E_0x6000009f2240 .event/or E_0x6000009f2240/0, E_0x6000009f2240/1, E_0x6000009f2240/2, E_0x6000009f2240/3, E_0x6000009f2240/4, E_0x6000009f2240/5, E_0x6000009f2240/6, E_0x6000009f2240/7, E_0x6000009f2240/8;
S_0x160117350 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2280 .param/l "i" 1 13 137, +C4<01>;
S_0x1601174c0 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2300 .param/l "i" 1 13 137, +C4<010>;
S_0x160117630 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2380 .param/l "i" 1 13 137, +C4<011>;
S_0x1601177a0 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2440 .param/l "i" 1 13 137, +C4<0100>;
S_0x160117910 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f24c0 .param/l "i" 1 13 137, +C4<0101>;
S_0x160117a80 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2540 .param/l "i" 1 13 137, +C4<0110>;
S_0x16013e140 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f25c0 .param/l "i" 1 13 137, +C4<0111>;
S_0x16013e2b0 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2400 .param/l "i" 1 13 137, +C4<01000>;
S_0x16013e420 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2680 .param/l "i" 1 13 137, +C4<01001>;
S_0x16013e590 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2700 .param/l "i" 1 13 137, +C4<01010>;
S_0x16013e700 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2780 .param/l "i" 1 13 137, +C4<01011>;
S_0x16013e870 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2800 .param/l "i" 1 13 137, +C4<01100>;
S_0x16013e9e0 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2880 .param/l "i" 1 13 137, +C4<01101>;
S_0x16013eb50 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2900 .param/l "i" 1 13 137, +C4<01110>;
S_0x16013ecc0 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x160116d60;
 .timescale 0 0;
P_0x6000009f2980 .param/l "i" 1 13 137, +C4<01111>;
S_0x16013dc10 .scope generate, "tpc_gen[1]" "tpc_gen[1]" 5 212, 5 212 0, S_0x1601398e0;
 .timescale -9 -12;
P_0x6000009f2f40 .param/l "t" 1 5 212, +C4<01>;
v0x60000214c5a0_0 .net/2u *"_ivl_28", 0 0, L_0x14808d740;  1 drivers
v0x60000214c630_0 .net/2u *"_ivl_30", 0 0, L_0x14808d788;  1 drivers
S_0x16013dd80 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x16013dc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x160809a00 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x160809a40 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x160809a80 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x160809ac0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x160809b00 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x160809b40 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x160809b80 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x160809bc0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x160809c00 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x160809c40 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x160809c80 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x160809cc0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x160809d00 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x160809d40 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x160809d80 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000001>;
P_0x160809dc0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x160809e00 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x6000038a7560 .functor BUFZ 1, v0x600002141cb0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d5a40 .functor OR 1, L_0x6000022b10e0, L_0x6000022b12c0, C4<0>, C4<0>;
L_0x6000038d5ab0 .functor AND 1, L_0x6000038d59d0, L_0x6000038d5a40, C4<1>, C4<1>;
L_0x6000038d5b20 .functor BUFZ 1, v0x600002142d00_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d5b90 .functor BUFZ 1, v0x6000021427f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d6760 .functor AND 1, L_0x6000022bc5a0, L_0x6000022bc320, C4<1>, C4<1>;
L_0x6000038d67d0 .functor AND 1, L_0x6000038d6760, L_0x6000022bc3c0, C4<1>, C4<1>;
v0x600002147c30_0 .net *"_ivl_24", 19 0, L_0x6000022b0a00;  1 drivers
L_0x14808d110 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002147cc0_0 .net *"_ivl_27", 3 0, L_0x14808d110;  1 drivers
v0x600002147d50_0 .net *"_ivl_28", 19 0, L_0x6000022b0aa0;  1 drivers
L_0x14808d158 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002147de0_0 .net *"_ivl_31", 14 0, L_0x14808d158;  1 drivers
L_0x14808d1a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002147e70_0 .net/2u *"_ivl_34", 2 0, L_0x14808d1a0;  1 drivers
v0x600002147f00_0 .net *"_ivl_38", 19 0, L_0x6000022b0c80;  1 drivers
L_0x14808d1e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002140000_0 .net *"_ivl_41", 3 0, L_0x14808d1e8;  1 drivers
v0x600002140090_0 .net *"_ivl_42", 19 0, L_0x6000022b0d20;  1 drivers
L_0x14808d230 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002140120_0 .net *"_ivl_45", 3 0, L_0x14808d230;  1 drivers
L_0x14808d278 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000021401b0_0 .net/2u *"_ivl_48", 2 0, L_0x14808d278;  1 drivers
v0x600002140240_0 .net *"_ivl_52", 19 0, L_0x6000022b0f00;  1 drivers
L_0x14808d2c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000021402d0_0 .net *"_ivl_55", 3 0, L_0x14808d2c0;  1 drivers
v0x600002140360_0 .net *"_ivl_56", 19 0, L_0x6000022b0fa0;  1 drivers
L_0x14808d308 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000021403f0_0 .net *"_ivl_59", 3 0, L_0x14808d308;  1 drivers
L_0x14808d350 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002140480_0 .net *"_ivl_63", 127 0, L_0x14808d350;  1 drivers
v0x600002140510_0 .net *"_ivl_65", 127 0, L_0x6000022b1180;  1 drivers
L_0x14808d398 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000021405a0_0 .net/2u *"_ivl_68", 2 0, L_0x14808d398;  1 drivers
v0x600002140630_0 .net *"_ivl_70", 0 0, L_0x6000022b10e0;  1 drivers
L_0x14808d3e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000021406c0_0 .net/2u *"_ivl_72", 2 0, L_0x14808d3e0;  1 drivers
v0x600002140750_0 .net *"_ivl_74", 0 0, L_0x6000022b12c0;  1 drivers
v0x6000021407e0_0 .net *"_ivl_77", 0 0, L_0x6000038d5a40;  1 drivers
v0x600002140870_0 .net *"_ivl_87", 0 0, L_0x6000038d6760;  1 drivers
v0x600002140900_0 .net *"_ivl_89", 0 0, L_0x6000022bc3c0;  1 drivers
v0x600002140990_0 .var "act_data_d", 31 0;
v0x600002140a20_0 .var "act_valid_d", 0 0;
v0x600002140ab0_0 .var "act_valid_d2", 0 0;
v0x600002140b40_0 .net "axi_araddr", 39 0, L_0x6000038d63e0;  alias, 1 drivers
v0x600002140bd0_0 .net "axi_arlen", 7 0, L_0x6000038d6450;  alias, 1 drivers
v0x600002140c60_0 .net "axi_arready", 0 0, L_0x6000022bc8c0;  1 drivers
v0x600002140cf0_0 .net "axi_arvalid", 0 0, v0x600002124b40_0;  1 drivers
v0x600002140d80_0 .net "axi_awaddr", 39 0, L_0x6000038d6140;  alias, 1 drivers
v0x600002140e10_0 .net "axi_awlen", 7 0, L_0x6000038d61b0;  alias, 1 drivers
v0x600002140ea0_0 .net "axi_awready", 0 0, L_0x6000022bc6e0;  1 drivers
v0x600002140f30_0 .net "axi_awvalid", 0 0, v0x600002124f30_0;  1 drivers
v0x600002140fc0_0 .net "axi_bready", 0 0, L_0x14808d548;  1 drivers
v0x600002141050_0 .net "axi_bresp", 1 0, L_0x6000038d95e0;  alias, 1 drivers
v0x6000021410e0_0 .net "axi_bvalid", 0 0, L_0x6000022bc820;  1 drivers
v0x600002141170_0 .net "axi_rdata", 255 0, L_0x6000038d9810;  alias, 1 drivers
v0x600002141200_0 .net "axi_rlast", 0 0, L_0x6000022bc960;  1 drivers
v0x600002141290_0 .net "axi_rready", 0 0, v0x600002125320_0;  1 drivers
v0x600002141320_0 .net "axi_rvalid", 0 0, L_0x6000022bcaa0;  1 drivers
v0x6000021413b0_0 .net "axi_wdata", 255 0, L_0x6000038d6290;  alias, 1 drivers
v0x600002141440_0 .net "axi_wlast", 0 0, v0x6000021255f0_0;  1 drivers
v0x6000021414d0_0 .net "axi_wready", 0 0, L_0x6000022bc780;  1 drivers
v0x600002141560_0 .net "axi_wvalid", 0 0, v0x6000021257a0_0;  1 drivers
v0x6000021415f0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002141680_0 .net "dma_lcp_done", 0 0, L_0x6000038d5f10;  1 drivers
v0x600002141710_0 .net "dma_lcp_ready", 0 0, L_0x6000022b33e0;  1 drivers
v0x6000021417a0_0 .net "dma_sram_addr", 19 0, v0x6000021266d0_0;  1 drivers
v0x600002141830_0 .net "dma_sram_rdata", 255 0, L_0x6000038d66f0;  1 drivers
v0x6000021418c0_0 .net "dma_sram_re", 0 0, L_0x6000038d60d0;  1 drivers
v0x600002141950_0 .net "dma_sram_ready", 0 0, L_0x6000022bc280;  1 drivers
v0x6000021419e0_0 .net "dma_sram_wdata", 255 0, L_0x6000038d5ff0;  1 drivers
v0x600002141a70_0 .net "dma_sram_we", 0 0, L_0x6000038d6060;  1 drivers
v0x600002141b00_0 .net "global_sync_in", 0 0, L_0x6000038db170;  alias, 1 drivers
v0x600002141b90 .array "instr_mem", 4095 0, 127 0;
v0x600002141c20_0 .var "instr_rdata_reg", 127 0;
v0x600002141cb0_0 .var "instr_valid_reg", 0 0;
v0x600002141d40_0 .net "lcp_dma_cmd", 127 0, v0x600002120240_0;  1 drivers
v0x600002141dd0_0 .net "lcp_dma_valid", 0 0, L_0x6000038ae220;  1 drivers
v0x600002141e60_0 .net "lcp_imem_addr", 19 0, L_0x6000038aeca0;  1 drivers
v0x600002141ef0_0 .net "lcp_imem_data", 127 0, v0x600002141c20_0;  1 drivers
v0x600002141f80_0 .net "lcp_imem_re", 0 0, L_0x6000038aed10;  1 drivers
v0x600002142010_0 .net "lcp_imem_valid", 0 0, L_0x6000038a7560;  1 drivers
v0x6000021420a0_0 .net "lcp_mxu_cmd", 127 0, v0x600002120f30_0;  1 drivers
v0x600002142130_0 .net "lcp_mxu_valid", 0 0, L_0x6000038ae4c0;  1 drivers
v0x6000021421c0_0 .net "lcp_vpu_cmd", 127 0, v0x600002121b00_0;  1 drivers
v0x600002142250_0 .net "lcp_vpu_valid", 0 0, L_0x6000038ae300;  1 drivers
v0x6000021422e0_0 .net "mxu_a_addr", 19 0, L_0x6000022b0dc0;  1 drivers
v0x600002142370_0 .net "mxu_a_rdata", 255 0, L_0x6000038d6610;  1 drivers
v0x600002142400_0 .net "mxu_a_re", 0 0, L_0x6000022b0e60;  1 drivers
v0x600002142490_0 .net "mxu_a_ready", 0 0, L_0x6000022bc140;  1 drivers
v0x600002142520_0 .net "mxu_cfg_k", 15 0, L_0x6000022801e0;  1 drivers
v0x6000021425b0_0 .net "mxu_cfg_m", 15 0, L_0x6000022805a0;  1 drivers
v0x600002142640_0 .net "mxu_cfg_n", 15 0, L_0x6000022806e0;  1 drivers
v0x6000021426d0_0 .var "mxu_col_cnt", 4 0;
v0x600002142760_0 .var "mxu_cycle_cnt", 15 0;
v0x6000021427f0_0 .var "mxu_done_reg", 0 0;
v0x600002142880_0 .net "mxu_dst_addr", 15 0, L_0x600002280960;  1 drivers
v0x600002142910_0 .net "mxu_lcp_done", 0 0, L_0x6000038d5b90;  1 drivers
v0x6000021429a0_0 .net "mxu_lcp_ready", 0 0, L_0x6000038d5b20;  1 drivers
v0x600002142a30_0 .net "mxu_o_addr", 19 0, L_0x6000022b1040;  1 drivers
v0x600002142ac0_0 .net "mxu_o_ready", 0 0, L_0x6000022bc1e0;  1 drivers
v0x600002142b50_0 .net "mxu_o_wdata", 255 0, L_0x6000022b1220;  1 drivers
v0x600002142be0_0 .net "mxu_o_we", 0 0, L_0x6000038d5ab0;  1 drivers
v0x600002142c70_0 .var "mxu_out_cnt", 15 0;
v0x600002142d00_0 .var "mxu_ready_reg", 0 0;
v0x600002142d90_0 .net "mxu_src0_addr", 15 0, L_0x600002280500;  1 drivers
v0x600002142e20_0 .net "mxu_src1_addr", 15 0, L_0x600002280820;  1 drivers
v0x600002142eb0_0 .var "mxu_start_array", 0 0;
v0x600002142f40_0 .var "mxu_start_array_d", 0 0;
v0x600002142fd0_0 .var "mxu_state", 2 0;
v0x600002143060_0 .net "mxu_subop", 7 0, L_0x600002280460;  1 drivers
v0x6000021430f0_0 .net "mxu_w_addr", 19 0, L_0x6000022b0b40;  1 drivers
v0x600002143180_0 .net "mxu_w_rdata", 255 0, v0x600002145200_0;  1 drivers
v0x600002143210_0 .net "mxu_w_re", 0 0, L_0x6000022b0be0;  1 drivers
v0x6000021432a0_0 .net "mxu_w_ready", 0 0, L_0x6000022bc000;  1 drivers
v0x600002143330_0 .net "noc_data_write", 0 0, L_0x6000038d67d0;  1 drivers
v0x6000021433c0_0 .net "noc_rx_addr", 19 0, L_0x14808d6f8;  alias, 1 drivers
v0x600002143450_0 .net "noc_rx_data", 255 0, L_0x14808d6b0;  alias, 1 drivers
v0x6000021434e0_0 .net "noc_rx_is_instr", 0 0, L_0x6000022bc640;  1 drivers
v0x600002143570_0 .net "noc_rx_ready", 0 0, L_0x6000022bc320;  1 drivers
v0x600002143600_0 .net "noc_rx_valid", 0 0, L_0x6000022bc5a0;  1 drivers
L_0x14808d5d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002143690_0 .net "noc_tx_addr", 19 0, L_0x14808d5d8;  1 drivers
L_0x14808d590 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002143720_0 .net "noc_tx_data", 255 0, L_0x14808d590;  1 drivers
L_0x14808d668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000021437b0_0 .net "noc_tx_ready", 0 0, L_0x14808d668;  1 drivers
L_0x14808d620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002143840_0 .net "noc_tx_valid", 0 0, L_0x14808d620;  1 drivers
v0x6000021438d0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002143960_0 .net "sync_grant", 0 0, L_0x6000022bc500;  1 drivers
v0x6000021439f0_0 .net "sync_request", 0 0, v0x600002121950_0;  1 drivers
v0x600002143a80_0 .net "systolic_busy", 0 0, L_0x6000038d58f0;  1 drivers
v0x600002143b10_0 .net "systolic_done", 0 0, L_0x6000022b0500;  1 drivers
v0x600002143ba0_0 .net "systolic_result", 127 0, L_0x6000022b00a0;  1 drivers
v0x600002143c30_0 .net "systolic_result_valid", 0 0, L_0x6000038d59d0;  1 drivers
v0x600002143cc0_0 .net "tpc_busy", 0 0, L_0x6000038ae140;  1 drivers
v0x600002143d50_0 .net "tpc_done", 0 0, v0x6000021205a0_0;  1 drivers
v0x600002143de0_0 .net "tpc_error", 0 0, v0x6000021206c0_0;  1 drivers
v0x600002143e70_0 .net "tpc_start", 0 0, L_0x6000022bc460;  1 drivers
v0x600002143f00_0 .net "tpc_start_pc", 19 0, L_0x6000038db330;  alias, 1 drivers
v0x60000214c000_0 .net "vpu_lcp_done", 0 0, L_0x6000038d5ce0;  1 drivers
v0x60000214c090_0 .net "vpu_lcp_ready", 0 0, L_0x6000022b2ee0;  1 drivers
v0x60000214c120_0 .net "vpu_sram_addr", 19 0, v0x600002146fd0_0;  1 drivers
v0x60000214c1b0_0 .net "vpu_sram_rdata", 255 0, L_0x6000038d6680;  1 drivers
v0x60000214c240_0 .net "vpu_sram_re", 0 0, L_0x6000038d5ea0;  1 drivers
v0x60000214c2d0_0 .net "vpu_sram_ready", 0 0, L_0x6000022bc0a0;  1 drivers
v0x60000214c360_0 .net "vpu_sram_wdata", 255 0, L_0x6000038d5dc0;  1 drivers
v0x60000214c3f0_0 .net "vpu_sram_we", 0 0, L_0x6000038d5e30;  1 drivers
v0x60000214c480_0 .var "weight_load_col_d", 1 0;
v0x60000214c510_0 .var "weight_load_en_d", 0 0;
L_0x600002280460 .part v0x600002120f30_0, 112, 8;
L_0x600002280960 .part v0x600002120f30_0, 96, 16;
L_0x600002280500 .part v0x600002120f30_0, 80, 16;
L_0x600002280820 .part v0x600002120f30_0, 64, 16;
L_0x6000022805a0 .part v0x600002120f30_0, 48, 16;
L_0x6000022806e0 .part v0x600002120f30_0, 32, 16;
L_0x6000022801e0 .part v0x600002120f30_0, 16, 16;
L_0x6000022b0960 .part v0x600002145200_0, 0, 32;
L_0x6000022b0a00 .concat [ 16 4 0 0], L_0x600002280820, L_0x14808d110;
L_0x6000022b0aa0 .concat [ 5 15 0 0], v0x6000021426d0_0, L_0x14808d158;
L_0x6000022b0b40 .arith/sum 20, L_0x6000022b0a00, L_0x6000022b0aa0;
L_0x6000022b0be0 .cmp/eq 3, v0x600002142fd0_0, L_0x14808d1a0;
L_0x6000022b0c80 .concat [ 16 4 0 0], L_0x600002280500, L_0x14808d1e8;
L_0x6000022b0d20 .concat [ 16 4 0 0], v0x600002142760_0, L_0x14808d230;
L_0x6000022b0dc0 .arith/sum 20, L_0x6000022b0c80, L_0x6000022b0d20;
L_0x6000022b0e60 .cmp/eq 3, v0x600002142fd0_0, L_0x14808d278;
L_0x6000022b0f00 .concat [ 16 4 0 0], L_0x600002280960, L_0x14808d2c0;
L_0x6000022b0fa0 .concat [ 16 4 0 0], v0x600002142c70_0, L_0x14808d308;
L_0x6000022b1040 .arith/sum 20, L_0x6000022b0f00, L_0x6000022b0fa0;
L_0x6000022b1180 .part L_0x6000022b00a0, 0, 128;
L_0x6000022b1220 .concat [ 128 128 0 0], L_0x6000022b1180, L_0x14808d350;
L_0x6000022b10e0 .cmp/eq 3, v0x600002142fd0_0, L_0x14808d398;
L_0x6000022b12c0 .cmp/eq 3, v0x600002142fd0_0, L_0x14808d3e0;
L_0x6000022bc320 .reduce/nor L_0x6000038ae140;
L_0x6000022bc3c0 .reduce/nor L_0x6000022bc640;
S_0x16013b820 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x16013dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x16080a000 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x16080a040 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x16080a080 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x16080a0c0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x16080a100 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x16080a140 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x16080a180 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x16080a1c0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x16080a200 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x16080a240 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x16080a280 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x16080a2c0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x16080a300 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x16080a340 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x16080a380 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x16080a3c0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x16080a400 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x16080a440 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x16080a480 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x16080a4c0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x16080a500 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x6000038d5f10 .functor BUFZ 1, v0x600002125dd0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d5ff0 .functor BUFZ 256, v0x600002126a30_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d6060 .functor BUFZ 1, v0x600002126b50_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d60d0 .functor BUFZ 1, v0x600002126880_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d6140 .functor BUFZ 40, v0x600002124c60_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000038d61b0 .functor BUFZ 8, v0x600002124d80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000038d6290 .functor BUFZ 256, v0x6000021254d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d63e0 .functor BUFZ 40, v0x600002124870_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000038d6450 .functor BUFZ 8, v0x600002124990_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14808d500 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002124750_0 .net/2u *"_ivl_14", 3 0, L_0x14808d500;  1 drivers
v0x6000021247e0_0 .net "axi_araddr", 39 0, L_0x6000038d63e0;  alias, 1 drivers
v0x600002124870_0 .var "axi_araddr_reg", 39 0;
v0x600002124900_0 .net "axi_arlen", 7 0, L_0x6000038d6450;  alias, 1 drivers
v0x600002124990_0 .var "axi_arlen_reg", 7 0;
v0x600002124a20_0 .net "axi_arready", 0 0, L_0x6000022bc8c0;  alias, 1 drivers
v0x600002124ab0_0 .net "axi_arvalid", 0 0, v0x600002124b40_0;  alias, 1 drivers
v0x600002124b40_0 .var "axi_arvalid_reg", 0 0;
v0x600002124bd0_0 .net "axi_awaddr", 39 0, L_0x6000038d6140;  alias, 1 drivers
v0x600002124c60_0 .var "axi_awaddr_reg", 39 0;
v0x600002124cf0_0 .net "axi_awlen", 7 0, L_0x6000038d61b0;  alias, 1 drivers
v0x600002124d80_0 .var "axi_awlen_reg", 7 0;
v0x600002124e10_0 .net "axi_awready", 0 0, L_0x6000022bc6e0;  alias, 1 drivers
v0x600002124ea0_0 .net "axi_awvalid", 0 0, v0x600002124f30_0;  alias, 1 drivers
v0x600002124f30_0 .var "axi_awvalid_reg", 0 0;
v0x600002124fc0_0 .net "axi_bready", 0 0, L_0x14808d548;  alias, 1 drivers
v0x600002125050_0 .net "axi_bresp", 1 0, L_0x6000038d95e0;  alias, 1 drivers
v0x6000021250e0_0 .net "axi_bvalid", 0 0, L_0x6000022bc820;  alias, 1 drivers
v0x600002125170_0 .net "axi_rdata", 255 0, L_0x6000038d9810;  alias, 1 drivers
v0x600002125200_0 .net "axi_rlast", 0 0, L_0x6000022bc960;  alias, 1 drivers
v0x600002125290_0 .net "axi_rready", 0 0, v0x600002125320_0;  alias, 1 drivers
v0x600002125320_0 .var "axi_rready_reg", 0 0;
v0x6000021253b0_0 .net "axi_rvalid", 0 0, L_0x6000022bcaa0;  alias, 1 drivers
v0x600002125440_0 .net "axi_wdata", 255 0, L_0x6000038d6290;  alias, 1 drivers
v0x6000021254d0_0 .var "axi_wdata_reg", 255 0;
v0x600002125560_0 .net "axi_wlast", 0 0, v0x6000021255f0_0;  alias, 1 drivers
v0x6000021255f0_0 .var "axi_wlast_reg", 0 0;
v0x600002125680_0 .net "axi_wready", 0 0, L_0x6000022bc780;  alias, 1 drivers
v0x600002125710_0 .net "axi_wvalid", 0 0, v0x6000021257a0_0;  alias, 1 drivers
v0x6000021257a0_0 .var "axi_wvalid_reg", 0 0;
v0x600002125830_0 .net "cfg_cols", 11 0, L_0x6000022b3200;  1 drivers
v0x6000021258c0_0 .net "cfg_rows", 11 0, L_0x6000022b3160;  1 drivers
v0x600002125950_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021259e0_0 .net "cmd", 127 0, v0x600002120240_0;  alias, 1 drivers
v0x600002125a70_0 .net "cmd_done", 0 0, L_0x6000038d5f10;  alias, 1 drivers
v0x600002125b00_0 .net "cmd_ready", 0 0, L_0x6000022b33e0;  alias, 1 drivers
v0x600002125b90_0 .net "cmd_valid", 0 0, L_0x6000038ae220;  alias, 1 drivers
v0x600002125c20_0 .var "col_count", 11 0;
v0x600002125cb0_0 .var "cols_cfg", 11 0;
v0x600002125d40_0 .var "data_buf", 255 0;
v0x600002125dd0_0 .var "done_reg", 0 0;
v0x600002125e60_0 .net "ext_addr", 39 0, L_0x6000022b3020;  1 drivers
v0x600002125ef0_0 .var "ext_base", 39 0;
v0x600002125f80_0 .var "ext_ptr", 39 0;
v0x600002126010_0 .net "ext_stride", 11 0, L_0x6000022b32a0;  1 drivers
v0x6000021260a0_0 .var "ext_stride_cfg", 11 0;
v0x600002126130_0 .net "int_addr", 19 0, L_0x6000022b30c0;  1 drivers
v0x6000021261c0_0 .var "int_base", 19 0;
v0x600002126250_0 .var "int_ptr", 19 0;
v0x6000021262e0_0 .net "int_stride", 11 0, L_0x6000022b3340;  1 drivers
v0x600002126370_0 .var "int_stride_cfg", 11 0;
v0x600002126400_0 .var "op_type", 7 0;
v0x600002126490_0 .var "row_count", 11 0;
v0x600002126520_0 .var "rows_cfg", 11 0;
v0x6000021265b0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002126640_0 .net "sram_addr", 19 0, v0x6000021266d0_0;  alias, 1 drivers
v0x6000021266d0_0 .var "sram_addr_reg", 19 0;
v0x600002126760_0 .net "sram_rdata", 255 0, L_0x6000038d66f0;  alias, 1 drivers
v0x6000021267f0_0 .net "sram_re", 0 0, L_0x6000038d60d0;  alias, 1 drivers
v0x600002126880_0 .var "sram_re_reg", 0 0;
v0x600002126910_0 .net "sram_ready", 0 0, L_0x6000022bc280;  alias, 1 drivers
v0x6000021269a0_0 .net "sram_wdata", 255 0, L_0x6000038d5ff0;  alias, 1 drivers
v0x600002126a30_0 .var "sram_wdata_reg", 255 0;
v0x600002126ac0_0 .net "sram_we", 0 0, L_0x6000038d6060;  alias, 1 drivers
v0x600002126b50_0 .var "sram_we_reg", 0 0;
v0x600002126be0_0 .var "state", 3 0;
v0x600002126c70_0 .net "subop", 7 0, L_0x6000022b2f80;  1 drivers
L_0x6000022b2f80 .part v0x600002120240_0, 112, 8;
L_0x6000022b3020 .part v0x600002120240_0, 72, 40;
L_0x6000022b30c0 .part v0x600002120240_0, 52, 20;
L_0x6000022b3160 .part v0x600002120240_0, 40, 12;
L_0x6000022b3200 .part v0x600002120240_0, 28, 12;
L_0x6000022b32a0 .part v0x600002120240_0, 16, 12;
L_0x6000022b3340 .part v0x600002120240_0, 4, 12;
L_0x6000022b33e0 .cmp/eq 4, v0x600002126be0_0, L_0x14808d500;
S_0x160139130 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x16013dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x160810800 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x160810840 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x160810880 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x1608108c0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x160810900 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x160810940 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x160810980 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x1608109c0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x160810a00 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x160810a40 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x160810a80 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x160810ac0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x160810b00 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x160810b40 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x160810b80 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x160810bc0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x160810c00 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x160810c40 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x160810c80 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x160810cc0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x160810d00 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x160810d40 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x160810d80 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x160810dc0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x160810e00 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x160810e40 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x160810e80 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x6000038a5ff0 .functor AND 1, L_0x600002281c20, L_0x600002281d60, C4<1>, C4<1>;
L_0x6000038aec30 .functor AND 1, L_0x6000038a5ff0, L_0x600002280b40, C4<1>, C4<1>;
L_0x6000038aeca0 .functor BUFZ 20, v0x600002120870_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000038aed10 .functor BUFZ 1, v0x600002120a20_0, C4<0>, C4<0>, C4<0>;
L_0x6000038ae4c0 .functor BUFZ 1, v0x600002121170_0, C4<0>, C4<0>, C4<0>;
L_0x6000038ae300 .functor BUFZ 1, v0x600002121d40_0, C4<0>, C4<0>, C4<0>;
L_0x6000038ae220 .functor BUFZ 1, v0x600002120480_0, C4<0>, C4<0>, C4<0>;
L_0x6000038ae0d0 .functor AND 1, L_0x600002280320, L_0x600002280be0, C4<1>, C4<1>;
L_0x6000038ae140 .functor AND 1, L_0x6000038ae0d0, L_0x6000022803c0, C4<1>, C4<1>;
L_0x14808abf0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002126d90_0 .net *"_ivl_11", 23 0, L_0x14808abf0;  1 drivers
L_0x14808ac38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002126e20_0 .net/2u *"_ivl_12", 31 0, L_0x14808ac38;  1 drivers
v0x600002126eb0_0 .net *"_ivl_14", 0 0, L_0x600002281c20;  1 drivers
v0x600002126f40_0 .net *"_ivl_16", 31 0, L_0x600002281cc0;  1 drivers
L_0x14808ac80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002126fd0_0 .net *"_ivl_19", 23 0, L_0x14808ac80;  1 drivers
L_0x14808acc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002127060_0 .net/2u *"_ivl_20", 31 0, L_0x14808acc8;  1 drivers
v0x6000021270f0_0 .net *"_ivl_22", 0 0, L_0x600002281d60;  1 drivers
v0x600002127180_0 .net *"_ivl_25", 0 0, L_0x6000038a5ff0;  1 drivers
v0x600002127210_0 .net *"_ivl_26", 31 0, L_0x600002280c80;  1 drivers
L_0x14808ad10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021272a0_0 .net *"_ivl_29", 23 0, L_0x14808ad10;  1 drivers
L_0x14808ad58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002127330_0 .net/2u *"_ivl_30", 31 0, L_0x14808ad58;  1 drivers
v0x6000021273c0_0 .net *"_ivl_32", 0 0, L_0x600002280b40;  1 drivers
v0x600002127450_0 .net *"_ivl_36", 31 0, L_0x6000022808c0;  1 drivers
L_0x14808ada0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021274e0_0 .net *"_ivl_39", 23 0, L_0x14808ada0;  1 drivers
L_0x14808ade8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002127570_0 .net/2u *"_ivl_40", 31 0, L_0x14808ade8;  1 drivers
v0x600002127600_0 .net *"_ivl_44", 31 0, L_0x600002280780;  1 drivers
L_0x14808ae30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002127690_0 .net *"_ivl_47", 23 0, L_0x14808ae30;  1 drivers
L_0x14808ae78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002127720_0 .net/2u *"_ivl_48", 31 0, L_0x14808ae78;  1 drivers
v0x6000021277b0_0 .net *"_ivl_52", 31 0, L_0x600002280640;  1 drivers
L_0x14808aec0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002127840_0 .net *"_ivl_55", 23 0, L_0x14808aec0;  1 drivers
L_0x14808af08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021278d0_0 .net/2u *"_ivl_56", 31 0, L_0x14808af08;  1 drivers
L_0x14808af50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002127960_0 .net/2u *"_ivl_76", 3 0, L_0x14808af50;  1 drivers
v0x6000021279f0_0 .net *"_ivl_78", 0 0, L_0x600002280320;  1 drivers
v0x600002127a80_0 .net *"_ivl_8", 31 0, L_0x600002281b80;  1 drivers
L_0x14808af98 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002127b10_0 .net/2u *"_ivl_80", 3 0, L_0x14808af98;  1 drivers
v0x600002127ba0_0 .net *"_ivl_82", 0 0, L_0x600002280be0;  1 drivers
v0x600002127c30_0 .net *"_ivl_85", 0 0, L_0x6000038ae0d0;  1 drivers
L_0x14808afe0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002127cc0_0 .net/2u *"_ivl_86", 3 0, L_0x14808afe0;  1 drivers
v0x600002127d50_0 .net *"_ivl_88", 0 0, L_0x6000022803c0;  1 drivers
v0x600002127de0_0 .net "all_done", 0 0, L_0x6000038aec30;  1 drivers
v0x600002127e70_0 .net "busy", 0 0, L_0x6000038ae140;  alias, 1 drivers
v0x600002127f00_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002120000_0 .var "decoded_opcode", 7 0;
v0x600002120090_0 .var "decoded_subop", 7 0;
v0x600002120120_0 .net "dma_clear", 0 0, L_0x600002280d20;  1 drivers
v0x6000021201b0_0 .net "dma_cmd", 127 0, v0x600002120240_0;  alias, 1 drivers
v0x600002120240_0 .var "dma_cmd_reg", 127 0;
v0x6000021202d0_0 .net "dma_done", 0 0, L_0x6000038d5f10;  alias, 1 drivers
v0x600002120360_0 .net "dma_ready", 0 0, L_0x6000022b33e0;  alias, 1 drivers
v0x6000021203f0_0 .net "dma_valid", 0 0, L_0x6000038ae220;  alias, 1 drivers
v0x600002120480_0 .var "dma_valid_reg", 0 0;
v0x600002120510_0 .net "done", 0 0, v0x6000021205a0_0;  alias, 1 drivers
v0x6000021205a0_0 .var "done_reg", 0 0;
v0x600002120630_0 .net "error", 0 0, v0x6000021206c0_0;  alias, 1 drivers
v0x6000021206c0_0 .var "error_reg", 0 0;
v0x600002120750_0 .net "global_sync_in", 0 0, L_0x6000038db170;  alias, 1 drivers
v0x6000021207e0_0 .net "imem_addr", 19 0, L_0x6000038aeca0;  alias, 1 drivers
v0x600002120870_0 .var "imem_addr_reg", 19 0;
v0x600002120900_0 .net "imem_data", 127 0, v0x600002141c20_0;  alias, 1 drivers
v0x600002120990_0 .net "imem_re", 0 0, L_0x6000038aed10;  alias, 1 drivers
v0x600002120a20_0 .var "imem_re_reg", 0 0;
v0x600002120ab0_0 .net "imem_valid", 0 0, L_0x6000038a7560;  alias, 1 drivers
v0x600002120b40_0 .var "instr_reg", 127 0;
v0x600002120bd0_0 .net "loop_count", 15 0, L_0x600002281a40;  1 drivers
v0x600002120c60 .array "loop_counter", 3 0, 15 0;
v0x600002120cf0_0 .var "loop_sp", 1 0;
v0x600002120d80 .array "loop_start_addr", 3 0, 19 0;
v0x600002120e10_0 .net "mxu_clear", 0 0, L_0x600002280fa0;  1 drivers
v0x600002120ea0_0 .net "mxu_cmd", 127 0, v0x600002120f30_0;  alias, 1 drivers
v0x600002120f30_0 .var "mxu_cmd_reg", 127 0;
v0x600002120fc0_0 .net "mxu_done", 0 0, L_0x6000038d5b90;  alias, 1 drivers
v0x600002121050_0 .net "mxu_ready", 0 0, L_0x6000038d5b20;  alias, 1 drivers
v0x6000021210e0_0 .net "mxu_valid", 0 0, L_0x6000038ae4c0;  alias, 1 drivers
v0x600002121170_0 .var "mxu_valid_reg", 0 0;
v0x600002121200_0 .net "opcode", 7 0, L_0x600002282080;  1 drivers
v0x600002121290_0 .var "pc", 19 0;
v0x600002121320_0 .var "pending_dma", 7 0;
v0x6000021213b0_0 .var "pending_mxu", 7 0;
v0x600002121440_0 .var "pending_vpu", 7 0;
v0x6000021214d0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002121560_0 .net "start", 0 0, L_0x6000022bc460;  alias, 1 drivers
v0x6000021215f0_0 .net "start_pc", 19 0, L_0x6000038db330;  alias, 1 drivers
v0x600002121680_0 .var "state", 3 0;
v0x600002121710_0 .net "subop", 7 0, L_0x6000022819a0;  1 drivers
v0x6000021217a0_0 .net "sync_grant", 0 0, L_0x6000022bc500;  alias, 1 drivers
v0x600002121830_0 .net "sync_mask", 7 0, L_0x600002281ae0;  1 drivers
v0x6000021218c0_0 .net "sync_request", 0 0, v0x600002121950_0;  alias, 1 drivers
v0x600002121950_0 .var "sync_request_reg", 0 0;
v0x6000021219e0_0 .net "vpu_clear", 0 0, L_0x600002280e60;  1 drivers
v0x600002121a70_0 .net "vpu_cmd", 127 0, v0x600002121b00_0;  alias, 1 drivers
v0x600002121b00_0 .var "vpu_cmd_reg", 127 0;
v0x600002121b90_0 .net "vpu_done", 0 0, L_0x6000038d5ce0;  alias, 1 drivers
v0x600002121c20_0 .net "vpu_ready", 0 0, L_0x6000022b2ee0;  alias, 1 drivers
v0x600002121cb0_0 .net "vpu_valid", 0 0, L_0x6000038ae300;  alias, 1 drivers
v0x600002121d40_0 .var "vpu_valid_reg", 0 0;
L_0x600002282080 .part v0x600002141c20_0, 120, 8;
L_0x6000022819a0 .part v0x600002141c20_0, 112, 8;
L_0x600002281a40 .part v0x600002141c20_0, 32, 16;
L_0x600002281ae0 .part v0x600002141c20_0, 104, 8;
L_0x600002281b80 .concat [ 8 24 0 0], v0x6000021213b0_0, L_0x14808abf0;
L_0x600002281c20 .cmp/eq 32, L_0x600002281b80, L_0x14808ac38;
L_0x600002281cc0 .concat [ 8 24 0 0], v0x600002121440_0, L_0x14808ac80;
L_0x600002281d60 .cmp/eq 32, L_0x600002281cc0, L_0x14808acc8;
L_0x600002280c80 .concat [ 8 24 0 0], v0x600002121320_0, L_0x14808ad10;
L_0x600002280b40 .cmp/eq 32, L_0x600002280c80, L_0x14808ad58;
L_0x6000022808c0 .concat [ 8 24 0 0], v0x6000021213b0_0, L_0x14808ada0;
L_0x600002280fa0 .cmp/eq 32, L_0x6000022808c0, L_0x14808ade8;
L_0x600002280780 .concat [ 8 24 0 0], v0x600002121440_0, L_0x14808ae30;
L_0x600002280e60 .cmp/eq 32, L_0x600002280780, L_0x14808ae78;
L_0x600002280640 .concat [ 8 24 0 0], v0x600002121320_0, L_0x14808aec0;
L_0x600002280d20 .cmp/eq 32, L_0x600002280640, L_0x14808af08;
L_0x600002280320 .cmp/ne 4, v0x600002121680_0, L_0x14808af50;
L_0x600002280be0 .cmp/ne 4, v0x600002121680_0, L_0x14808af98;
L_0x6000022803c0 .cmp/ne 4, v0x600002121680_0, L_0x14808afe0;
S_0x160136a60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x160139130;
 .timescale 0 0;
v0x600002126d00_0 .var/i "i", 31 0;
S_0x160136bd0 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x16013dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x1601341a0 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x1601341e0 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x160134220 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x160134260 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x1601342a0 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x1601342e0 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x160134320 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x160134360 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x6000038d56c0 .functor OR 1, L_0x6000022b0140, L_0x6000022b01e0, C4<0>, C4<0>;
L_0x6000038d5730 .functor AND 1, L_0x6000022b0280, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038d57a0 .functor AND 1, L_0x6000038d5730, L_0x6000022b0320, C4<1>, C4<1>;
L_0x6000038d5810 .functor OR 1, L_0x6000038d56c0, L_0x6000038d57a0, C4<0>, C4<0>;
L_0x6000038d5880 .functor BUFZ 1, L_0x6000038d5810, C4<0>, C4<0>, C4<0>;
L_0x6000038d58f0 .functor AND 1, L_0x6000022b03c0, L_0x6000022b0460, C4<1>, C4<1>;
L_0x6000038d5960 .functor AND 1, L_0x6000022b0640, L_0x6000022b06e0, C4<1>, C4<1>;
L_0x6000038d59d0 .functor AND 1, L_0x6000038d5960, L_0x6000022b08c0, C4<1>, C4<1>;
v0x600002158630_0 .net *"_ivl_101", 0 0, L_0x6000022b08c0;  1 drivers
L_0x14808cd68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000021586c0_0 .net/2u *"_ivl_37", 2 0, L_0x14808cd68;  1 drivers
v0x600002158750_0 .net *"_ivl_39", 0 0, L_0x6000022b0140;  1 drivers
L_0x14808cdb0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000021587e0_0 .net/2u *"_ivl_41", 2 0, L_0x14808cdb0;  1 drivers
v0x600002158870_0 .net *"_ivl_43", 0 0, L_0x6000022b01e0;  1 drivers
v0x600002158900_0 .net *"_ivl_46", 0 0, L_0x6000038d56c0;  1 drivers
L_0x14808cdf8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002158990_0 .net/2u *"_ivl_47", 2 0, L_0x14808cdf8;  1 drivers
v0x600002158a20_0 .net *"_ivl_49", 0 0, L_0x6000022b0280;  1 drivers
v0x600002158ab0_0 .net *"_ivl_52", 0 0, L_0x6000038d5730;  1 drivers
v0x600002158b40_0 .net *"_ivl_54", 0 0, L_0x6000022b0320;  1 drivers
v0x600002158bd0_0 .net *"_ivl_56", 0 0, L_0x6000038d57a0;  1 drivers
L_0x14808ce40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002158c60_0 .net/2u *"_ivl_61", 2 0, L_0x14808ce40;  1 drivers
v0x600002158cf0_0 .net *"_ivl_63", 0 0, L_0x6000022b03c0;  1 drivers
L_0x14808ce88 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002158d80_0 .net/2u *"_ivl_65", 2 0, L_0x14808ce88;  1 drivers
v0x600002158e10_0 .net *"_ivl_67", 0 0, L_0x6000022b0460;  1 drivers
L_0x14808ced0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002158ea0_0 .net/2u *"_ivl_71", 2 0, L_0x14808ced0;  1 drivers
L_0x14808cf18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002158f30_0 .net/2u *"_ivl_75", 2 0, L_0x14808cf18;  1 drivers
L_0x14808cfa8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002158fc0_0 .net/2u *"_ivl_81", 2 0, L_0x14808cfa8;  1 drivers
v0x600002159050_0 .net *"_ivl_83", 0 0, L_0x6000022b0640;  1 drivers
v0x6000021590e0_0 .net *"_ivl_85", 0 0, L_0x6000022b06e0;  1 drivers
v0x600002159170_0 .net *"_ivl_88", 0 0, L_0x6000038d5960;  1 drivers
v0x600002159200_0 .net *"_ivl_89", 31 0, L_0x6000022b0780;  1 drivers
L_0x14808cff0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002159290_0 .net *"_ivl_92", 15 0, L_0x14808cff0;  1 drivers
L_0x148093f98 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002159320_0 .net *"_ivl_93", 31 0, L_0x148093f98;  1 drivers
L_0x14808d038 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000021593b0_0 .net/2u *"_ivl_97", 31 0, L_0x14808d038;  1 drivers
v0x600002159440_0 .net *"_ivl_99", 31 0, L_0x6000022b0820;  1 drivers
v0x6000021594d0_0 .net "act_data", 31 0, v0x600002140990_0;  1 drivers
v0x600002159560 .array "act_h", 19 0;
v0x600002159560_0 .net v0x600002159560 0, 7 0, L_0x6000038addc0; 1 drivers
v0x600002159560_1 .net v0x600002159560 1, 7 0, v0x600002122eb0_0; 1 drivers
v0x600002159560_2 .net v0x600002159560 2, 7 0, v0x60000212c480_0; 1 drivers
v0x600002159560_3 .net v0x600002159560 3, 7 0, v0x60000212d9e0_0; 1 drivers
v0x600002159560_4 .net v0x600002159560 4, 7 0, v0x60000212ef40_0; 1 drivers
v0x600002159560_5 .net v0x600002159560 5, 7 0, L_0x6000038adc70; 1 drivers
v0x600002159560_6 .net v0x600002159560 6, 7 0, v0x600002128510_0; 1 drivers
v0x600002159560_7 .net v0x600002159560 7, 7 0, v0x600002129a70_0; 1 drivers
v0x600002159560_8 .net v0x600002159560 8, 7 0, v0x60000212afd0_0; 1 drivers
v0x600002159560_9 .net v0x600002159560 9, 7 0, v0x6000021545a0_0; 1 drivers
v0x600002159560_10 .net v0x600002159560 10, 7 0, L_0x6000038adce0; 1 drivers
v0x600002159560_11 .net v0x600002159560 11, 7 0, v0x600002155b00_0; 1 drivers
v0x600002159560_12 .net v0x600002159560 12, 7 0, v0x600002157060_0; 1 drivers
v0x600002159560_13 .net v0x600002159560 13, 7 0, v0x600002150630_0; 1 drivers
v0x600002159560_14 .net v0x600002159560 14, 7 0, v0x600002151b90_0; 1 drivers
v0x600002159560_15 .net v0x600002159560 15, 7 0, L_0x6000038adb90; 1 drivers
v0x600002159560_16 .net v0x600002159560 16, 7 0, v0x6000021530f0_0; 1 drivers
v0x600002159560_17 .net v0x600002159560 17, 7 0, v0x60000215c6c0_0; 1 drivers
v0x600002159560_18 .net v0x600002159560 18, 7 0, v0x60000215dc20_0; 1 drivers
v0x600002159560_19 .net v0x600002159560 19, 7 0, v0x60000215f180_0; 1 drivers
v0x6000021595f0_0 .net "act_ready", 0 0, L_0x6000022b05a0;  1 drivers
v0x600002159680_0 .net "act_valid", 0 0, v0x600002140ab0_0;  1 drivers
v0x600002159710_0 .net "busy", 0 0, L_0x6000038d58f0;  alias, 1 drivers
v0x6000021597a0_0 .net "cfg_k_tiles", 15 0, L_0x6000022801e0;  alias, 1 drivers
L_0x14808d080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002159830_0 .net "clear_acc", 0 0, L_0x14808d080;  1 drivers
v0x6000021598c0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002159950_0 .var "cycle_count", 15 0;
v0x6000021599e0_0 .var "cycle_count_next", 15 0;
v0x600002121dd0_5 .array/port v0x600002121dd0, 5;
v0x600002159a70 .array "deskew_output", 3 0;
v0x600002159a70_0 .net v0x600002159a70 0, 31 0, v0x600002121dd0_5; 1 drivers
v0x600002121ef0_3 .array/port v0x600002121ef0, 3;
v0x600002159a70_1 .net v0x600002159a70 1, 31 0, v0x600002121ef0_3; 1 drivers
v0x600002122010_1 .array/port v0x600002122010, 1;
v0x600002159a70_2 .net v0x600002159a70 2, 31 0, v0x600002122010_1; 1 drivers
v0x600002159a70_3 .net v0x600002159a70 3, 31 0, L_0x6000038d5490; 1 drivers
v0x600002159b00_0 .net "done", 0 0, L_0x6000022b0500;  alias, 1 drivers
L_0x14808cf60 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002159b90_0 .net "drain_delay", 15 0, L_0x14808cf60;  1 drivers
v0x600002159c20_0 .net "pe_enable", 0 0, L_0x6000038d5810;  1 drivers
v0x600002159cb0 .array "psum_bottom", 3 0;
v0x600002159cb0_0 .net v0x600002159cb0 0, 31 0, L_0x6000038d5180; 1 drivers
v0x600002159cb0_1 .net v0x600002159cb0 1, 31 0, L_0x6000038d5260; 1 drivers
v0x600002159cb0_2 .net v0x600002159cb0 2, 31 0, L_0x6000038d5340; 1 drivers
v0x600002159cb0_3 .net v0x600002159cb0 3, 31 0, L_0x6000038d5420; 1 drivers
L_0x14808b148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002159d40 .array "psum_v", 19 0;
v0x600002159d40_0 .net v0x600002159d40 0, 31 0, L_0x14808b148; 1 drivers
L_0x14808b190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002159d40_1 .net v0x600002159d40 1, 31 0, L_0x14808b190; 1 drivers
L_0x14808b1d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002159d40_2 .net v0x600002159d40 2, 31 0, L_0x14808b1d8; 1 drivers
L_0x14808b220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002159d40_3 .net v0x600002159d40 3, 31 0, L_0x14808b220; 1 drivers
v0x600002159d40_4 .net v0x600002159d40 4, 31 0, v0x6000021233c0_0; 1 drivers
v0x600002159d40_5 .net v0x600002159d40 5, 31 0, v0x60000212c990_0; 1 drivers
v0x600002159d40_6 .net v0x600002159d40 6, 31 0, v0x60000212def0_0; 1 drivers
v0x600002159d40_7 .net v0x600002159d40 7, 31 0, v0x60000212f450_0; 1 drivers
v0x600002159d40_8 .net v0x600002159d40 8, 31 0, v0x600002128a20_0; 1 drivers
v0x600002159d40_9 .net v0x600002159d40 9, 31 0, v0x600002129f80_0; 1 drivers
v0x600002159d40_10 .net v0x600002159d40 10, 31 0, v0x60000212b4e0_0; 1 drivers
v0x600002159d40_11 .net v0x600002159d40 11, 31 0, v0x600002154ab0_0; 1 drivers
v0x600002159d40_12 .net v0x600002159d40 12, 31 0, v0x600002156010_0; 1 drivers
v0x600002159d40_13 .net v0x600002159d40 13, 31 0, v0x600002157570_0; 1 drivers
v0x600002159d40_14 .net v0x600002159d40 14, 31 0, v0x600002150b40_0; 1 drivers
v0x600002159d40_15 .net v0x600002159d40 15, 31 0, v0x6000021520a0_0; 1 drivers
v0x600002159d40_16 .net v0x600002159d40 16, 31 0, v0x600002153600_0; 1 drivers
v0x600002159d40_17 .net v0x600002159d40 17, 31 0, v0x60000215cbd0_0; 1 drivers
v0x600002159d40_18 .net v0x600002159d40 18, 31 0, v0x60000215e130_0; 1 drivers
v0x600002159d40_19 .net v0x600002159d40 19, 31 0, v0x60000215f690_0; 1 drivers
v0x600002159dd0_0 .net "result_data", 127 0, L_0x6000022b00a0;  alias, 1 drivers
L_0x14808d0c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002159e60_0 .net "result_ready", 0 0, L_0x14808d0c8;  1 drivers
v0x600002159ef0_0 .net "result_valid", 0 0, L_0x6000038d59d0;  alias, 1 drivers
v0x600002159f80_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000215a010_0 .net "skew_enable", 0 0, L_0x6000038d5880;  1 drivers
v0x60000215a0a0 .array "skew_input", 3 0;
v0x60000215a0a0_0 .net v0x60000215a0a0 0, 7 0, L_0x6000022800a0; 1 drivers
v0x60000215a0a0_1 .net v0x60000215a0a0 1, 7 0, L_0x600002280000; 1 drivers
v0x60000215a0a0_2 .net v0x60000215a0a0 2, 7 0, L_0x600002281680; 1 drivers
v0x60000215a0a0_3 .net v0x60000215a0a0 3, 7 0, L_0x600002281540; 1 drivers
v0x60000215a130 .array "skew_output", 3 0;
v0x60000215a130_0 .net v0x60000215a130 0, 7 0, v0x600002122130_0; 1 drivers
v0x60000215a130_1 .net v0x60000215a130 1, 7 0, v0x600002122400_0; 1 drivers
v0x60000215a130_2 .net v0x60000215a130 2, 7 0, v0x6000021226d0_0; 1 drivers
v0x60000215a130_3 .net v0x60000215a130 3, 7 0, v0x6000021229a0_0; 1 drivers
v0x60000215a1c0_0 .net "start", 0 0, v0x600002142f40_0;  1 drivers
v0x60000215a250_0 .var "state", 2 0;
v0x60000215a2e0_0 .var "state_next", 2 0;
v0x60000215a370_0 .net "weight_load_col", 1 0, v0x60000214c480_0;  1 drivers
v0x60000215a400_0 .net "weight_load_data", 31 0, L_0x6000022b0960;  1 drivers
v0x60000215a490_0 .net "weight_load_en", 0 0, v0x60000214c510_0;  1 drivers
E_0x6000009fc200/0 .event anyedge, v0x60000215a250_0, v0x600002159950_0, v0x60000215a1c0_0, v0x60000215a490_0;
E_0x6000009fc200/1 .event anyedge, v0x6000021597a0_0, v0x600002159b90_0;
E_0x6000009fc200 .event/or E_0x6000009fc200/0, E_0x6000009fc200/1;
L_0x600002280280 .part v0x600002140990_0, 0, 8;
L_0x14808b028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000022800a0 .functor MUXZ 8, L_0x14808b028, L_0x600002280280, v0x600002140ab0_0, C4<>;
L_0x600002280140 .part v0x600002140990_0, 8, 8;
L_0x14808b070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002280000 .functor MUXZ 8, L_0x14808b070, L_0x600002280140, v0x600002140ab0_0, C4<>;
L_0x600002281860 .part v0x600002140990_0, 16, 8;
L_0x14808b0b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002281680 .functor MUXZ 8, L_0x14808b0b8, L_0x600002281860, v0x600002140ab0_0, C4<>;
L_0x6000022815e0 .part v0x600002140990_0, 24, 8;
L_0x14808b100 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002281540 .functor MUXZ 8, L_0x14808b100, L_0x6000022815e0, v0x600002140ab0_0, C4<>;
L_0x600002281400 .part L_0x6000022b0960, 0, 8;
L_0x600002288780 .part L_0x6000022b0960, 0, 8;
L_0x600002288fa0 .part L_0x6000022b0960, 0, 8;
L_0x6000022897c0 .part L_0x6000022b0960, 0, 8;
L_0x600002289fe0 .part L_0x6000022b0960, 8, 8;
L_0x60000228a800 .part L_0x6000022b0960, 8, 8;
L_0x60000228b020 .part L_0x6000022b0960, 8, 8;
L_0x60000228b840 .part L_0x6000022b0960, 8, 8;
L_0x6000022b40a0 .part L_0x6000022b0960, 16, 8;
L_0x6000022b48c0 .part L_0x6000022b0960, 16, 8;
L_0x6000022b50e0 .part L_0x6000022b0960, 16, 8;
L_0x6000022b59a0 .part L_0x6000022b0960, 16, 8;
L_0x6000022b61c0 .part L_0x6000022b0960, 24, 8;
L_0x6000022b6940 .part L_0x6000022b0960, 24, 8;
L_0x6000022b7160 .part L_0x6000022b0960, 24, 8;
L_0x6000022b7980 .part L_0x6000022b0960, 24, 8;
L_0x6000022b00a0 .concat8 [ 32 32 32 32], L_0x6000038d5500, L_0x6000038d5570, L_0x6000038d55e0, L_0x6000038d5650;
L_0x6000022b0140 .cmp/eq 3, v0x60000215a250_0, L_0x14808cd68;
L_0x6000022b01e0 .cmp/eq 3, v0x60000215a250_0, L_0x14808cdb0;
L_0x6000022b0280 .cmp/eq 3, v0x60000215a250_0, L_0x14808cdf8;
L_0x6000022b0320 .reduce/nor v0x60000214c510_0;
L_0x6000022b03c0 .cmp/ne 3, v0x60000215a250_0, L_0x14808ce40;
L_0x6000022b0460 .cmp/ne 3, v0x60000215a250_0, L_0x14808ce88;
L_0x6000022b0500 .cmp/eq 3, v0x60000215a250_0, L_0x14808ced0;
L_0x6000022b05a0 .cmp/eq 3, v0x60000215a250_0, L_0x14808cf18;
L_0x6000022b0640 .cmp/eq 3, v0x60000215a250_0, L_0x14808cfa8;
L_0x6000022b06e0 .cmp/ge 16, v0x600002159950_0, L_0x14808cf60;
L_0x6000022b0780 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808cff0;
L_0x6000022b0820 .arith/sum 32, L_0x148093f98, L_0x14808d038;
L_0x6000022b08c0 .cmp/gt 32, L_0x6000022b0820, L_0x6000022b0780;
S_0x160134520 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x160136bd0;
 .timescale 0 0;
P_0x600003de0700 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x600003de0740 .param/l "col" 1 10 248, +C4<00>;
L_0x6000038d5180 .functor BUFZ 32, v0x600002153600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160131b50 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x160134520;
 .timescale 0 0;
v0x600002121dd0 .array "delay_stages", 5 0, 31 0;
v0x600002121e60_0 .var/i "i", 31 0;
S_0x160131cc0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x160136bd0;
 .timescale 0 0;
P_0x600003de0780 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x600003de07c0 .param/l "col" 1 10 248, +C4<01>;
L_0x6000038d5260 .functor BUFZ 32, v0x60000215cbd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160131e30 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x160131cc0;
 .timescale 0 0;
v0x600002121ef0 .array "delay_stages", 3 0, 31 0;
v0x600002121f80_0 .var/i "i", 31 0;
S_0x16012f500 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x160136bd0;
 .timescale 0 0;
P_0x600003de0800 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x600003de0840 .param/l "col" 1 10 248, +C4<010>;
L_0x6000038d5340 .functor BUFZ 32, v0x60000215e130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x16012f670 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x16012f500;
 .timescale 0 0;
v0x600002122010 .array "delay_stages", 1 0, 31 0;
v0x6000021220a0_0 .var/i "i", 31 0;
S_0x16012f7e0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x160136bd0;
 .timescale 0 0;
P_0x600003de0880 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x600003de08c0 .param/l "col" 1 10 248, +C4<011>;
L_0x6000038d5420 .functor BUFZ 32, v0x60000215f690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x16012ceb0 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x16012f7e0;
 .timescale 0 0;
L_0x6000038d5490 .functor BUFZ 32, L_0x6000038d5420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x16012d020 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fc480 .param/l "row" 1 10 142, +C4<00>;
v0x6000021221c0_0 .net *"_ivl_1", 7 0, L_0x600002280280;  1 drivers
v0x600002122250_0 .net/2u *"_ivl_2", 7 0, L_0x14808b028;  1 drivers
S_0x16012d190 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x16012d020;
 .timescale 0 0;
v0x600002122130_0 .var "out_reg", 7 0;
S_0x16012a860 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fc500 .param/l "row" 1 10 142, +C4<01>;
v0x600002122490_0 .net *"_ivl_1", 7 0, L_0x600002280140;  1 drivers
v0x600002122520_0 .net/2u *"_ivl_2", 7 0, L_0x14808b070;  1 drivers
S_0x16012a9d0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x16012a860;
 .timescale 0 0;
v0x6000021222e0 .array "delay_stages", 0 0, 7 0;
v0x600002122370_0 .var/i "i", 31 0;
v0x600002122400_0 .var "out_reg", 7 0;
S_0x16012ab40 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fc580 .param/l "row" 1 10 142, +C4<010>;
v0x600002122760_0 .net *"_ivl_1", 7 0, L_0x600002281860;  1 drivers
v0x6000021227f0_0 .net/2u *"_ivl_2", 7 0, L_0x14808b0b8;  1 drivers
S_0x160128210 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x16012ab40;
 .timescale 0 0;
v0x6000021225b0 .array "delay_stages", 1 0, 7 0;
v0x600002122640_0 .var/i "i", 31 0;
v0x6000021226d0_0 .var "out_reg", 7 0;
S_0x160128380 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fc600 .param/l "row" 1 10 142, +C4<011>;
v0x600002122a30_0 .net *"_ivl_1", 7 0, L_0x6000022815e0;  1 drivers
v0x600002122ac0_0 .net/2u *"_ivl_2", 7 0, L_0x14808b100;  1 drivers
S_0x1601284f0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x160128380;
 .timescale 0 0;
v0x600002122880 .array "delay_stages", 2 0, 7 0;
v0x600002122910_0 .var/i "i", 31 0;
v0x6000021229a0_0 .var "out_reg", 7 0;
S_0x160125bc0 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fc440 .param/l "row" 1 10 213, +C4<00>;
S_0x160125d30 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x160125bc0;
 .timescale 0 0;
P_0x6000009fc6c0 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038adc00 .functor AND 1, v0x60000214c510_0, L_0x600002281360, C4<1>, C4<1>;
L_0x6000038adab0 .functor AND 1, L_0x6000022880a0, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038adb20 .functor OR 1, L_0x600002288000, L_0x6000038adab0, C4<0>, C4<0>;
L_0x6000038ad9d0 .functor AND 1, L_0x14808d080, L_0x6000038adb20, C4<1>, C4<1>;
L_0x6000038ada40 .functor AND 1, L_0x6000038ad9d0, L_0x6000022881e0, C4<1>, C4<1>;
v0x600002123690_0 .net *"_ivl_0", 2 0, L_0x6000022814a0;  1 drivers
L_0x14808b2f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002123720_0 .net/2u *"_ivl_11", 2 0, L_0x14808b2f8;  1 drivers
v0x6000021237b0_0 .net *"_ivl_13", 0 0, L_0x600002288000;  1 drivers
L_0x14808b340 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002123840_0 .net/2u *"_ivl_15", 2 0, L_0x14808b340;  1 drivers
v0x6000021238d0_0 .net *"_ivl_17", 0 0, L_0x6000022880a0;  1 drivers
v0x600002123960_0 .net *"_ivl_20", 0 0, L_0x6000038adab0;  1 drivers
v0x6000021239f0_0 .net *"_ivl_22", 0 0, L_0x6000038adb20;  1 drivers
v0x600002123a80_0 .net *"_ivl_24", 0 0, L_0x6000038ad9d0;  1 drivers
v0x600002123b10_0 .net *"_ivl_25", 31 0, L_0x600002288140;  1 drivers
L_0x14808b388 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002123ba0_0 .net *"_ivl_28", 15 0, L_0x14808b388;  1 drivers
L_0x14808b3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002123c30_0 .net/2u *"_ivl_29", 31 0, L_0x14808b3d0;  1 drivers
L_0x14808b268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002123cc0_0 .net *"_ivl_3", 0 0, L_0x14808b268;  1 drivers
v0x600002123d50_0 .net *"_ivl_31", 0 0, L_0x6000022881e0;  1 drivers
L_0x14808b2b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002123de0_0 .net/2u *"_ivl_4", 2 0, L_0x14808b2b0;  1 drivers
v0x600002123e70_0 .net *"_ivl_6", 0 0, L_0x600002281360;  1 drivers
v0x600002123f00_0 .net "do_clear", 0 0, L_0x6000038ada40;  1 drivers
v0x60000212c000_0 .net "load_weight", 0 0, L_0x6000038adc00;  1 drivers
v0x60000212c090_0 .net "weight_in", 7 0, L_0x600002281400;  1 drivers
L_0x6000022814a0 .concat [ 2 1 0 0], v0x60000214c480_0, L_0x14808b268;
L_0x600002281360 .cmp/eq 3, L_0x6000022814a0, L_0x14808b2b0;
L_0x600002288000 .cmp/eq 3, v0x60000215a250_0, L_0x14808b2f8;
L_0x6000022880a0 .cmp/eq 3, v0x60000215a250_0, L_0x14808b340;
L_0x600002288140 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808b388;
L_0x6000022881e0 .cmp/eq 32, L_0x600002288140, L_0x14808b3d0;
S_0x160125ea0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160125d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0980 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de09c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002122b50_0 .net *"_ivl_11", 0 0, L_0x600002288460;  1 drivers
v0x600002122be0_0 .net *"_ivl_12", 15 0, L_0x600002288500;  1 drivers
v0x600002122c70_0 .net/s *"_ivl_4", 15 0, L_0x600002288280;  1 drivers
v0x600002122d00_0 .net/s *"_ivl_6", 15 0, L_0x600002288320;  1 drivers
v0x600002122d90_0 .net/s "a_signed", 7 0, v0x600002122f40_0;  1 drivers
v0x600002122e20_0 .net "act_in", 7 0, L_0x6000038addc0;  alias, 1 drivers
v0x600002122eb0_0 .var "act_out", 7 0;
v0x600002122f40_0 .var "act_reg", 7 0;
v0x600002122fd0_0 .net "clear_acc", 0 0, L_0x6000038ada40;  alias, 1 drivers
v0x600002123060_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021230f0_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x600002123180_0 .net "load_weight", 0 0, L_0x6000038adc00;  alias, 1 drivers
v0x600002123210_0 .net/s "product", 15 0, L_0x6000022883c0;  1 drivers
v0x6000021232a0_0 .net/s "product_ext", 31 0, L_0x6000022885a0;  1 drivers
v0x600002123330_0 .net "psum_in", 31 0, L_0x14808b148;  alias, 1 drivers
v0x6000021233c0_0 .var "psum_out", 31 0;
v0x600002123450_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000021234e0_0 .net/s "w_signed", 7 0, v0x600002123600_0;  1 drivers
v0x600002123570_0 .net "weight_in", 7 0, L_0x600002281400;  alias, 1 drivers
v0x600002123600_0 .var "weight_reg", 7 0;
L_0x600002288280 .extend/s 16, v0x600002122f40_0;
L_0x600002288320 .extend/s 16, v0x600002123600_0;
L_0x6000022883c0 .arith/mult 16, L_0x600002288280, L_0x600002288320;
L_0x600002288460 .part L_0x6000022883c0, 15, 1;
LS_0x600002288500_0_0 .concat [ 1 1 1 1], L_0x600002288460, L_0x600002288460, L_0x600002288460, L_0x600002288460;
LS_0x600002288500_0_4 .concat [ 1 1 1 1], L_0x600002288460, L_0x600002288460, L_0x600002288460, L_0x600002288460;
LS_0x600002288500_0_8 .concat [ 1 1 1 1], L_0x600002288460, L_0x600002288460, L_0x600002288460, L_0x600002288460;
LS_0x600002288500_0_12 .concat [ 1 1 1 1], L_0x600002288460, L_0x600002288460, L_0x600002288460, L_0x600002288460;
L_0x600002288500 .concat [ 4 4 4 4], LS_0x600002288500_0_0, LS_0x600002288500_0_4, LS_0x600002288500_0_8, LS_0x600002288500_0_12;
L_0x6000022885a0 .concat [ 16 16 0 0], L_0x6000022883c0, L_0x600002288500;
S_0x160123570 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x160125bc0;
 .timescale 0 0;
P_0x6000009fc7c0 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038ad810 .functor AND 1, v0x60000214c510_0, L_0x6000022886e0, C4<1>, C4<1>;
L_0x6000038ad880 .functor AND 1, L_0x6000022888c0, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038ad730 .functor OR 1, L_0x600002288820, L_0x6000038ad880, C4<0>, C4<0>;
L_0x6000038ad7a0 .functor AND 1, L_0x14808d080, L_0x6000038ad730, C4<1>, C4<1>;
L_0x6000038ad650 .functor AND 1, L_0x6000038ad7a0, L_0x600002288a00, C4<1>, C4<1>;
v0x60000212cc60_0 .net *"_ivl_0", 2 0, L_0x600002288640;  1 drivers
L_0x14808b4a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000212ccf0_0 .net/2u *"_ivl_11", 2 0, L_0x14808b4a8;  1 drivers
v0x60000212cd80_0 .net *"_ivl_13", 0 0, L_0x600002288820;  1 drivers
L_0x14808b4f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000212ce10_0 .net/2u *"_ivl_15", 2 0, L_0x14808b4f0;  1 drivers
v0x60000212cea0_0 .net *"_ivl_17", 0 0, L_0x6000022888c0;  1 drivers
v0x60000212cf30_0 .net *"_ivl_20", 0 0, L_0x6000038ad880;  1 drivers
v0x60000212cfc0_0 .net *"_ivl_22", 0 0, L_0x6000038ad730;  1 drivers
v0x60000212d050_0 .net *"_ivl_24", 0 0, L_0x6000038ad7a0;  1 drivers
v0x60000212d0e0_0 .net *"_ivl_25", 31 0, L_0x600002288960;  1 drivers
L_0x14808b538 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000212d170_0 .net *"_ivl_28", 15 0, L_0x14808b538;  1 drivers
L_0x14808b580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000212d200_0 .net/2u *"_ivl_29", 31 0, L_0x14808b580;  1 drivers
L_0x14808b418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000212d290_0 .net *"_ivl_3", 0 0, L_0x14808b418;  1 drivers
v0x60000212d320_0 .net *"_ivl_31", 0 0, L_0x600002288a00;  1 drivers
L_0x14808b460 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000212d3b0_0 .net/2u *"_ivl_4", 2 0, L_0x14808b460;  1 drivers
v0x60000212d440_0 .net *"_ivl_6", 0 0, L_0x6000022886e0;  1 drivers
v0x60000212d4d0_0 .net "do_clear", 0 0, L_0x6000038ad650;  1 drivers
v0x60000212d560_0 .net "load_weight", 0 0, L_0x6000038ad810;  1 drivers
v0x60000212d5f0_0 .net "weight_in", 7 0, L_0x600002288780;  1 drivers
L_0x600002288640 .concat [ 2 1 0 0], v0x60000214c480_0, L_0x14808b418;
L_0x6000022886e0 .cmp/eq 3, L_0x600002288640, L_0x14808b460;
L_0x600002288820 .cmp/eq 3, v0x60000215a250_0, L_0x14808b4a8;
L_0x6000022888c0 .cmp/eq 3, v0x60000215a250_0, L_0x14808b4f0;
L_0x600002288960 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808b538;
L_0x600002288a00 .cmp/eq 32, L_0x600002288960, L_0x14808b580;
S_0x1601236e0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160123570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0a00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0a40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000212c120_0 .net *"_ivl_11", 0 0, L_0x600002288c80;  1 drivers
v0x60000212c1b0_0 .net *"_ivl_12", 15 0, L_0x600002288d20;  1 drivers
v0x60000212c240_0 .net/s *"_ivl_4", 15 0, L_0x600002288aa0;  1 drivers
v0x60000212c2d0_0 .net/s *"_ivl_6", 15 0, L_0x600002288b40;  1 drivers
v0x60000212c360_0 .net/s "a_signed", 7 0, v0x60000212c510_0;  1 drivers
v0x60000212c3f0_0 .net "act_in", 7 0, v0x600002122eb0_0;  alias, 1 drivers
v0x60000212c480_0 .var "act_out", 7 0;
v0x60000212c510_0 .var "act_reg", 7 0;
v0x60000212c5a0_0 .net "clear_acc", 0 0, L_0x6000038ad650;  alias, 1 drivers
v0x60000212c630_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000212c6c0_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x60000212c750_0 .net "load_weight", 0 0, L_0x6000038ad810;  alias, 1 drivers
v0x60000212c7e0_0 .net/s "product", 15 0, L_0x600002288be0;  1 drivers
v0x60000212c870_0 .net/s "product_ext", 31 0, L_0x600002288dc0;  1 drivers
v0x60000212c900_0 .net "psum_in", 31 0, L_0x14808b190;  alias, 1 drivers
v0x60000212c990_0 .var "psum_out", 31 0;
v0x60000212ca20_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000212cab0_0 .net/s "w_signed", 7 0, v0x60000212cbd0_0;  1 drivers
v0x60000212cb40_0 .net "weight_in", 7 0, L_0x600002288780;  alias, 1 drivers
v0x60000212cbd0_0 .var "weight_reg", 7 0;
L_0x600002288aa0 .extend/s 16, v0x60000212c510_0;
L_0x600002288b40 .extend/s 16, v0x60000212cbd0_0;
L_0x600002288be0 .arith/mult 16, L_0x600002288aa0, L_0x600002288b40;
L_0x600002288c80 .part L_0x600002288be0, 15, 1;
LS_0x600002288d20_0_0 .concat [ 1 1 1 1], L_0x600002288c80, L_0x600002288c80, L_0x600002288c80, L_0x600002288c80;
LS_0x600002288d20_0_4 .concat [ 1 1 1 1], L_0x600002288c80, L_0x600002288c80, L_0x600002288c80, L_0x600002288c80;
LS_0x600002288d20_0_8 .concat [ 1 1 1 1], L_0x600002288c80, L_0x600002288c80, L_0x600002288c80, L_0x600002288c80;
LS_0x600002288d20_0_12 .concat [ 1 1 1 1], L_0x600002288c80, L_0x600002288c80, L_0x600002288c80, L_0x600002288c80;
L_0x600002288d20 .concat [ 4 4 4 4], LS_0x600002288d20_0_0, LS_0x600002288d20_0_4, LS_0x600002288d20_0_8, LS_0x600002288d20_0_12;
L_0x600002288dc0 .concat [ 16 16 0 0], L_0x600002288be0, L_0x600002288d20;
S_0x160123850 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x160125bc0;
 .timescale 0 0;
P_0x6000009fc8c0 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038ae6f0 .functor AND 1, v0x60000214c510_0, L_0x600002288f00, C4<1>, C4<1>;
L_0x6000038ae680 .functor AND 1, L_0x6000022890e0, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038ae610 .functor OR 1, L_0x600002289040, L_0x6000038ae680, C4<0>, C4<0>;
L_0x6000038ae5a0 .functor AND 1, L_0x14808d080, L_0x6000038ae610, C4<1>, C4<1>;
L_0x6000038ad0a0 .functor AND 1, L_0x6000038ae5a0, L_0x600002289220, C4<1>, C4<1>;
v0x60000212e1c0_0 .net *"_ivl_0", 3 0, L_0x600002288e60;  1 drivers
L_0x14808b658 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000212e250_0 .net/2u *"_ivl_11", 2 0, L_0x14808b658;  1 drivers
v0x60000212e2e0_0 .net *"_ivl_13", 0 0, L_0x600002289040;  1 drivers
L_0x14808b6a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000212e370_0 .net/2u *"_ivl_15", 2 0, L_0x14808b6a0;  1 drivers
v0x60000212e400_0 .net *"_ivl_17", 0 0, L_0x6000022890e0;  1 drivers
v0x60000212e490_0 .net *"_ivl_20", 0 0, L_0x6000038ae680;  1 drivers
v0x60000212e520_0 .net *"_ivl_22", 0 0, L_0x6000038ae610;  1 drivers
v0x60000212e5b0_0 .net *"_ivl_24", 0 0, L_0x6000038ae5a0;  1 drivers
v0x60000212e640_0 .net *"_ivl_25", 31 0, L_0x600002289180;  1 drivers
L_0x14808b6e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000212e6d0_0 .net *"_ivl_28", 15 0, L_0x14808b6e8;  1 drivers
L_0x14808b730 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000212e760_0 .net/2u *"_ivl_29", 31 0, L_0x14808b730;  1 drivers
L_0x14808b5c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000212e7f0_0 .net *"_ivl_3", 1 0, L_0x14808b5c8;  1 drivers
v0x60000212e880_0 .net *"_ivl_31", 0 0, L_0x600002289220;  1 drivers
L_0x14808b610 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000212e910_0 .net/2u *"_ivl_4", 3 0, L_0x14808b610;  1 drivers
v0x60000212e9a0_0 .net *"_ivl_6", 0 0, L_0x600002288f00;  1 drivers
v0x60000212ea30_0 .net "do_clear", 0 0, L_0x6000038ad0a0;  1 drivers
v0x60000212eac0_0 .net "load_weight", 0 0, L_0x6000038ae6f0;  1 drivers
v0x60000212eb50_0 .net "weight_in", 7 0, L_0x600002288fa0;  1 drivers
L_0x600002288e60 .concat [ 2 2 0 0], v0x60000214c480_0, L_0x14808b5c8;
L_0x600002288f00 .cmp/eq 4, L_0x600002288e60, L_0x14808b610;
L_0x600002289040 .cmp/eq 3, v0x60000215a250_0, L_0x14808b658;
L_0x6000022890e0 .cmp/eq 3, v0x60000215a250_0, L_0x14808b6a0;
L_0x600002289180 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808b6e8;
L_0x600002289220 .cmp/eq 32, L_0x600002289180, L_0x14808b730;
S_0x160120f20 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160123850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0a80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0ac0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000212d680_0 .net *"_ivl_11", 0 0, L_0x6000022894a0;  1 drivers
v0x60000212d710_0 .net *"_ivl_12", 15 0, L_0x600002289540;  1 drivers
v0x60000212d7a0_0 .net/s *"_ivl_4", 15 0, L_0x6000022892c0;  1 drivers
v0x60000212d830_0 .net/s *"_ivl_6", 15 0, L_0x600002289360;  1 drivers
v0x60000212d8c0_0 .net/s "a_signed", 7 0, v0x60000212da70_0;  1 drivers
v0x60000212d950_0 .net "act_in", 7 0, v0x60000212c480_0;  alias, 1 drivers
v0x60000212d9e0_0 .var "act_out", 7 0;
v0x60000212da70_0 .var "act_reg", 7 0;
v0x60000212db00_0 .net "clear_acc", 0 0, L_0x6000038ad0a0;  alias, 1 drivers
v0x60000212db90_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000212dc20_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x60000212dcb0_0 .net "load_weight", 0 0, L_0x6000038ae6f0;  alias, 1 drivers
v0x60000212dd40_0 .net/s "product", 15 0, L_0x600002289400;  1 drivers
v0x60000212ddd0_0 .net/s "product_ext", 31 0, L_0x6000022895e0;  1 drivers
v0x60000212de60_0 .net "psum_in", 31 0, L_0x14808b1d8;  alias, 1 drivers
v0x60000212def0_0 .var "psum_out", 31 0;
v0x60000212df80_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000212e010_0 .net/s "w_signed", 7 0, v0x60000212e130_0;  1 drivers
v0x60000212e0a0_0 .net "weight_in", 7 0, L_0x600002288fa0;  alias, 1 drivers
v0x60000212e130_0 .var "weight_reg", 7 0;
L_0x6000022892c0 .extend/s 16, v0x60000212da70_0;
L_0x600002289360 .extend/s 16, v0x60000212e130_0;
L_0x600002289400 .arith/mult 16, L_0x6000022892c0, L_0x600002289360;
L_0x6000022894a0 .part L_0x600002289400, 15, 1;
LS_0x600002289540_0_0 .concat [ 1 1 1 1], L_0x6000022894a0, L_0x6000022894a0, L_0x6000022894a0, L_0x6000022894a0;
LS_0x600002289540_0_4 .concat [ 1 1 1 1], L_0x6000022894a0, L_0x6000022894a0, L_0x6000022894a0, L_0x6000022894a0;
LS_0x600002289540_0_8 .concat [ 1 1 1 1], L_0x6000022894a0, L_0x6000022894a0, L_0x6000022894a0, L_0x6000022894a0;
LS_0x600002289540_0_12 .concat [ 1 1 1 1], L_0x6000022894a0, L_0x6000022894a0, L_0x6000022894a0, L_0x6000022894a0;
L_0x600002289540 .concat [ 4 4 4 4], LS_0x600002289540_0_0, LS_0x600002289540_0_4, LS_0x600002289540_0_8, LS_0x600002289540_0_12;
L_0x6000022895e0 .concat [ 16 16 0 0], L_0x600002289400, L_0x600002289540;
S_0x160148c20 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x160125bc0;
 .timescale 0 0;
P_0x6000009fca00 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038ac230 .functor AND 1, v0x60000214c510_0, L_0x600002289720, C4<1>, C4<1>;
L_0x6000038acc40 .functor AND 1, L_0x600002289900, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038acbd0 .functor OR 1, L_0x600002289860, L_0x6000038acc40, C4<0>, C4<0>;
L_0x6000038acb60 .functor AND 1, L_0x14808d080, L_0x6000038acbd0, C4<1>, C4<1>;
L_0x6000038ae530 .functor AND 1, L_0x6000038acb60, L_0x600002289a40, C4<1>, C4<1>;
v0x60000212f720_0 .net *"_ivl_0", 3 0, L_0x600002289680;  1 drivers
L_0x14808b808 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000212f7b0_0 .net/2u *"_ivl_11", 2 0, L_0x14808b808;  1 drivers
v0x60000212f840_0 .net *"_ivl_13", 0 0, L_0x600002289860;  1 drivers
L_0x14808b850 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000212f8d0_0 .net/2u *"_ivl_15", 2 0, L_0x14808b850;  1 drivers
v0x60000212f960_0 .net *"_ivl_17", 0 0, L_0x600002289900;  1 drivers
v0x60000212f9f0_0 .net *"_ivl_20", 0 0, L_0x6000038acc40;  1 drivers
v0x60000212fa80_0 .net *"_ivl_22", 0 0, L_0x6000038acbd0;  1 drivers
v0x60000212fb10_0 .net *"_ivl_24", 0 0, L_0x6000038acb60;  1 drivers
v0x60000212fba0_0 .net *"_ivl_25", 31 0, L_0x6000022899a0;  1 drivers
L_0x14808b898 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000212fc30_0 .net *"_ivl_28", 15 0, L_0x14808b898;  1 drivers
L_0x14808b8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000212fcc0_0 .net/2u *"_ivl_29", 31 0, L_0x14808b8e0;  1 drivers
L_0x14808b778 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000212fd50_0 .net *"_ivl_3", 1 0, L_0x14808b778;  1 drivers
v0x60000212fde0_0 .net *"_ivl_31", 0 0, L_0x600002289a40;  1 drivers
L_0x14808b7c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000212fe70_0 .net/2u *"_ivl_4", 3 0, L_0x14808b7c0;  1 drivers
v0x60000212ff00_0 .net *"_ivl_6", 0 0, L_0x600002289720;  1 drivers
v0x600002128000_0 .net "do_clear", 0 0, L_0x6000038ae530;  1 drivers
v0x600002128090_0 .net "load_weight", 0 0, L_0x6000038ac230;  1 drivers
v0x600002128120_0 .net "weight_in", 7 0, L_0x6000022897c0;  1 drivers
L_0x600002289680 .concat [ 2 2 0 0], v0x60000214c480_0, L_0x14808b778;
L_0x600002289720 .cmp/eq 4, L_0x600002289680, L_0x14808b7c0;
L_0x600002289860 .cmp/eq 3, v0x60000215a250_0, L_0x14808b808;
L_0x600002289900 .cmp/eq 3, v0x60000215a250_0, L_0x14808b850;
L_0x6000022899a0 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808b898;
L_0x600002289a40 .cmp/eq 32, L_0x6000022899a0, L_0x14808b8e0;
S_0x160121090 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160148c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0b00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0b40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000212ebe0_0 .net *"_ivl_11", 0 0, L_0x600002289cc0;  1 drivers
v0x60000212ec70_0 .net *"_ivl_12", 15 0, L_0x600002289d60;  1 drivers
v0x60000212ed00_0 .net/s *"_ivl_4", 15 0, L_0x600002289ae0;  1 drivers
v0x60000212ed90_0 .net/s *"_ivl_6", 15 0, L_0x600002289b80;  1 drivers
v0x60000212ee20_0 .net/s "a_signed", 7 0, v0x60000212efd0_0;  1 drivers
v0x60000212eeb0_0 .net "act_in", 7 0, v0x60000212d9e0_0;  alias, 1 drivers
v0x60000212ef40_0 .var "act_out", 7 0;
v0x60000212efd0_0 .var "act_reg", 7 0;
v0x60000212f060_0 .net "clear_acc", 0 0, L_0x6000038ae530;  alias, 1 drivers
v0x60000212f0f0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000212f180_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x60000212f210_0 .net "load_weight", 0 0, L_0x6000038ac230;  alias, 1 drivers
v0x60000212f2a0_0 .net/s "product", 15 0, L_0x600002289c20;  1 drivers
v0x60000212f330_0 .net/s "product_ext", 31 0, L_0x600002289e00;  1 drivers
v0x60000212f3c0_0 .net "psum_in", 31 0, L_0x14808b220;  alias, 1 drivers
v0x60000212f450_0 .var "psum_out", 31 0;
v0x60000212f4e0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000212f570_0 .net/s "w_signed", 7 0, v0x60000212f690_0;  1 drivers
v0x60000212f600_0 .net "weight_in", 7 0, L_0x6000022897c0;  alias, 1 drivers
v0x60000212f690_0 .var "weight_reg", 7 0;
L_0x600002289ae0 .extend/s 16, v0x60000212efd0_0;
L_0x600002289b80 .extend/s 16, v0x60000212f690_0;
L_0x600002289c20 .arith/mult 16, L_0x600002289ae0, L_0x600002289b80;
L_0x600002289cc0 .part L_0x600002289c20, 15, 1;
LS_0x600002289d60_0_0 .concat [ 1 1 1 1], L_0x600002289cc0, L_0x600002289cc0, L_0x600002289cc0, L_0x600002289cc0;
LS_0x600002289d60_0_4 .concat [ 1 1 1 1], L_0x600002289cc0, L_0x600002289cc0, L_0x600002289cc0, L_0x600002289cc0;
LS_0x600002289d60_0_8 .concat [ 1 1 1 1], L_0x600002289cc0, L_0x600002289cc0, L_0x600002289cc0, L_0x600002289cc0;
LS_0x600002289d60_0_12 .concat [ 1 1 1 1], L_0x600002289cc0, L_0x600002289cc0, L_0x600002289cc0, L_0x600002289cc0;
L_0x600002289d60 .concat [ 4 4 4 4], LS_0x600002289d60_0_0, LS_0x600002289d60_0_4, LS_0x600002289d60_0_8, LS_0x600002289d60_0_12;
L_0x600002289e00 .concat [ 16 16 0 0], L_0x600002289c20, L_0x600002289d60;
S_0x160121200 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fcb00 .param/l "row" 1 10 213, +C4<01>;
S_0x16011e8d0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x160121200;
 .timescale 0 0;
P_0x6000009fcb80 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038a3950 .functor AND 1, v0x60000214c510_0, L_0x600002289f40, C4<1>, C4<1>;
L_0x6000038a3090 .functor AND 1, L_0x60000228a120, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038a2c30 .functor OR 1, L_0x60000228a080, L_0x6000038a3090, C4<0>, C4<0>;
L_0x6000038a27d0 .functor AND 1, L_0x14808d080, L_0x6000038a2c30, C4<1>, C4<1>;
L_0x6000038a2370 .functor AND 1, L_0x6000038a27d0, L_0x60000228a260, C4<1>, C4<1>;
v0x600002128cf0_0 .net *"_ivl_0", 2 0, L_0x600002289ea0;  1 drivers
L_0x14808b9b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002128d80_0 .net/2u *"_ivl_11", 2 0, L_0x14808b9b8;  1 drivers
v0x600002128e10_0 .net *"_ivl_13", 0 0, L_0x60000228a080;  1 drivers
L_0x14808ba00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002128ea0_0 .net/2u *"_ivl_15", 2 0, L_0x14808ba00;  1 drivers
v0x600002128f30_0 .net *"_ivl_17", 0 0, L_0x60000228a120;  1 drivers
v0x600002128fc0_0 .net *"_ivl_20", 0 0, L_0x6000038a3090;  1 drivers
v0x600002129050_0 .net *"_ivl_22", 0 0, L_0x6000038a2c30;  1 drivers
v0x6000021290e0_0 .net *"_ivl_24", 0 0, L_0x6000038a27d0;  1 drivers
v0x600002129170_0 .net *"_ivl_25", 31 0, L_0x60000228a1c0;  1 drivers
L_0x14808ba48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002129200_0 .net *"_ivl_28", 15 0, L_0x14808ba48;  1 drivers
L_0x14808ba90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002129290_0 .net/2u *"_ivl_29", 31 0, L_0x14808ba90;  1 drivers
L_0x14808b928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002129320_0 .net *"_ivl_3", 0 0, L_0x14808b928;  1 drivers
v0x6000021293b0_0 .net *"_ivl_31", 0 0, L_0x60000228a260;  1 drivers
L_0x14808b970 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002129440_0 .net/2u *"_ivl_4", 2 0, L_0x14808b970;  1 drivers
v0x6000021294d0_0 .net *"_ivl_6", 0 0, L_0x600002289f40;  1 drivers
v0x600002129560_0 .net "do_clear", 0 0, L_0x6000038a2370;  1 drivers
v0x6000021295f0_0 .net "load_weight", 0 0, L_0x6000038a3950;  1 drivers
v0x600002129680_0 .net "weight_in", 7 0, L_0x600002289fe0;  1 drivers
L_0x600002289ea0 .concat [ 2 1 0 0], v0x60000214c480_0, L_0x14808b928;
L_0x600002289f40 .cmp/eq 3, L_0x600002289ea0, L_0x14808b970;
L_0x60000228a080 .cmp/eq 3, v0x60000215a250_0, L_0x14808b9b8;
L_0x60000228a120 .cmp/eq 3, v0x60000215a250_0, L_0x14808ba00;
L_0x60000228a1c0 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808ba48;
L_0x60000228a260 .cmp/eq 32, L_0x60000228a1c0, L_0x14808ba90;
S_0x16011ea40 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16011e8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0b80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0bc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000021281b0_0 .net *"_ivl_11", 0 0, L_0x60000228a4e0;  1 drivers
v0x600002128240_0 .net *"_ivl_12", 15 0, L_0x60000228a580;  1 drivers
v0x6000021282d0_0 .net/s *"_ivl_4", 15 0, L_0x60000228a300;  1 drivers
v0x600002128360_0 .net/s *"_ivl_6", 15 0, L_0x60000228a3a0;  1 drivers
v0x6000021283f0_0 .net/s "a_signed", 7 0, v0x6000021285a0_0;  1 drivers
v0x600002128480_0 .net "act_in", 7 0, L_0x6000038adc70;  alias, 1 drivers
v0x600002128510_0 .var "act_out", 7 0;
v0x6000021285a0_0 .var "act_reg", 7 0;
v0x600002128630_0 .net "clear_acc", 0 0, L_0x6000038a2370;  alias, 1 drivers
v0x6000021286c0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002128750_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x6000021287e0_0 .net "load_weight", 0 0, L_0x6000038a3950;  alias, 1 drivers
v0x600002128870_0 .net/s "product", 15 0, L_0x60000228a440;  1 drivers
v0x600002128900_0 .net/s "product_ext", 31 0, L_0x60000228a620;  1 drivers
v0x600002128990_0 .net "psum_in", 31 0, v0x6000021233c0_0;  alias, 1 drivers
v0x600002128a20_0 .var "psum_out", 31 0;
v0x600002128ab0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002128b40_0 .net/s "w_signed", 7 0, v0x600002128c60_0;  1 drivers
v0x600002128bd0_0 .net "weight_in", 7 0, L_0x600002289fe0;  alias, 1 drivers
v0x600002128c60_0 .var "weight_reg", 7 0;
L_0x60000228a300 .extend/s 16, v0x6000021285a0_0;
L_0x60000228a3a0 .extend/s 16, v0x600002128c60_0;
L_0x60000228a440 .arith/mult 16, L_0x60000228a300, L_0x60000228a3a0;
L_0x60000228a4e0 .part L_0x60000228a440, 15, 1;
LS_0x60000228a580_0_0 .concat [ 1 1 1 1], L_0x60000228a4e0, L_0x60000228a4e0, L_0x60000228a4e0, L_0x60000228a4e0;
LS_0x60000228a580_0_4 .concat [ 1 1 1 1], L_0x60000228a4e0, L_0x60000228a4e0, L_0x60000228a4e0, L_0x60000228a4e0;
LS_0x60000228a580_0_8 .concat [ 1 1 1 1], L_0x60000228a4e0, L_0x60000228a4e0, L_0x60000228a4e0, L_0x60000228a4e0;
LS_0x60000228a580_0_12 .concat [ 1 1 1 1], L_0x60000228a4e0, L_0x60000228a4e0, L_0x60000228a4e0, L_0x60000228a4e0;
L_0x60000228a580 .concat [ 4 4 4 4], LS_0x60000228a580_0_0, LS_0x60000228a580_0_4, LS_0x60000228a580_0_8, LS_0x60000228a580_0_12;
L_0x60000228a620 .concat [ 16 16 0 0], L_0x60000228a440, L_0x60000228a580;
S_0x16011ebb0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x160121200;
 .timescale 0 0;
P_0x6000009fc9c0 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038a1650 .functor AND 1, v0x60000214c510_0, L_0x60000228a760, C4<1>, C4<1>;
L_0x6000038a11f0 .functor AND 1, L_0x60000228a940, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038a0d90 .functor OR 1, L_0x60000228a8a0, L_0x6000038a11f0, C4<0>, C4<0>;
L_0x6000038a0930 .functor AND 1, L_0x14808d080, L_0x6000038a0d90, C4<1>, C4<1>;
L_0x6000038a04d0 .functor AND 1, L_0x6000038a0930, L_0x60000228aa80, C4<1>, C4<1>;
v0x60000212a250_0 .net *"_ivl_0", 2 0, L_0x60000228a6c0;  1 drivers
L_0x14808bb68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000212a2e0_0 .net/2u *"_ivl_11", 2 0, L_0x14808bb68;  1 drivers
v0x60000212a370_0 .net *"_ivl_13", 0 0, L_0x60000228a8a0;  1 drivers
L_0x14808bbb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000212a400_0 .net/2u *"_ivl_15", 2 0, L_0x14808bbb0;  1 drivers
v0x60000212a490_0 .net *"_ivl_17", 0 0, L_0x60000228a940;  1 drivers
v0x60000212a520_0 .net *"_ivl_20", 0 0, L_0x6000038a11f0;  1 drivers
v0x60000212a5b0_0 .net *"_ivl_22", 0 0, L_0x6000038a0d90;  1 drivers
v0x60000212a640_0 .net *"_ivl_24", 0 0, L_0x6000038a0930;  1 drivers
v0x60000212a6d0_0 .net *"_ivl_25", 31 0, L_0x60000228a9e0;  1 drivers
L_0x14808bbf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000212a760_0 .net *"_ivl_28", 15 0, L_0x14808bbf8;  1 drivers
L_0x14808bc40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000212a7f0_0 .net/2u *"_ivl_29", 31 0, L_0x14808bc40;  1 drivers
L_0x14808bad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000212a880_0 .net *"_ivl_3", 0 0, L_0x14808bad8;  1 drivers
v0x60000212a910_0 .net *"_ivl_31", 0 0, L_0x60000228aa80;  1 drivers
L_0x14808bb20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000212a9a0_0 .net/2u *"_ivl_4", 2 0, L_0x14808bb20;  1 drivers
v0x60000212aa30_0 .net *"_ivl_6", 0 0, L_0x60000228a760;  1 drivers
v0x60000212aac0_0 .net "do_clear", 0 0, L_0x6000038a04d0;  1 drivers
v0x60000212ab50_0 .net "load_weight", 0 0, L_0x6000038a1650;  1 drivers
v0x60000212abe0_0 .net "weight_in", 7 0, L_0x60000228a800;  1 drivers
L_0x60000228a6c0 .concat [ 2 1 0 0], v0x60000214c480_0, L_0x14808bad8;
L_0x60000228a760 .cmp/eq 3, L_0x60000228a6c0, L_0x14808bb20;
L_0x60000228a8a0 .cmp/eq 3, v0x60000215a250_0, L_0x14808bb68;
L_0x60000228a940 .cmp/eq 3, v0x60000215a250_0, L_0x14808bbb0;
L_0x60000228a9e0 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808bbf8;
L_0x60000228aa80 .cmp/eq 32, L_0x60000228a9e0, L_0x14808bc40;
S_0x16011c280 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16011ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0c00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0c40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002129710_0 .net *"_ivl_11", 0 0, L_0x60000228ad00;  1 drivers
v0x6000021297a0_0 .net *"_ivl_12", 15 0, L_0x60000228ada0;  1 drivers
v0x600002129830_0 .net/s *"_ivl_4", 15 0, L_0x60000228ab20;  1 drivers
v0x6000021298c0_0 .net/s *"_ivl_6", 15 0, L_0x60000228abc0;  1 drivers
v0x600002129950_0 .net/s "a_signed", 7 0, v0x600002129b00_0;  1 drivers
v0x6000021299e0_0 .net "act_in", 7 0, v0x600002128510_0;  alias, 1 drivers
v0x600002129a70_0 .var "act_out", 7 0;
v0x600002129b00_0 .var "act_reg", 7 0;
v0x600002129b90_0 .net "clear_acc", 0 0, L_0x6000038a04d0;  alias, 1 drivers
v0x600002129c20_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002129cb0_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x600002129d40_0 .net "load_weight", 0 0, L_0x6000038a1650;  alias, 1 drivers
v0x600002129dd0_0 .net/s "product", 15 0, L_0x60000228ac60;  1 drivers
v0x600002129e60_0 .net/s "product_ext", 31 0, L_0x60000228ae40;  1 drivers
v0x600002129ef0_0 .net "psum_in", 31 0, v0x60000212c990_0;  alias, 1 drivers
v0x600002129f80_0 .var "psum_out", 31 0;
v0x60000212a010_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000212a0a0_0 .net/s "w_signed", 7 0, v0x60000212a1c0_0;  1 drivers
v0x60000212a130_0 .net "weight_in", 7 0, L_0x60000228a800;  alias, 1 drivers
v0x60000212a1c0_0 .var "weight_reg", 7 0;
L_0x60000228ab20 .extend/s 16, v0x600002129b00_0;
L_0x60000228abc0 .extend/s 16, v0x60000212a1c0_0;
L_0x60000228ac60 .arith/mult 16, L_0x60000228ab20, L_0x60000228abc0;
L_0x60000228ad00 .part L_0x60000228ac60, 15, 1;
LS_0x60000228ada0_0_0 .concat [ 1 1 1 1], L_0x60000228ad00, L_0x60000228ad00, L_0x60000228ad00, L_0x60000228ad00;
LS_0x60000228ada0_0_4 .concat [ 1 1 1 1], L_0x60000228ad00, L_0x60000228ad00, L_0x60000228ad00, L_0x60000228ad00;
LS_0x60000228ada0_0_8 .concat [ 1 1 1 1], L_0x60000228ad00, L_0x60000228ad00, L_0x60000228ad00, L_0x60000228ad00;
LS_0x60000228ada0_0_12 .concat [ 1 1 1 1], L_0x60000228ad00, L_0x60000228ad00, L_0x60000228ad00, L_0x60000228ad00;
L_0x60000228ada0 .concat [ 4 4 4 4], LS_0x60000228ada0_0_0, LS_0x60000228ada0_0_4, LS_0x60000228ada0_0_8, LS_0x60000228ada0_0_12;
L_0x60000228ae40 .concat [ 16 16 0 0], L_0x60000228ac60, L_0x60000228ada0;
S_0x16011c3f0 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x160121200;
 .timescale 0 0;
P_0x6000009fcd40 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038a0380 .functor AND 1, v0x60000214c510_0, L_0x60000228af80, C4<1>, C4<1>;
L_0x6000038a34f0 .functor AND 1, L_0x60000228b160, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038a02a0 .functor OR 1, L_0x60000228b0c0, L_0x6000038a34f0, C4<0>, C4<0>;
L_0x6000038a0310 .functor AND 1, L_0x14808d080, L_0x6000038a02a0, C4<1>, C4<1>;
L_0x600003889180 .functor AND 1, L_0x6000038a0310, L_0x60000228b2a0, C4<1>, C4<1>;
v0x60000212b7b0_0 .net *"_ivl_0", 3 0, L_0x60000228aee0;  1 drivers
L_0x14808bd18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000212b840_0 .net/2u *"_ivl_11", 2 0, L_0x14808bd18;  1 drivers
v0x60000212b8d0_0 .net *"_ivl_13", 0 0, L_0x60000228b0c0;  1 drivers
L_0x14808bd60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000212b960_0 .net/2u *"_ivl_15", 2 0, L_0x14808bd60;  1 drivers
v0x60000212b9f0_0 .net *"_ivl_17", 0 0, L_0x60000228b160;  1 drivers
v0x60000212ba80_0 .net *"_ivl_20", 0 0, L_0x6000038a34f0;  1 drivers
v0x60000212bb10_0 .net *"_ivl_22", 0 0, L_0x6000038a02a0;  1 drivers
v0x60000212bba0_0 .net *"_ivl_24", 0 0, L_0x6000038a0310;  1 drivers
v0x60000212bc30_0 .net *"_ivl_25", 31 0, L_0x60000228b200;  1 drivers
L_0x14808bda8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000212bcc0_0 .net *"_ivl_28", 15 0, L_0x14808bda8;  1 drivers
L_0x14808bdf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000212bd50_0 .net/2u *"_ivl_29", 31 0, L_0x14808bdf0;  1 drivers
L_0x14808bc88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000212bde0_0 .net *"_ivl_3", 1 0, L_0x14808bc88;  1 drivers
v0x60000212be70_0 .net *"_ivl_31", 0 0, L_0x60000228b2a0;  1 drivers
L_0x14808bcd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000212bf00_0 .net/2u *"_ivl_4", 3 0, L_0x14808bcd0;  1 drivers
v0x600002154000_0 .net *"_ivl_6", 0 0, L_0x60000228af80;  1 drivers
v0x600002154090_0 .net "do_clear", 0 0, L_0x600003889180;  1 drivers
v0x600002154120_0 .net "load_weight", 0 0, L_0x6000038a0380;  1 drivers
v0x6000021541b0_0 .net "weight_in", 7 0, L_0x60000228b020;  1 drivers
L_0x60000228aee0 .concat [ 2 2 0 0], v0x60000214c480_0, L_0x14808bc88;
L_0x60000228af80 .cmp/eq 4, L_0x60000228aee0, L_0x14808bcd0;
L_0x60000228b0c0 .cmp/eq 3, v0x60000215a250_0, L_0x14808bd18;
L_0x60000228b160 .cmp/eq 3, v0x60000215a250_0, L_0x14808bd60;
L_0x60000228b200 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808bda8;
L_0x60000228b2a0 .cmp/eq 32, L_0x60000228b200, L_0x14808bdf0;
S_0x16011c560 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16011c3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0d00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0d40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000212ac70_0 .net *"_ivl_11", 0 0, L_0x60000228b520;  1 drivers
v0x60000212ad00_0 .net *"_ivl_12", 15 0, L_0x60000228b5c0;  1 drivers
v0x60000212ad90_0 .net/s *"_ivl_4", 15 0, L_0x60000228b340;  1 drivers
v0x60000212ae20_0 .net/s *"_ivl_6", 15 0, L_0x60000228b3e0;  1 drivers
v0x60000212aeb0_0 .net/s "a_signed", 7 0, v0x60000212b060_0;  1 drivers
v0x60000212af40_0 .net "act_in", 7 0, v0x600002129a70_0;  alias, 1 drivers
v0x60000212afd0_0 .var "act_out", 7 0;
v0x60000212b060_0 .var "act_reg", 7 0;
v0x60000212b0f0_0 .net "clear_acc", 0 0, L_0x600003889180;  alias, 1 drivers
v0x60000212b180_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000212b210_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x60000212b2a0_0 .net "load_weight", 0 0, L_0x6000038a0380;  alias, 1 drivers
v0x60000212b330_0 .net/s "product", 15 0, L_0x60000228b480;  1 drivers
v0x60000212b3c0_0 .net/s "product_ext", 31 0, L_0x60000228b660;  1 drivers
v0x60000212b450_0 .net "psum_in", 31 0, v0x60000212def0_0;  alias, 1 drivers
v0x60000212b4e0_0 .var "psum_out", 31 0;
v0x60000212b570_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000212b600_0 .net/s "w_signed", 7 0, v0x60000212b720_0;  1 drivers
v0x60000212b690_0 .net "weight_in", 7 0, L_0x60000228b020;  alias, 1 drivers
v0x60000212b720_0 .var "weight_reg", 7 0;
L_0x60000228b340 .extend/s 16, v0x60000212b060_0;
L_0x60000228b3e0 .extend/s 16, v0x60000212b720_0;
L_0x60000228b480 .arith/mult 16, L_0x60000228b340, L_0x60000228b3e0;
L_0x60000228b520 .part L_0x60000228b480, 15, 1;
LS_0x60000228b5c0_0_0 .concat [ 1 1 1 1], L_0x60000228b520, L_0x60000228b520, L_0x60000228b520, L_0x60000228b520;
LS_0x60000228b5c0_0_4 .concat [ 1 1 1 1], L_0x60000228b520, L_0x60000228b520, L_0x60000228b520, L_0x60000228b520;
LS_0x60000228b5c0_0_8 .concat [ 1 1 1 1], L_0x60000228b520, L_0x60000228b520, L_0x60000228b520, L_0x60000228b520;
LS_0x60000228b5c0_0_12 .concat [ 1 1 1 1], L_0x60000228b520, L_0x60000228b520, L_0x60000228b520, L_0x60000228b520;
L_0x60000228b5c0 .concat [ 4 4 4 4], LS_0x60000228b5c0_0_0, LS_0x60000228b5c0_0_4, LS_0x60000228b5c0_0_8, LS_0x60000228b5c0_0_12;
L_0x60000228b660 .concat [ 16 16 0 0], L_0x60000228b480, L_0x60000228b5c0;
S_0x160148d90 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x160121200;
 .timescale 0 0;
P_0x6000009fce40 .param/l "col" 1 10 214, +C4<011>;
L_0x60000388b2c0 .functor AND 1, v0x60000214c510_0, L_0x60000228b7a0, C4<1>, C4<1>;
L_0x60000388ae60 .functor AND 1, L_0x60000228b980, v0x600002142f40_0, C4<1>, C4<1>;
L_0x60000388aa00 .functor OR 1, L_0x60000228b8e0, L_0x60000388ae60, C4<0>, C4<0>;
L_0x60000388a5a0 .functor AND 1, L_0x14808d080, L_0x60000388aa00, C4<1>, C4<1>;
L_0x60000388a140 .functor AND 1, L_0x60000388a5a0, L_0x60000228bac0, C4<1>, C4<1>;
v0x600002154d80_0 .net *"_ivl_0", 3 0, L_0x60000228b700;  1 drivers
L_0x14808bec8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002154e10_0 .net/2u *"_ivl_11", 2 0, L_0x14808bec8;  1 drivers
v0x600002154ea0_0 .net *"_ivl_13", 0 0, L_0x60000228b8e0;  1 drivers
L_0x14808bf10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002154f30_0 .net/2u *"_ivl_15", 2 0, L_0x14808bf10;  1 drivers
v0x600002154fc0_0 .net *"_ivl_17", 0 0, L_0x60000228b980;  1 drivers
v0x600002155050_0 .net *"_ivl_20", 0 0, L_0x60000388ae60;  1 drivers
v0x6000021550e0_0 .net *"_ivl_22", 0 0, L_0x60000388aa00;  1 drivers
v0x600002155170_0 .net *"_ivl_24", 0 0, L_0x60000388a5a0;  1 drivers
v0x600002155200_0 .net *"_ivl_25", 31 0, L_0x60000228ba20;  1 drivers
L_0x14808bf58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002155290_0 .net *"_ivl_28", 15 0, L_0x14808bf58;  1 drivers
L_0x14808bfa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002155320_0 .net/2u *"_ivl_29", 31 0, L_0x14808bfa0;  1 drivers
L_0x14808be38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000021553b0_0 .net *"_ivl_3", 1 0, L_0x14808be38;  1 drivers
v0x600002155440_0 .net *"_ivl_31", 0 0, L_0x60000228bac0;  1 drivers
L_0x14808be80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000021554d0_0 .net/2u *"_ivl_4", 3 0, L_0x14808be80;  1 drivers
v0x600002155560_0 .net *"_ivl_6", 0 0, L_0x60000228b7a0;  1 drivers
v0x6000021555f0_0 .net "do_clear", 0 0, L_0x60000388a140;  1 drivers
v0x600002155680_0 .net "load_weight", 0 0, L_0x60000388b2c0;  1 drivers
v0x600002155710_0 .net "weight_in", 7 0, L_0x60000228b840;  1 drivers
L_0x60000228b700 .concat [ 2 2 0 0], v0x60000214c480_0, L_0x14808be38;
L_0x60000228b7a0 .cmp/eq 4, L_0x60000228b700, L_0x14808be80;
L_0x60000228b8e0 .cmp/eq 3, v0x60000215a250_0, L_0x14808bec8;
L_0x60000228b980 .cmp/eq 3, v0x60000215a250_0, L_0x14808bf10;
L_0x60000228ba20 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808bf58;
L_0x60000228bac0 .cmp/eq 32, L_0x60000228ba20, L_0x14808bfa0;
S_0x160148f00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160148d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0d80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0dc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002154240_0 .net *"_ivl_11", 0 0, L_0x60000228bd40;  1 drivers
v0x6000021542d0_0 .net *"_ivl_12", 15 0, L_0x60000228bde0;  1 drivers
v0x600002154360_0 .net/s *"_ivl_4", 15 0, L_0x60000228bb60;  1 drivers
v0x6000021543f0_0 .net/s *"_ivl_6", 15 0, L_0x60000228bc00;  1 drivers
v0x600002154480_0 .net/s "a_signed", 7 0, v0x600002154630_0;  1 drivers
v0x600002154510_0 .net "act_in", 7 0, v0x60000212afd0_0;  alias, 1 drivers
v0x6000021545a0_0 .var "act_out", 7 0;
v0x600002154630_0 .var "act_reg", 7 0;
v0x6000021546c0_0 .net "clear_acc", 0 0, L_0x60000388a140;  alias, 1 drivers
v0x600002154750_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021547e0_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x600002154870_0 .net "load_weight", 0 0, L_0x60000388b2c0;  alias, 1 drivers
v0x600002154900_0 .net/s "product", 15 0, L_0x60000228bca0;  1 drivers
v0x600002154990_0 .net/s "product_ext", 31 0, L_0x60000228be80;  1 drivers
v0x600002154a20_0 .net "psum_in", 31 0, v0x60000212f450_0;  alias, 1 drivers
v0x600002154ab0_0 .var "psum_out", 31 0;
v0x600002154b40_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002154bd0_0 .net/s "w_signed", 7 0, v0x600002154cf0_0;  1 drivers
v0x600002154c60_0 .net "weight_in", 7 0, L_0x60000228b840;  alias, 1 drivers
v0x600002154cf0_0 .var "weight_reg", 7 0;
L_0x60000228bb60 .extend/s 16, v0x600002154630_0;
L_0x60000228bc00 .extend/s 16, v0x600002154cf0_0;
L_0x60000228bca0 .arith/mult 16, L_0x60000228bb60, L_0x60000228bc00;
L_0x60000228bd40 .part L_0x60000228bca0, 15, 1;
LS_0x60000228bde0_0_0 .concat [ 1 1 1 1], L_0x60000228bd40, L_0x60000228bd40, L_0x60000228bd40, L_0x60000228bd40;
LS_0x60000228bde0_0_4 .concat [ 1 1 1 1], L_0x60000228bd40, L_0x60000228bd40, L_0x60000228bd40, L_0x60000228bd40;
LS_0x60000228bde0_0_8 .concat [ 1 1 1 1], L_0x60000228bd40, L_0x60000228bd40, L_0x60000228bd40, L_0x60000228bd40;
LS_0x60000228bde0_0_12 .concat [ 1 1 1 1], L_0x60000228bd40, L_0x60000228bd40, L_0x60000228bd40, L_0x60000228bd40;
L_0x60000228bde0 .concat [ 4 4 4 4], LS_0x60000228bde0_0_0, LS_0x60000228bde0_0_4, LS_0x60000228bde0_0_8, LS_0x60000228bde0_0_12;
L_0x60000228be80 .concat [ 16 16 0 0], L_0x60000228bca0, L_0x60000228bde0;
S_0x160119c30 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fcf40 .param/l "row" 1 10 213, +C4<010>;
S_0x160119da0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x160119c30;
 .timescale 0 0;
P_0x6000009fcfc0 .param/l "col" 1 10 214, +C4<00>;
L_0x600003889810 .functor AND 1, v0x60000214c510_0, L_0x6000022b4000, C4<1>, C4<1>;
L_0x6000038897a0 .functor AND 1, L_0x6000022b41e0, v0x600002142f40_0, C4<1>, C4<1>;
L_0x600003889730 .functor OR 1, L_0x6000022b4140, L_0x6000038897a0, C4<0>, C4<0>;
L_0x600003889650 .functor AND 1, L_0x14808d080, L_0x600003889730, C4<1>, C4<1>;
L_0x6000038896c0 .functor AND 1, L_0x600003889650, L_0x6000022b4320, C4<1>, C4<1>;
v0x6000021562e0_0 .net *"_ivl_0", 2 0, L_0x60000228bf20;  1 drivers
L_0x14808c078 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002156370_0 .net/2u *"_ivl_11", 2 0, L_0x14808c078;  1 drivers
v0x600002156400_0 .net *"_ivl_13", 0 0, L_0x6000022b4140;  1 drivers
L_0x14808c0c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002156490_0 .net/2u *"_ivl_15", 2 0, L_0x14808c0c0;  1 drivers
v0x600002156520_0 .net *"_ivl_17", 0 0, L_0x6000022b41e0;  1 drivers
v0x6000021565b0_0 .net *"_ivl_20", 0 0, L_0x6000038897a0;  1 drivers
v0x600002156640_0 .net *"_ivl_22", 0 0, L_0x600003889730;  1 drivers
v0x6000021566d0_0 .net *"_ivl_24", 0 0, L_0x600003889650;  1 drivers
v0x600002156760_0 .net *"_ivl_25", 31 0, L_0x6000022b4280;  1 drivers
L_0x14808c108 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021567f0_0 .net *"_ivl_28", 15 0, L_0x14808c108;  1 drivers
L_0x14808c150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002156880_0 .net/2u *"_ivl_29", 31 0, L_0x14808c150;  1 drivers
L_0x14808bfe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002156910_0 .net *"_ivl_3", 0 0, L_0x14808bfe8;  1 drivers
v0x6000021569a0_0 .net *"_ivl_31", 0 0, L_0x6000022b4320;  1 drivers
L_0x14808c030 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002156a30_0 .net/2u *"_ivl_4", 2 0, L_0x14808c030;  1 drivers
v0x600002156ac0_0 .net *"_ivl_6", 0 0, L_0x6000022b4000;  1 drivers
v0x600002156b50_0 .net "do_clear", 0 0, L_0x6000038896c0;  1 drivers
v0x600002156be0_0 .net "load_weight", 0 0, L_0x600003889810;  1 drivers
v0x600002156c70_0 .net "weight_in", 7 0, L_0x6000022b40a0;  1 drivers
L_0x60000228bf20 .concat [ 2 1 0 0], v0x60000214c480_0, L_0x14808bfe8;
L_0x6000022b4000 .cmp/eq 3, L_0x60000228bf20, L_0x14808c030;
L_0x6000022b4140 .cmp/eq 3, v0x60000215a250_0, L_0x14808c078;
L_0x6000022b41e0 .cmp/eq 3, v0x60000215a250_0, L_0x14808c0c0;
L_0x6000022b4280 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808c108;
L_0x6000022b4320 .cmp/eq 32, L_0x6000022b4280, L_0x14808c150;
S_0x160119f10 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160119da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0e00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0e40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000021557a0_0 .net *"_ivl_11", 0 0, L_0x6000022b45a0;  1 drivers
v0x600002155830_0 .net *"_ivl_12", 15 0, L_0x6000022b4640;  1 drivers
v0x6000021558c0_0 .net/s *"_ivl_4", 15 0, L_0x6000022b43c0;  1 drivers
v0x600002155950_0 .net/s *"_ivl_6", 15 0, L_0x6000022b4460;  1 drivers
v0x6000021559e0_0 .net/s "a_signed", 7 0, v0x600002155b90_0;  1 drivers
v0x600002155a70_0 .net "act_in", 7 0, L_0x6000038adce0;  alias, 1 drivers
v0x600002155b00_0 .var "act_out", 7 0;
v0x600002155b90_0 .var "act_reg", 7 0;
v0x600002155c20_0 .net "clear_acc", 0 0, L_0x6000038896c0;  alias, 1 drivers
v0x600002155cb0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002155d40_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x600002155dd0_0 .net "load_weight", 0 0, L_0x600003889810;  alias, 1 drivers
v0x600002155e60_0 .net/s "product", 15 0, L_0x6000022b4500;  1 drivers
v0x600002155ef0_0 .net/s "product_ext", 31 0, L_0x6000022b46e0;  1 drivers
v0x600002155f80_0 .net "psum_in", 31 0, v0x600002128a20_0;  alias, 1 drivers
v0x600002156010_0 .var "psum_out", 31 0;
v0x6000021560a0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002156130_0 .net/s "w_signed", 7 0, v0x600002156250_0;  1 drivers
v0x6000021561c0_0 .net "weight_in", 7 0, L_0x6000022b40a0;  alias, 1 drivers
v0x600002156250_0 .var "weight_reg", 7 0;
L_0x6000022b43c0 .extend/s 16, v0x600002155b90_0;
L_0x6000022b4460 .extend/s 16, v0x600002156250_0;
L_0x6000022b4500 .arith/mult 16, L_0x6000022b43c0, L_0x6000022b4460;
L_0x6000022b45a0 .part L_0x6000022b4500, 15, 1;
LS_0x6000022b4640_0_0 .concat [ 1 1 1 1], L_0x6000022b45a0, L_0x6000022b45a0, L_0x6000022b45a0, L_0x6000022b45a0;
LS_0x6000022b4640_0_4 .concat [ 1 1 1 1], L_0x6000022b45a0, L_0x6000022b45a0, L_0x6000022b45a0, L_0x6000022b45a0;
LS_0x6000022b4640_0_8 .concat [ 1 1 1 1], L_0x6000022b45a0, L_0x6000022b45a0, L_0x6000022b45a0, L_0x6000022b45a0;
LS_0x6000022b4640_0_12 .concat [ 1 1 1 1], L_0x6000022b45a0, L_0x6000022b45a0, L_0x6000022b45a0, L_0x6000022b45a0;
L_0x6000022b4640 .concat [ 4 4 4 4], LS_0x6000022b4640_0_0, LS_0x6000022b4640_0_4, LS_0x6000022b4640_0_8, LS_0x6000022b4640_0_12;
L_0x6000022b46e0 .concat [ 16 16 0 0], L_0x6000022b4500, L_0x6000022b4640;
S_0x160113340 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x160119c30;
 .timescale 0 0;
P_0x6000009fd0c0 .param/l "col" 1 10 214, +C4<01>;
L_0x600003888fc0 .functor AND 1, v0x60000214c510_0, L_0x6000022b4820, C4<1>, C4<1>;
L_0x600003889030 .functor AND 1, L_0x6000022b4a00, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038890a0 .functor OR 1, L_0x6000022b4960, L_0x600003889030, C4<0>, C4<0>;
L_0x600003889110 .functor AND 1, L_0x14808d080, L_0x6000038890a0, C4<1>, C4<1>;
L_0x600003888c40 .functor AND 1, L_0x600003889110, L_0x6000022b4b40, C4<1>, C4<1>;
v0x600002157840_0 .net *"_ivl_0", 2 0, L_0x6000022b4780;  1 drivers
L_0x14808c228 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000021578d0_0 .net/2u *"_ivl_11", 2 0, L_0x14808c228;  1 drivers
v0x600002157960_0 .net *"_ivl_13", 0 0, L_0x6000022b4960;  1 drivers
L_0x14808c270 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000021579f0_0 .net/2u *"_ivl_15", 2 0, L_0x14808c270;  1 drivers
v0x600002157a80_0 .net *"_ivl_17", 0 0, L_0x6000022b4a00;  1 drivers
v0x600002157b10_0 .net *"_ivl_20", 0 0, L_0x600003889030;  1 drivers
v0x600002157ba0_0 .net *"_ivl_22", 0 0, L_0x6000038890a0;  1 drivers
v0x600002157c30_0 .net *"_ivl_24", 0 0, L_0x600003889110;  1 drivers
v0x600002157cc0_0 .net *"_ivl_25", 31 0, L_0x6000022b4aa0;  1 drivers
L_0x14808c2b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002157d50_0 .net *"_ivl_28", 15 0, L_0x14808c2b8;  1 drivers
L_0x14808c300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002157de0_0 .net/2u *"_ivl_29", 31 0, L_0x14808c300;  1 drivers
L_0x14808c198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002157e70_0 .net *"_ivl_3", 0 0, L_0x14808c198;  1 drivers
v0x600002157f00_0 .net *"_ivl_31", 0 0, L_0x6000022b4b40;  1 drivers
L_0x14808c1e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002150000_0 .net/2u *"_ivl_4", 2 0, L_0x14808c1e0;  1 drivers
v0x600002150090_0 .net *"_ivl_6", 0 0, L_0x6000022b4820;  1 drivers
v0x600002150120_0 .net "do_clear", 0 0, L_0x600003888c40;  1 drivers
v0x6000021501b0_0 .net "load_weight", 0 0, L_0x600003888fc0;  1 drivers
v0x600002150240_0 .net "weight_in", 7 0, L_0x6000022b48c0;  1 drivers
L_0x6000022b4780 .concat [ 2 1 0 0], v0x60000214c480_0, L_0x14808c198;
L_0x6000022b4820 .cmp/eq 3, L_0x6000022b4780, L_0x14808c1e0;
L_0x6000022b4960 .cmp/eq 3, v0x60000215a250_0, L_0x14808c228;
L_0x6000022b4a00 .cmp/eq 3, v0x60000215a250_0, L_0x14808c270;
L_0x6000022b4aa0 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808c2b8;
L_0x6000022b4b40 .cmp/eq 32, L_0x6000022b4aa0, L_0x14808c300;
S_0x1601134b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160113340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0e80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0ec0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002156d00_0 .net *"_ivl_11", 0 0, L_0x6000022b4dc0;  1 drivers
v0x600002156d90_0 .net *"_ivl_12", 15 0, L_0x6000022b4e60;  1 drivers
v0x600002156e20_0 .net/s *"_ivl_4", 15 0, L_0x6000022b4be0;  1 drivers
v0x600002156eb0_0 .net/s *"_ivl_6", 15 0, L_0x6000022b4c80;  1 drivers
v0x600002156f40_0 .net/s "a_signed", 7 0, v0x6000021570f0_0;  1 drivers
v0x600002156fd0_0 .net "act_in", 7 0, v0x600002155b00_0;  alias, 1 drivers
v0x600002157060_0 .var "act_out", 7 0;
v0x6000021570f0_0 .var "act_reg", 7 0;
v0x600002157180_0 .net "clear_acc", 0 0, L_0x600003888c40;  alias, 1 drivers
v0x600002157210_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021572a0_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x600002157330_0 .net "load_weight", 0 0, L_0x600003888fc0;  alias, 1 drivers
v0x6000021573c0_0 .net/s "product", 15 0, L_0x6000022b4d20;  1 drivers
v0x600002157450_0 .net/s "product_ext", 31 0, L_0x6000022b4f00;  1 drivers
v0x6000021574e0_0 .net "psum_in", 31 0, v0x600002129f80_0;  alias, 1 drivers
v0x600002157570_0 .var "psum_out", 31 0;
v0x600002157600_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002157690_0 .net/s "w_signed", 7 0, v0x6000021577b0_0;  1 drivers
v0x600002157720_0 .net "weight_in", 7 0, L_0x6000022b48c0;  alias, 1 drivers
v0x6000021577b0_0 .var "weight_reg", 7 0;
L_0x6000022b4be0 .extend/s 16, v0x6000021570f0_0;
L_0x6000022b4c80 .extend/s 16, v0x6000021577b0_0;
L_0x6000022b4d20 .arith/mult 16, L_0x6000022b4be0, L_0x6000022b4c80;
L_0x6000022b4dc0 .part L_0x6000022b4d20, 15, 1;
LS_0x6000022b4e60_0_0 .concat [ 1 1 1 1], L_0x6000022b4dc0, L_0x6000022b4dc0, L_0x6000022b4dc0, L_0x6000022b4dc0;
LS_0x6000022b4e60_0_4 .concat [ 1 1 1 1], L_0x6000022b4dc0, L_0x6000022b4dc0, L_0x6000022b4dc0, L_0x6000022b4dc0;
LS_0x6000022b4e60_0_8 .concat [ 1 1 1 1], L_0x6000022b4dc0, L_0x6000022b4dc0, L_0x6000022b4dc0, L_0x6000022b4dc0;
LS_0x6000022b4e60_0_12 .concat [ 1 1 1 1], L_0x6000022b4dc0, L_0x6000022b4dc0, L_0x6000022b4dc0, L_0x6000022b4dc0;
L_0x6000022b4e60 .concat [ 4 4 4 4], LS_0x6000022b4e60_0_0, LS_0x6000022b4e60_0_4, LS_0x6000022b4e60_0_8, LS_0x6000022b4e60_0_12;
L_0x6000022b4f00 .concat [ 16 16 0 0], L_0x6000022b4d20, L_0x6000022b4e60;
S_0x160113620 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x160119c30;
 .timescale 0 0;
P_0x6000009fd1c0 .param/l "col" 1 10 214, +C4<010>;
L_0x600003888e00 .functor AND 1, v0x60000214c510_0, L_0x6000022b5040, C4<1>, C4<1>;
L_0x600003888e70 .functor AND 1, L_0x6000022b52c0, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038d4000 .functor OR 1, L_0x6000022b5220, L_0x600003888e70, C4<0>, C4<0>;
L_0x6000038d4070 .functor AND 1, L_0x14808d080, L_0x6000038d4000, C4<1>, C4<1>;
L_0x6000038d40e0 .functor AND 1, L_0x6000038d4070, L_0x6000022b5400, C4<1>, C4<1>;
v0x600002150e10_0 .net *"_ivl_0", 3 0, L_0x6000022b4fa0;  1 drivers
L_0x14808c3d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002150ea0_0 .net/2u *"_ivl_11", 2 0, L_0x14808c3d8;  1 drivers
v0x600002150f30_0 .net *"_ivl_13", 0 0, L_0x6000022b5220;  1 drivers
L_0x14808c420 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002150fc0_0 .net/2u *"_ivl_15", 2 0, L_0x14808c420;  1 drivers
v0x600002151050_0 .net *"_ivl_17", 0 0, L_0x6000022b52c0;  1 drivers
v0x6000021510e0_0 .net *"_ivl_20", 0 0, L_0x600003888e70;  1 drivers
v0x600002151170_0 .net *"_ivl_22", 0 0, L_0x6000038d4000;  1 drivers
v0x600002151200_0 .net *"_ivl_24", 0 0, L_0x6000038d4070;  1 drivers
v0x600002151290_0 .net *"_ivl_25", 31 0, L_0x6000022b5360;  1 drivers
L_0x14808c468 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002151320_0 .net *"_ivl_28", 15 0, L_0x14808c468;  1 drivers
L_0x14808c4b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021513b0_0 .net/2u *"_ivl_29", 31 0, L_0x14808c4b0;  1 drivers
L_0x14808c348 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002151440_0 .net *"_ivl_3", 1 0, L_0x14808c348;  1 drivers
v0x6000021514d0_0 .net *"_ivl_31", 0 0, L_0x6000022b5400;  1 drivers
L_0x14808c390 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002151560_0 .net/2u *"_ivl_4", 3 0, L_0x14808c390;  1 drivers
v0x6000021515f0_0 .net *"_ivl_6", 0 0, L_0x6000022b5040;  1 drivers
v0x600002151680_0 .net "do_clear", 0 0, L_0x6000038d40e0;  1 drivers
v0x600002151710_0 .net "load_weight", 0 0, L_0x600003888e00;  1 drivers
v0x6000021517a0_0 .net "weight_in", 7 0, L_0x6000022b50e0;  1 drivers
L_0x6000022b4fa0 .concat [ 2 2 0 0], v0x60000214c480_0, L_0x14808c348;
L_0x6000022b5040 .cmp/eq 4, L_0x6000022b4fa0, L_0x14808c390;
L_0x6000022b5220 .cmp/eq 3, v0x60000215a250_0, L_0x14808c3d8;
L_0x6000022b52c0 .cmp/eq 3, v0x60000215a250_0, L_0x14808c420;
L_0x6000022b5360 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808c468;
L_0x6000022b5400 .cmp/eq 32, L_0x6000022b5360, L_0x14808c4b0;
S_0x160113790 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160113620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0c80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0cc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000021502d0_0 .net *"_ivl_11", 0 0, L_0x6000022b5680;  1 drivers
v0x600002150360_0 .net *"_ivl_12", 15 0, L_0x6000022b5720;  1 drivers
v0x6000021503f0_0 .net/s *"_ivl_4", 15 0, L_0x6000022b54a0;  1 drivers
v0x600002150480_0 .net/s *"_ivl_6", 15 0, L_0x6000022b5540;  1 drivers
v0x600002150510_0 .net/s "a_signed", 7 0, v0x6000021506c0_0;  1 drivers
v0x6000021505a0_0 .net "act_in", 7 0, v0x600002157060_0;  alias, 1 drivers
v0x600002150630_0 .var "act_out", 7 0;
v0x6000021506c0_0 .var "act_reg", 7 0;
v0x600002150750_0 .net "clear_acc", 0 0, L_0x6000038d40e0;  alias, 1 drivers
v0x6000021507e0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002150870_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x600002150900_0 .net "load_weight", 0 0, L_0x600003888e00;  alias, 1 drivers
v0x600002150990_0 .net/s "product", 15 0, L_0x6000022b55e0;  1 drivers
v0x600002150a20_0 .net/s "product_ext", 31 0, L_0x6000022b57c0;  1 drivers
v0x600002150ab0_0 .net "psum_in", 31 0, v0x60000212b4e0_0;  alias, 1 drivers
v0x600002150b40_0 .var "psum_out", 31 0;
v0x600002150bd0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002150c60_0 .net/s "w_signed", 7 0, v0x600002150d80_0;  1 drivers
v0x600002150cf0_0 .net "weight_in", 7 0, L_0x6000022b50e0;  alias, 1 drivers
v0x600002150d80_0 .var "weight_reg", 7 0;
L_0x6000022b54a0 .extend/s 16, v0x6000021506c0_0;
L_0x6000022b5540 .extend/s 16, v0x600002150d80_0;
L_0x6000022b55e0 .arith/mult 16, L_0x6000022b54a0, L_0x6000022b5540;
L_0x6000022b5680 .part L_0x6000022b55e0, 15, 1;
LS_0x6000022b5720_0_0 .concat [ 1 1 1 1], L_0x6000022b5680, L_0x6000022b5680, L_0x6000022b5680, L_0x6000022b5680;
LS_0x6000022b5720_0_4 .concat [ 1 1 1 1], L_0x6000022b5680, L_0x6000022b5680, L_0x6000022b5680, L_0x6000022b5680;
LS_0x6000022b5720_0_8 .concat [ 1 1 1 1], L_0x6000022b5680, L_0x6000022b5680, L_0x6000022b5680, L_0x6000022b5680;
LS_0x6000022b5720_0_12 .concat [ 1 1 1 1], L_0x6000022b5680, L_0x6000022b5680, L_0x6000022b5680, L_0x6000022b5680;
L_0x6000022b5720 .concat [ 4 4 4 4], LS_0x6000022b5720_0_0, LS_0x6000022b5720_0_4, LS_0x6000022b5720_0_8, LS_0x6000022b5720_0_12;
L_0x6000022b57c0 .concat [ 16 16 0 0], L_0x6000022b55e0, L_0x6000022b5720;
S_0x160113900 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x160119c30;
 .timescale 0 0;
P_0x6000009fd2c0 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038d4230 .functor AND 1, v0x60000214c510_0, L_0x6000022b5900, C4<1>, C4<1>;
L_0x6000038d42a0 .functor AND 1, L_0x6000022b5ae0, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038d4310 .functor OR 1, L_0x6000022b5a40, L_0x6000038d42a0, C4<0>, C4<0>;
L_0x6000038d4380 .functor AND 1, L_0x14808d080, L_0x6000038d4310, C4<1>, C4<1>;
L_0x6000038d43f0 .functor AND 1, L_0x6000038d4380, L_0x6000022b5c20, C4<1>, C4<1>;
v0x600002152370_0 .net *"_ivl_0", 3 0, L_0x6000022b5860;  1 drivers
L_0x14808c588 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002152400_0 .net/2u *"_ivl_11", 2 0, L_0x14808c588;  1 drivers
v0x600002152490_0 .net *"_ivl_13", 0 0, L_0x6000022b5a40;  1 drivers
L_0x14808c5d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002152520_0 .net/2u *"_ivl_15", 2 0, L_0x14808c5d0;  1 drivers
v0x6000021525b0_0 .net *"_ivl_17", 0 0, L_0x6000022b5ae0;  1 drivers
v0x600002152640_0 .net *"_ivl_20", 0 0, L_0x6000038d42a0;  1 drivers
v0x6000021526d0_0 .net *"_ivl_22", 0 0, L_0x6000038d4310;  1 drivers
v0x600002152760_0 .net *"_ivl_24", 0 0, L_0x6000038d4380;  1 drivers
v0x6000021527f0_0 .net *"_ivl_25", 31 0, L_0x6000022b5b80;  1 drivers
L_0x14808c618 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002152880_0 .net *"_ivl_28", 15 0, L_0x14808c618;  1 drivers
L_0x14808c660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002152910_0 .net/2u *"_ivl_29", 31 0, L_0x14808c660;  1 drivers
L_0x14808c4f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000021529a0_0 .net *"_ivl_3", 1 0, L_0x14808c4f8;  1 drivers
v0x600002152a30_0 .net *"_ivl_31", 0 0, L_0x6000022b5c20;  1 drivers
L_0x14808c540 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002152ac0_0 .net/2u *"_ivl_4", 3 0, L_0x14808c540;  1 drivers
v0x600002152b50_0 .net *"_ivl_6", 0 0, L_0x6000022b5900;  1 drivers
v0x600002152be0_0 .net "do_clear", 0 0, L_0x6000038d43f0;  1 drivers
v0x600002152c70_0 .net "load_weight", 0 0, L_0x6000038d4230;  1 drivers
v0x600002152d00_0 .net "weight_in", 7 0, L_0x6000022b59a0;  1 drivers
L_0x6000022b5860 .concat [ 2 2 0 0], v0x60000214c480_0, L_0x14808c4f8;
L_0x6000022b5900 .cmp/eq 4, L_0x6000022b5860, L_0x14808c540;
L_0x6000022b5a40 .cmp/eq 3, v0x60000215a250_0, L_0x14808c588;
L_0x6000022b5ae0 .cmp/eq 3, v0x60000215a250_0, L_0x14808c5d0;
L_0x6000022b5b80 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808c618;
L_0x6000022b5c20 .cmp/eq 32, L_0x6000022b5b80, L_0x14808c660;
S_0x160110ac0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160113900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0f00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0f40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002151830_0 .net *"_ivl_11", 0 0, L_0x6000022b5ea0;  1 drivers
v0x6000021518c0_0 .net *"_ivl_12", 15 0, L_0x6000022b5f40;  1 drivers
v0x600002151950_0 .net/s *"_ivl_4", 15 0, L_0x6000022b5cc0;  1 drivers
v0x6000021519e0_0 .net/s *"_ivl_6", 15 0, L_0x6000022b5d60;  1 drivers
v0x600002151a70_0 .net/s "a_signed", 7 0, v0x600002151c20_0;  1 drivers
v0x600002151b00_0 .net "act_in", 7 0, v0x600002150630_0;  alias, 1 drivers
v0x600002151b90_0 .var "act_out", 7 0;
v0x600002151c20_0 .var "act_reg", 7 0;
v0x600002151cb0_0 .net "clear_acc", 0 0, L_0x6000038d43f0;  alias, 1 drivers
v0x600002151d40_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002151dd0_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x600002151e60_0 .net "load_weight", 0 0, L_0x6000038d4230;  alias, 1 drivers
v0x600002151ef0_0 .net/s "product", 15 0, L_0x6000022b5e00;  1 drivers
v0x600002151f80_0 .net/s "product_ext", 31 0, L_0x6000022b5fe0;  1 drivers
v0x600002152010_0 .net "psum_in", 31 0, v0x600002154ab0_0;  alias, 1 drivers
v0x6000021520a0_0 .var "psum_out", 31 0;
v0x600002152130_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000021521c0_0 .net/s "w_signed", 7 0, v0x6000021522e0_0;  1 drivers
v0x600002152250_0 .net "weight_in", 7 0, L_0x6000022b59a0;  alias, 1 drivers
v0x6000021522e0_0 .var "weight_reg", 7 0;
L_0x6000022b5cc0 .extend/s 16, v0x600002151c20_0;
L_0x6000022b5d60 .extend/s 16, v0x6000021522e0_0;
L_0x6000022b5e00 .arith/mult 16, L_0x6000022b5cc0, L_0x6000022b5d60;
L_0x6000022b5ea0 .part L_0x6000022b5e00, 15, 1;
LS_0x6000022b5f40_0_0 .concat [ 1 1 1 1], L_0x6000022b5ea0, L_0x6000022b5ea0, L_0x6000022b5ea0, L_0x6000022b5ea0;
LS_0x6000022b5f40_0_4 .concat [ 1 1 1 1], L_0x6000022b5ea0, L_0x6000022b5ea0, L_0x6000022b5ea0, L_0x6000022b5ea0;
LS_0x6000022b5f40_0_8 .concat [ 1 1 1 1], L_0x6000022b5ea0, L_0x6000022b5ea0, L_0x6000022b5ea0, L_0x6000022b5ea0;
LS_0x6000022b5f40_0_12 .concat [ 1 1 1 1], L_0x6000022b5ea0, L_0x6000022b5ea0, L_0x6000022b5ea0, L_0x6000022b5ea0;
L_0x6000022b5f40 .concat [ 4 4 4 4], LS_0x6000022b5f40_0_0, LS_0x6000022b5f40_0_4, LS_0x6000022b5f40_0_8, LS_0x6000022b5f40_0_12;
L_0x6000022b5fe0 .concat [ 16 16 0 0], L_0x6000022b5e00, L_0x6000022b5f40;
S_0x160110c30 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fd3c0 .param/l "row" 1 10 213, +C4<011>;
S_0x160110da0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x160110c30;
 .timescale 0 0;
P_0x6000009fd440 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038d4540 .functor AND 1, v0x60000214c510_0, L_0x6000022b6120, C4<1>, C4<1>;
L_0x6000038d45b0 .functor AND 1, L_0x6000022b6260, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038d4620 .functor OR 1, L_0x6000022b5180, L_0x6000038d45b0, C4<0>, C4<0>;
L_0x6000038d4690 .functor AND 1, L_0x14808d080, L_0x6000038d4620, C4<1>, C4<1>;
L_0x6000038d4700 .functor AND 1, L_0x6000038d4690, L_0x6000022b63a0, C4<1>, C4<1>;
v0x6000021538d0_0 .net *"_ivl_0", 2 0, L_0x6000022b6080;  1 drivers
L_0x14808c738 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002153960_0 .net/2u *"_ivl_11", 2 0, L_0x14808c738;  1 drivers
v0x6000021539f0_0 .net *"_ivl_13", 0 0, L_0x6000022b5180;  1 drivers
L_0x14808c780 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002153a80_0 .net/2u *"_ivl_15", 2 0, L_0x14808c780;  1 drivers
v0x600002153b10_0 .net *"_ivl_17", 0 0, L_0x6000022b6260;  1 drivers
v0x600002153ba0_0 .net *"_ivl_20", 0 0, L_0x6000038d45b0;  1 drivers
v0x600002153c30_0 .net *"_ivl_22", 0 0, L_0x6000038d4620;  1 drivers
v0x600002153cc0_0 .net *"_ivl_24", 0 0, L_0x6000038d4690;  1 drivers
v0x600002153d50_0 .net *"_ivl_25", 31 0, L_0x6000022b6300;  1 drivers
L_0x14808c7c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002153de0_0 .net *"_ivl_28", 15 0, L_0x14808c7c8;  1 drivers
L_0x14808c810 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002153e70_0 .net/2u *"_ivl_29", 31 0, L_0x14808c810;  1 drivers
L_0x14808c6a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002153f00_0 .net *"_ivl_3", 0 0, L_0x14808c6a8;  1 drivers
v0x60000215c000_0 .net *"_ivl_31", 0 0, L_0x6000022b63a0;  1 drivers
L_0x14808c6f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000215c090_0 .net/2u *"_ivl_4", 2 0, L_0x14808c6f0;  1 drivers
v0x60000215c120_0 .net *"_ivl_6", 0 0, L_0x6000022b6120;  1 drivers
v0x60000215c1b0_0 .net "do_clear", 0 0, L_0x6000038d4700;  1 drivers
v0x60000215c240_0 .net "load_weight", 0 0, L_0x6000038d4540;  1 drivers
v0x60000215c2d0_0 .net "weight_in", 7 0, L_0x6000022b61c0;  1 drivers
L_0x6000022b6080 .concat [ 2 1 0 0], v0x60000214c480_0, L_0x14808c6a8;
L_0x6000022b6120 .cmp/eq 3, L_0x6000022b6080, L_0x14808c6f0;
L_0x6000022b5180 .cmp/eq 3, v0x60000215a250_0, L_0x14808c738;
L_0x6000022b6260 .cmp/eq 3, v0x60000215a250_0, L_0x14808c780;
L_0x6000022b6300 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808c7c8;
L_0x6000022b63a0 .cmp/eq 32, L_0x6000022b6300, L_0x14808c810;
S_0x160110f10 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160110da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de0f80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de0fc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002152d90_0 .net *"_ivl_11", 0 0, L_0x6000022b6620;  1 drivers
v0x600002152e20_0 .net *"_ivl_12", 15 0, L_0x6000022b66c0;  1 drivers
v0x600002152eb0_0 .net/s *"_ivl_4", 15 0, L_0x6000022b6440;  1 drivers
v0x600002152f40_0 .net/s *"_ivl_6", 15 0, L_0x6000022b64e0;  1 drivers
v0x600002152fd0_0 .net/s "a_signed", 7 0, v0x600002153180_0;  1 drivers
v0x600002153060_0 .net "act_in", 7 0, L_0x6000038adb90;  alias, 1 drivers
v0x6000021530f0_0 .var "act_out", 7 0;
v0x600002153180_0 .var "act_reg", 7 0;
v0x600002153210_0 .net "clear_acc", 0 0, L_0x6000038d4700;  alias, 1 drivers
v0x6000021532a0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002153330_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x6000021533c0_0 .net "load_weight", 0 0, L_0x6000038d4540;  alias, 1 drivers
v0x600002153450_0 .net/s "product", 15 0, L_0x6000022b6580;  1 drivers
v0x6000021534e0_0 .net/s "product_ext", 31 0, L_0x6000022b6760;  1 drivers
v0x600002153570_0 .net "psum_in", 31 0, v0x600002156010_0;  alias, 1 drivers
v0x600002153600_0 .var "psum_out", 31 0;
v0x600002153690_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002153720_0 .net/s "w_signed", 7 0, v0x600002153840_0;  1 drivers
v0x6000021537b0_0 .net "weight_in", 7 0, L_0x6000022b61c0;  alias, 1 drivers
v0x600002153840_0 .var "weight_reg", 7 0;
L_0x6000022b6440 .extend/s 16, v0x600002153180_0;
L_0x6000022b64e0 .extend/s 16, v0x600002153840_0;
L_0x6000022b6580 .arith/mult 16, L_0x6000022b6440, L_0x6000022b64e0;
L_0x6000022b6620 .part L_0x6000022b6580, 15, 1;
LS_0x6000022b66c0_0_0 .concat [ 1 1 1 1], L_0x6000022b6620, L_0x6000022b6620, L_0x6000022b6620, L_0x6000022b6620;
LS_0x6000022b66c0_0_4 .concat [ 1 1 1 1], L_0x6000022b6620, L_0x6000022b6620, L_0x6000022b6620, L_0x6000022b6620;
LS_0x6000022b66c0_0_8 .concat [ 1 1 1 1], L_0x6000022b6620, L_0x6000022b6620, L_0x6000022b6620, L_0x6000022b6620;
LS_0x6000022b66c0_0_12 .concat [ 1 1 1 1], L_0x6000022b6620, L_0x6000022b6620, L_0x6000022b6620, L_0x6000022b6620;
L_0x6000022b66c0 .concat [ 4 4 4 4], LS_0x6000022b66c0_0_0, LS_0x6000022b66c0_0_4, LS_0x6000022b66c0_0_8, LS_0x6000022b66c0_0_12;
L_0x6000022b6760 .concat [ 16 16 0 0], L_0x6000022b6580, L_0x6000022b66c0;
S_0x16010d6b0 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x160110c30;
 .timescale 0 0;
P_0x6000009fd540 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038d4850 .functor AND 1, v0x60000214c510_0, L_0x6000022b68a0, C4<1>, C4<1>;
L_0x6000038d48c0 .functor AND 1, L_0x6000022b6a80, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038d4930 .functor OR 1, L_0x6000022b69e0, L_0x6000038d48c0, C4<0>, C4<0>;
L_0x6000038d49a0 .functor AND 1, L_0x14808d080, L_0x6000038d4930, C4<1>, C4<1>;
L_0x6000038d4a10 .functor AND 1, L_0x6000038d49a0, L_0x6000022b6bc0, C4<1>, C4<1>;
v0x60000215cea0_0 .net *"_ivl_0", 2 0, L_0x6000022b6800;  1 drivers
L_0x14808c8e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000215cf30_0 .net/2u *"_ivl_11", 2 0, L_0x14808c8e8;  1 drivers
v0x60000215cfc0_0 .net *"_ivl_13", 0 0, L_0x6000022b69e0;  1 drivers
L_0x14808c930 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000215d050_0 .net/2u *"_ivl_15", 2 0, L_0x14808c930;  1 drivers
v0x60000215d0e0_0 .net *"_ivl_17", 0 0, L_0x6000022b6a80;  1 drivers
v0x60000215d170_0 .net *"_ivl_20", 0 0, L_0x6000038d48c0;  1 drivers
v0x60000215d200_0 .net *"_ivl_22", 0 0, L_0x6000038d4930;  1 drivers
v0x60000215d290_0 .net *"_ivl_24", 0 0, L_0x6000038d49a0;  1 drivers
v0x60000215d320_0 .net *"_ivl_25", 31 0, L_0x6000022b6b20;  1 drivers
L_0x14808c978 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000215d3b0_0 .net *"_ivl_28", 15 0, L_0x14808c978;  1 drivers
L_0x14808c9c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000215d440_0 .net/2u *"_ivl_29", 31 0, L_0x14808c9c0;  1 drivers
L_0x14808c858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000215d4d0_0 .net *"_ivl_3", 0 0, L_0x14808c858;  1 drivers
v0x60000215d560_0 .net *"_ivl_31", 0 0, L_0x6000022b6bc0;  1 drivers
L_0x14808c8a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000215d5f0_0 .net/2u *"_ivl_4", 2 0, L_0x14808c8a0;  1 drivers
v0x60000215d680_0 .net *"_ivl_6", 0 0, L_0x6000022b68a0;  1 drivers
v0x60000215d710_0 .net "do_clear", 0 0, L_0x6000038d4a10;  1 drivers
v0x60000215d7a0_0 .net "load_weight", 0 0, L_0x6000038d4850;  1 drivers
v0x60000215d830_0 .net "weight_in", 7 0, L_0x6000022b6940;  1 drivers
L_0x6000022b6800 .concat [ 2 1 0 0], v0x60000214c480_0, L_0x14808c858;
L_0x6000022b68a0 .cmp/eq 3, L_0x6000022b6800, L_0x14808c8a0;
L_0x6000022b69e0 .cmp/eq 3, v0x60000215a250_0, L_0x14808c8e8;
L_0x6000022b6a80 .cmp/eq 3, v0x60000215a250_0, L_0x14808c930;
L_0x6000022b6b20 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808c978;
L_0x6000022b6bc0 .cmp/eq 32, L_0x6000022b6b20, L_0x14808c9c0;
S_0x16010d820 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16010d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1000 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1040 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000215c360_0 .net *"_ivl_11", 0 0, L_0x6000022b6e40;  1 drivers
v0x60000215c3f0_0 .net *"_ivl_12", 15 0, L_0x6000022b6ee0;  1 drivers
v0x60000215c480_0 .net/s *"_ivl_4", 15 0, L_0x6000022b6c60;  1 drivers
v0x60000215c510_0 .net/s *"_ivl_6", 15 0, L_0x6000022b6d00;  1 drivers
v0x60000215c5a0_0 .net/s "a_signed", 7 0, v0x60000215c750_0;  1 drivers
v0x60000215c630_0 .net "act_in", 7 0, v0x6000021530f0_0;  alias, 1 drivers
v0x60000215c6c0_0 .var "act_out", 7 0;
v0x60000215c750_0 .var "act_reg", 7 0;
v0x60000215c7e0_0 .net "clear_acc", 0 0, L_0x6000038d4a10;  alias, 1 drivers
v0x60000215c870_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000215c900_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x60000215c990_0 .net "load_weight", 0 0, L_0x6000038d4850;  alias, 1 drivers
v0x60000215ca20_0 .net/s "product", 15 0, L_0x6000022b6da0;  1 drivers
v0x60000215cab0_0 .net/s "product_ext", 31 0, L_0x6000022b6f80;  1 drivers
v0x60000215cb40_0 .net "psum_in", 31 0, v0x600002157570_0;  alias, 1 drivers
v0x60000215cbd0_0 .var "psum_out", 31 0;
v0x60000215cc60_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000215ccf0_0 .net/s "w_signed", 7 0, v0x60000215ce10_0;  1 drivers
v0x60000215cd80_0 .net "weight_in", 7 0, L_0x6000022b6940;  alias, 1 drivers
v0x60000215ce10_0 .var "weight_reg", 7 0;
L_0x6000022b6c60 .extend/s 16, v0x60000215c750_0;
L_0x6000022b6d00 .extend/s 16, v0x60000215ce10_0;
L_0x6000022b6da0 .arith/mult 16, L_0x6000022b6c60, L_0x6000022b6d00;
L_0x6000022b6e40 .part L_0x6000022b6da0, 15, 1;
LS_0x6000022b6ee0_0_0 .concat [ 1 1 1 1], L_0x6000022b6e40, L_0x6000022b6e40, L_0x6000022b6e40, L_0x6000022b6e40;
LS_0x6000022b6ee0_0_4 .concat [ 1 1 1 1], L_0x6000022b6e40, L_0x6000022b6e40, L_0x6000022b6e40, L_0x6000022b6e40;
LS_0x6000022b6ee0_0_8 .concat [ 1 1 1 1], L_0x6000022b6e40, L_0x6000022b6e40, L_0x6000022b6e40, L_0x6000022b6e40;
LS_0x6000022b6ee0_0_12 .concat [ 1 1 1 1], L_0x6000022b6e40, L_0x6000022b6e40, L_0x6000022b6e40, L_0x6000022b6e40;
L_0x6000022b6ee0 .concat [ 4 4 4 4], LS_0x6000022b6ee0_0_0, LS_0x6000022b6ee0_0_4, LS_0x6000022b6ee0_0_8, LS_0x6000022b6ee0_0_12;
L_0x6000022b6f80 .concat [ 16 16 0 0], L_0x6000022b6da0, L_0x6000022b6ee0;
S_0x16010d990 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x160110c30;
 .timescale 0 0;
P_0x6000009fd640 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038d4b60 .functor AND 1, v0x60000214c510_0, L_0x6000022b70c0, C4<1>, C4<1>;
L_0x6000038d4bd0 .functor AND 1, L_0x6000022b72a0, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038d4c40 .functor OR 1, L_0x6000022b7200, L_0x6000038d4bd0, C4<0>, C4<0>;
L_0x6000038d4cb0 .functor AND 1, L_0x14808d080, L_0x6000038d4c40, C4<1>, C4<1>;
L_0x6000038d4d20 .functor AND 1, L_0x6000038d4cb0, L_0x6000022b73e0, C4<1>, C4<1>;
v0x60000215e400_0 .net *"_ivl_0", 3 0, L_0x6000022b7020;  1 drivers
L_0x14808ca98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000215e490_0 .net/2u *"_ivl_11", 2 0, L_0x14808ca98;  1 drivers
v0x60000215e520_0 .net *"_ivl_13", 0 0, L_0x6000022b7200;  1 drivers
L_0x14808cae0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000215e5b0_0 .net/2u *"_ivl_15", 2 0, L_0x14808cae0;  1 drivers
v0x60000215e640_0 .net *"_ivl_17", 0 0, L_0x6000022b72a0;  1 drivers
v0x60000215e6d0_0 .net *"_ivl_20", 0 0, L_0x6000038d4bd0;  1 drivers
v0x60000215e760_0 .net *"_ivl_22", 0 0, L_0x6000038d4c40;  1 drivers
v0x60000215e7f0_0 .net *"_ivl_24", 0 0, L_0x6000038d4cb0;  1 drivers
v0x60000215e880_0 .net *"_ivl_25", 31 0, L_0x6000022b7340;  1 drivers
L_0x14808cb28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000215e910_0 .net *"_ivl_28", 15 0, L_0x14808cb28;  1 drivers
L_0x14808cb70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000215e9a0_0 .net/2u *"_ivl_29", 31 0, L_0x14808cb70;  1 drivers
L_0x14808ca08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000215ea30_0 .net *"_ivl_3", 1 0, L_0x14808ca08;  1 drivers
v0x60000215eac0_0 .net *"_ivl_31", 0 0, L_0x6000022b73e0;  1 drivers
L_0x14808ca50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000215eb50_0 .net/2u *"_ivl_4", 3 0, L_0x14808ca50;  1 drivers
v0x60000215ebe0_0 .net *"_ivl_6", 0 0, L_0x6000022b70c0;  1 drivers
v0x60000215ec70_0 .net "do_clear", 0 0, L_0x6000038d4d20;  1 drivers
v0x60000215ed00_0 .net "load_weight", 0 0, L_0x6000038d4b60;  1 drivers
v0x60000215ed90_0 .net "weight_in", 7 0, L_0x6000022b7160;  1 drivers
L_0x6000022b7020 .concat [ 2 2 0 0], v0x60000214c480_0, L_0x14808ca08;
L_0x6000022b70c0 .cmp/eq 4, L_0x6000022b7020, L_0x14808ca50;
L_0x6000022b7200 .cmp/eq 3, v0x60000215a250_0, L_0x14808ca98;
L_0x6000022b72a0 .cmp/eq 3, v0x60000215a250_0, L_0x14808cae0;
L_0x6000022b7340 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808cb28;
L_0x6000022b73e0 .cmp/eq 32, L_0x6000022b7340, L_0x14808cb70;
S_0x16010db00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16010d990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1080 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de10c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000215d8c0_0 .net *"_ivl_11", 0 0, L_0x6000022b7660;  1 drivers
v0x60000215d950_0 .net *"_ivl_12", 15 0, L_0x6000022b7700;  1 drivers
v0x60000215d9e0_0 .net/s *"_ivl_4", 15 0, L_0x6000022b7480;  1 drivers
v0x60000215da70_0 .net/s *"_ivl_6", 15 0, L_0x6000022b7520;  1 drivers
v0x60000215db00_0 .net/s "a_signed", 7 0, v0x60000215dcb0_0;  1 drivers
v0x60000215db90_0 .net "act_in", 7 0, v0x60000215c6c0_0;  alias, 1 drivers
v0x60000215dc20_0 .var "act_out", 7 0;
v0x60000215dcb0_0 .var "act_reg", 7 0;
v0x60000215dd40_0 .net "clear_acc", 0 0, L_0x6000038d4d20;  alias, 1 drivers
v0x60000215ddd0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000215de60_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x60000215def0_0 .net "load_weight", 0 0, L_0x6000038d4b60;  alias, 1 drivers
v0x60000215df80_0 .net/s "product", 15 0, L_0x6000022b75c0;  1 drivers
v0x60000215e010_0 .net/s "product_ext", 31 0, L_0x6000022b77a0;  1 drivers
v0x60000215e0a0_0 .net "psum_in", 31 0, v0x600002150b40_0;  alias, 1 drivers
v0x60000215e130_0 .var "psum_out", 31 0;
v0x60000215e1c0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000215e250_0 .net/s "w_signed", 7 0, v0x60000215e370_0;  1 drivers
v0x60000215e2e0_0 .net "weight_in", 7 0, L_0x6000022b7160;  alias, 1 drivers
v0x60000215e370_0 .var "weight_reg", 7 0;
L_0x6000022b7480 .extend/s 16, v0x60000215dcb0_0;
L_0x6000022b7520 .extend/s 16, v0x60000215e370_0;
L_0x6000022b75c0 .arith/mult 16, L_0x6000022b7480, L_0x6000022b7520;
L_0x6000022b7660 .part L_0x6000022b75c0, 15, 1;
LS_0x6000022b7700_0_0 .concat [ 1 1 1 1], L_0x6000022b7660, L_0x6000022b7660, L_0x6000022b7660, L_0x6000022b7660;
LS_0x6000022b7700_0_4 .concat [ 1 1 1 1], L_0x6000022b7660, L_0x6000022b7660, L_0x6000022b7660, L_0x6000022b7660;
LS_0x6000022b7700_0_8 .concat [ 1 1 1 1], L_0x6000022b7660, L_0x6000022b7660, L_0x6000022b7660, L_0x6000022b7660;
LS_0x6000022b7700_0_12 .concat [ 1 1 1 1], L_0x6000022b7660, L_0x6000022b7660, L_0x6000022b7660, L_0x6000022b7660;
L_0x6000022b7700 .concat [ 4 4 4 4], LS_0x6000022b7700_0_0, LS_0x6000022b7700_0_4, LS_0x6000022b7700_0_8, LS_0x6000022b7700_0_12;
L_0x6000022b77a0 .concat [ 16 16 0 0], L_0x6000022b75c0, L_0x6000022b7700;
S_0x160107600 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x160110c30;
 .timescale 0 0;
P_0x6000009fd740 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038d4e70 .functor AND 1, v0x60000214c510_0, L_0x6000022b78e0, C4<1>, C4<1>;
L_0x6000038d4ee0 .functor AND 1, L_0x6000022b7ac0, v0x600002142f40_0, C4<1>, C4<1>;
L_0x6000038d4f50 .functor OR 1, L_0x6000022b7a20, L_0x6000038d4ee0, C4<0>, C4<0>;
L_0x6000038d4fc0 .functor AND 1, L_0x14808d080, L_0x6000038d4f50, C4<1>, C4<1>;
L_0x6000038d5030 .functor AND 1, L_0x6000038d4fc0, L_0x6000022b7c00, C4<1>, C4<1>;
v0x60000215f960_0 .net *"_ivl_0", 3 0, L_0x6000022b7840;  1 drivers
L_0x14808cc48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000215f9f0_0 .net/2u *"_ivl_11", 2 0, L_0x14808cc48;  1 drivers
v0x60000215fa80_0 .net *"_ivl_13", 0 0, L_0x6000022b7a20;  1 drivers
L_0x14808cc90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000215fb10_0 .net/2u *"_ivl_15", 2 0, L_0x14808cc90;  1 drivers
v0x60000215fba0_0 .net *"_ivl_17", 0 0, L_0x6000022b7ac0;  1 drivers
v0x60000215fc30_0 .net *"_ivl_20", 0 0, L_0x6000038d4ee0;  1 drivers
v0x60000215fcc0_0 .net *"_ivl_22", 0 0, L_0x6000038d4f50;  1 drivers
v0x60000215fd50_0 .net *"_ivl_24", 0 0, L_0x6000038d4fc0;  1 drivers
v0x60000215fde0_0 .net *"_ivl_25", 31 0, L_0x6000022b7b60;  1 drivers
L_0x14808ccd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000215fe70_0 .net *"_ivl_28", 15 0, L_0x14808ccd8;  1 drivers
L_0x14808cd20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000215ff00_0 .net/2u *"_ivl_29", 31 0, L_0x14808cd20;  1 drivers
L_0x14808cbb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002158000_0 .net *"_ivl_3", 1 0, L_0x14808cbb8;  1 drivers
v0x600002158090_0 .net *"_ivl_31", 0 0, L_0x6000022b7c00;  1 drivers
L_0x14808cc00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002158120_0 .net/2u *"_ivl_4", 3 0, L_0x14808cc00;  1 drivers
v0x6000021581b0_0 .net *"_ivl_6", 0 0, L_0x6000022b78e0;  1 drivers
v0x600002158240_0 .net "do_clear", 0 0, L_0x6000038d5030;  1 drivers
v0x6000021582d0_0 .net "load_weight", 0 0, L_0x6000038d4e70;  1 drivers
v0x600002158360_0 .net "weight_in", 7 0, L_0x6000022b7980;  1 drivers
L_0x6000022b7840 .concat [ 2 2 0 0], v0x60000214c480_0, L_0x14808cbb8;
L_0x6000022b78e0 .cmp/eq 4, L_0x6000022b7840, L_0x14808cc00;
L_0x6000022b7a20 .cmp/eq 3, v0x60000215a250_0, L_0x14808cc48;
L_0x6000022b7ac0 .cmp/eq 3, v0x60000215a250_0, L_0x14808cc90;
L_0x6000022b7b60 .concat [ 16 16 0 0], v0x600002159950_0, L_0x14808ccd8;
L_0x6000022b7c00 .cmp/eq 32, L_0x6000022b7b60, L_0x14808cd20;
S_0x160107770 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160107600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1100 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1140 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000215ee20_0 .net *"_ivl_11", 0 0, L_0x6000022b7e80;  1 drivers
v0x60000215eeb0_0 .net *"_ivl_12", 15 0, L_0x6000022b7f20;  1 drivers
v0x60000215ef40_0 .net/s *"_ivl_4", 15 0, L_0x6000022b7ca0;  1 drivers
v0x60000215efd0_0 .net/s *"_ivl_6", 15 0, L_0x6000022b7d40;  1 drivers
v0x60000215f060_0 .net/s "a_signed", 7 0, v0x60000215f210_0;  1 drivers
v0x60000215f0f0_0 .net "act_in", 7 0, v0x60000215dc20_0;  alias, 1 drivers
v0x60000215f180_0 .var "act_out", 7 0;
v0x60000215f210_0 .var "act_reg", 7 0;
v0x60000215f2a0_0 .net "clear_acc", 0 0, L_0x6000038d5030;  alias, 1 drivers
v0x60000215f330_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000215f3c0_0 .net "enable", 0 0, L_0x6000038d5810;  alias, 1 drivers
v0x60000215f450_0 .net "load_weight", 0 0, L_0x6000038d4e70;  alias, 1 drivers
v0x60000215f4e0_0 .net/s "product", 15 0, L_0x6000022b7de0;  1 drivers
v0x60000215f570_0 .net/s "product_ext", 31 0, L_0x6000022b0000;  1 drivers
v0x60000215f600_0 .net "psum_in", 31 0, v0x6000021520a0_0;  alias, 1 drivers
v0x60000215f690_0 .var "psum_out", 31 0;
v0x60000215f720_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000215f7b0_0 .net/s "w_signed", 7 0, v0x60000215f8d0_0;  1 drivers
v0x60000215f840_0 .net "weight_in", 7 0, L_0x6000022b7980;  alias, 1 drivers
v0x60000215f8d0_0 .var "weight_reg", 7 0;
L_0x6000022b7ca0 .extend/s 16, v0x60000215f210_0;
L_0x6000022b7d40 .extend/s 16, v0x60000215f8d0_0;
L_0x6000022b7de0 .arith/mult 16, L_0x6000022b7ca0, L_0x6000022b7d40;
L_0x6000022b7e80 .part L_0x6000022b7de0, 15, 1;
LS_0x6000022b7f20_0_0 .concat [ 1 1 1 1], L_0x6000022b7e80, L_0x6000022b7e80, L_0x6000022b7e80, L_0x6000022b7e80;
LS_0x6000022b7f20_0_4 .concat [ 1 1 1 1], L_0x6000022b7e80, L_0x6000022b7e80, L_0x6000022b7e80, L_0x6000022b7e80;
LS_0x6000022b7f20_0_8 .concat [ 1 1 1 1], L_0x6000022b7e80, L_0x6000022b7e80, L_0x6000022b7e80, L_0x6000022b7e80;
LS_0x6000022b7f20_0_12 .concat [ 1 1 1 1], L_0x6000022b7e80, L_0x6000022b7e80, L_0x6000022b7e80, L_0x6000022b7e80;
L_0x6000022b7f20 .concat [ 4 4 4 4], LS_0x6000022b7f20_0_0, LS_0x6000022b7f20_0_4, LS_0x6000022b7f20_0_8, LS_0x6000022b7f20_0_12;
L_0x6000022b0000 .concat [ 16 16 0 0], L_0x6000022b7de0, L_0x6000022b7f20;
S_0x1601078e0 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fd840 .param/l "row" 1 10 198, +C4<00>;
L_0x6000038addc0 .functor BUFZ 8, v0x600002122130_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x160104080 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fd8c0 .param/l "row" 1 10 198, +C4<01>;
L_0x6000038adc70 .functor BUFZ 8, v0x600002122400_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1601041f0 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fd940 .param/l "row" 1 10 198, +C4<010>;
L_0x6000038adce0 .functor BUFZ 8, v0x6000021226d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x160104360 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fd9c0 .param/l "row" 1 10 198, +C4<011>;
L_0x6000038adb90 .functor BUFZ 8, v0x6000021229a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1601044d0 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fda40 .param/l "col" 1 10 279, +C4<00>;
L_0x6000038d5500 .functor BUFZ 32, v0x600002121dd0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000021583f0_0 .net *"_ivl_2", 31 0, L_0x6000038d5500;  1 drivers
S_0x160104640 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fdac0 .param/l "col" 1 10 279, +C4<01>;
L_0x6000038d5570 .functor BUFZ 32, v0x600002121ef0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002158480_0 .net *"_ivl_2", 31 0, L_0x6000038d5570;  1 drivers
S_0x1601047b0 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fdb40 .param/l "col" 1 10 279, +C4<010>;
L_0x6000038d55e0 .functor BUFZ 32, v0x600002122010_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002158510_0 .net *"_ivl_2", 31 0, L_0x6000038d55e0;  1 drivers
S_0x160104920 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fdbc0 .param/l "col" 1 10 279, +C4<011>;
L_0x6000038d5650 .functor BUFZ 32, L_0x6000038d5490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000021585a0_0 .net *"_ivl_2", 31 0, L_0x6000038d5650;  1 drivers
S_0x160104a90 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fdc40 .param/l "col" 1 10 206, +C4<00>;
S_0x160104c00 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fdcc0 .param/l "col" 1 10 206, +C4<01>;
S_0x160104d70 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fdd40 .param/l "col" 1 10 206, +C4<010>;
S_0x160104ee0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x160136bd0;
 .timescale 0 0;
P_0x6000009fddc0 .param/l "col" 1 10 206, +C4<011>;
S_0x160105450 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x16013dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x1601055c0 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x160105600 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x160105640 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x160105680 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x1601056c0 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x160105700 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x6000038d6610 .functor BUFZ 256, v0x600002144cf0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d6680 .functor BUFZ 256, v0x600002145830_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d66f0 .functor BUFZ 256, v0x600002144630_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000215bba0_0 .var/i "b", 31 0;
v0x60000215bc30 .array "bank_addr", 3 0, 7 0;
v0x60000215bcc0_0 .net "bank_dma", 1 0, L_0x6000022b3c00;  1 drivers
v0x60000215bd50_0 .var "bank_dma_d", 1 0;
v0x60000215bde0_0 .net "bank_mxu_a", 1 0, L_0x6000022b3a20;  1 drivers
v0x60000215be70_0 .var "bank_mxu_a_d", 1 0;
v0x60000215bf00_0 .net "bank_mxu_o", 1 0, L_0x6000022b3ac0;  1 drivers
v0x600002144000_0 .net "bank_mxu_w", 1 0, L_0x6000022b3980;  1 drivers
v0x600002144090_0 .var "bank_mxu_w_d", 1 0;
v0x600002144120 .array "bank_rdata", 3 0;
v0x600002144120_0 .net v0x600002144120 0, 255 0, v0x60000215a7f0_0; 1 drivers
v0x600002144120_1 .net v0x600002144120 1, 255 0, v0x60000215ad00_0; 1 drivers
v0x600002144120_2 .net v0x600002144120 2, 255 0, v0x60000215b210_0; 1 drivers
v0x600002144120_3 .net v0x600002144120 3, 255 0, v0x60000215b720_0; 1 drivers
v0x6000021441b0_0 .var "bank_re", 3 0;
v0x600002144240_0 .net "bank_vpu", 1 0, L_0x6000022b3b60;  1 drivers
v0x6000021442d0_0 .var "bank_vpu_d", 1 0;
v0x600002144360 .array "bank_wdata", 3 0, 255 0;
v0x6000021443f0_0 .var "bank_we", 3 0;
v0x600002144480_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002144510_0 .net "dma_addr", 19 0, v0x6000021266d0_0;  alias, 1 drivers
v0x6000021445a0_0 .net "dma_rdata", 255 0, L_0x6000038d66f0;  alias, 1 drivers
v0x600002144630_0 .var "dma_rdata_reg", 255 0;
v0x6000021446c0_0 .net "dma_re", 0 0, L_0x6000038d60d0;  alias, 1 drivers
v0x600002144750_0 .net "dma_ready", 0 0, L_0x6000022bc280;  alias, 1 drivers
v0x6000021447e0_0 .net "dma_wdata", 255 0, L_0x6000038d5ff0;  alias, 1 drivers
v0x600002144870_0 .net "dma_we", 0 0, L_0x6000038d6060;  alias, 1 drivers
v0x600002144900_0 .var "grant_dma", 3 0;
v0x600002144990_0 .var "grant_mxu_a", 3 0;
v0x600002144a20_0 .var "grant_mxu_o", 3 0;
v0x600002144ab0_0 .var "grant_mxu_w", 3 0;
v0x600002144b40_0 .var "grant_vpu", 3 0;
v0x600002144bd0_0 .net "mxu_a_addr", 19 0, L_0x6000022b0dc0;  alias, 1 drivers
v0x600002144c60_0 .net "mxu_a_rdata", 255 0, L_0x6000038d6610;  alias, 1 drivers
v0x600002144cf0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002144d80_0 .net "mxu_a_re", 0 0, L_0x6000022b0e60;  alias, 1 drivers
v0x600002144e10_0 .net "mxu_a_ready", 0 0, L_0x6000022bc140;  alias, 1 drivers
v0x600002144ea0_0 .net "mxu_o_addr", 19 0, L_0x6000022b1040;  alias, 1 drivers
v0x600002144f30_0 .net "mxu_o_ready", 0 0, L_0x6000022bc1e0;  alias, 1 drivers
v0x600002144fc0_0 .net "mxu_o_wdata", 255 0, L_0x6000022b1220;  alias, 1 drivers
v0x600002145050_0 .net "mxu_o_we", 0 0, L_0x6000038d5ab0;  alias, 1 drivers
v0x6000021450e0_0 .net "mxu_w_addr", 19 0, L_0x6000022b0b40;  alias, 1 drivers
v0x600002145170_0 .net "mxu_w_rdata", 255 0, v0x600002145200_0;  alias, 1 drivers
v0x600002145200_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002145290_0 .net "mxu_w_re", 0 0, L_0x6000022b0be0;  alias, 1 drivers
v0x600002145320_0 .net "mxu_w_ready", 0 0, L_0x6000022bc000;  alias, 1 drivers
v0x6000021453b0_0 .var "req_dma", 3 0;
v0x600002145440_0 .var "req_mxu_a", 3 0;
v0x6000021454d0_0 .var "req_mxu_o", 3 0;
v0x600002145560_0 .var "req_mxu_w", 3 0;
v0x6000021455f0_0 .var "req_vpu", 3 0;
v0x600002145680_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002145710_0 .net "vpu_addr", 19 0, v0x600002146fd0_0;  alias, 1 drivers
v0x6000021457a0_0 .net "vpu_rdata", 255 0, L_0x6000038d6680;  alias, 1 drivers
v0x600002145830_0 .var "vpu_rdata_reg", 255 0;
v0x6000021458c0_0 .net "vpu_re", 0 0, L_0x6000038d5ea0;  alias, 1 drivers
v0x600002145950_0 .net "vpu_ready", 0 0, L_0x6000022bc0a0;  alias, 1 drivers
v0x6000021459e0_0 .net "vpu_wdata", 255 0, L_0x6000038d5dc0;  alias, 1 drivers
v0x600002145a70_0 .net "vpu_we", 0 0, L_0x6000038d5e30;  alias, 1 drivers
v0x600002145b00_0 .net "word_dma", 7 0, L_0x6000022b3f20;  1 drivers
v0x600002145b90_0 .net "word_mxu_a", 7 0, L_0x6000022b3d40;  1 drivers
v0x600002145c20_0 .net "word_mxu_o", 7 0, L_0x6000022b3de0;  1 drivers
v0x600002145cb0_0 .net "word_mxu_w", 7 0, L_0x6000022b3ca0;  1 drivers
v0x600002145d40_0 .net "word_vpu", 7 0, L_0x6000022b3e80;  1 drivers
E_0x6000009fe5c0/0 .event anyedge, v0x600002144090_0, v0x60000215a7f0_0, v0x60000215ad00_0, v0x60000215b210_0;
E_0x6000009fe5c0/1 .event anyedge, v0x60000215b720_0, v0x60000215be70_0, v0x6000021442d0_0, v0x60000215bd50_0;
E_0x6000009fe5c0 .event/or E_0x6000009fe5c0/0, E_0x6000009fe5c0/1;
E_0x6000009fe640/0 .event anyedge, v0x600002145560_0, v0x600002145440_0, v0x6000021454d0_0, v0x6000021455f0_0;
E_0x6000009fe640/1 .event anyedge, v0x6000021453b0_0, v0x600002144ab0_0, v0x600002145cb0_0, v0x600002144990_0;
E_0x6000009fe640/2 .event anyedge, v0x600002145b90_0, v0x600002144a20_0, v0x600002145c20_0, v0x600002144fc0_0;
E_0x6000009fe640/3 .event anyedge, v0x600002144b40_0, v0x600002145d40_0, v0x6000021459e0_0, v0x600002145a70_0;
E_0x6000009fe640/4 .event anyedge, v0x6000021458c0_0, v0x600002144900_0, v0x600002145b00_0, v0x6000021269a0_0;
E_0x6000009fe640/5 .event anyedge, v0x600002126ac0_0, v0x6000021267f0_0;
E_0x6000009fe640 .event/or E_0x6000009fe640/0, E_0x6000009fe640/1, E_0x6000009fe640/2, E_0x6000009fe640/3, E_0x6000009fe640/4, E_0x6000009fe640/5;
E_0x6000009fe680/0 .event anyedge, v0x600002145290_0, v0x600002144000_0, v0x600002144d80_0, v0x60000215bde0_0;
E_0x6000009fe680/1 .event anyedge, v0x600002145050_0, v0x60000215bf00_0, v0x600002145a70_0, v0x6000021458c0_0;
E_0x6000009fe680/2 .event anyedge, v0x600002144240_0, v0x600002126ac0_0, v0x6000021267f0_0, v0x60000215bcc0_0;
E_0x6000009fe680 .event/or E_0x6000009fe680/0, E_0x6000009fe680/1, E_0x6000009fe680/2;
L_0x6000022b3480 .part v0x6000021443f0_0, 0, 1;
L_0x6000022b3520 .part v0x6000021441b0_0, 0, 1;
L_0x6000022b35c0 .part v0x6000021443f0_0, 1, 1;
L_0x6000022b3660 .part v0x6000021441b0_0, 1, 1;
L_0x6000022b3700 .part v0x6000021443f0_0, 2, 1;
L_0x6000022b37a0 .part v0x6000021441b0_0, 2, 1;
L_0x6000022b3840 .part v0x6000021443f0_0, 3, 1;
L_0x6000022b38e0 .part v0x6000021441b0_0, 3, 1;
L_0x6000022b3980 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000022b0b40 (v0x60000215b960_0) S_0x160106530;
L_0x6000022b3a20 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000022b0dc0 (v0x60000215b960_0) S_0x160106530;
L_0x6000022b3ac0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000022b1040 (v0x60000215b960_0) S_0x160106530;
L_0x6000022b3b60 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600002146fd0_0 (v0x60000215b960_0) S_0x160106530;
L_0x6000022b3c00 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x6000021266d0_0 (v0x60000215b960_0) S_0x160106530;
L_0x6000022b3ca0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000022b0b40 (v0x60000215ba80_0) S_0x1601066a0;
L_0x6000022b3d40 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000022b0dc0 (v0x60000215ba80_0) S_0x1601066a0;
L_0x6000022b3de0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000022b1040 (v0x60000215ba80_0) S_0x1601066a0;
L_0x6000022b3e80 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x600002146fd0_0 (v0x60000215ba80_0) S_0x1601066a0;
L_0x6000022b3f20 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x6000021266d0_0 (v0x60000215ba80_0) S_0x1601066a0;
L_0x6000022bc000 .part/v v0x600002144ab0_0, L_0x6000022b3980, 1;
L_0x6000022bc140 .part/v v0x600002144990_0, L_0x6000022b3a20, 1;
L_0x6000022bc1e0 .part/v v0x600002144a20_0, L_0x6000022b3ac0, 1;
L_0x6000022bc0a0 .part/v v0x600002144b40_0, L_0x6000022b3b60, 1;
L_0x6000022bc280 .part/v v0x600002144900_0, L_0x6000022b3c00, 1;
S_0x1601059b0 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x160105450;
 .timescale 0 0;
P_0x6000009fe6c0 .param/l "i" 1 12 184, +C4<00>;
S_0x160105b20 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x1601059b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de0680 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de06c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000215bc30_0 .array/port v0x60000215bc30, 0;
v0x60000215a5b0_0 .net "addr", 7 0, v0x60000215bc30_0;  1 drivers
v0x60000215a640_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000215a6d0_0 .var/i "i", 31 0;
v0x60000215a760 .array "mem", 255 0, 255 0;
v0x60000215a7f0_0 .var "rdata", 255 0;
v0x60000215a880_0 .net "re", 0 0, L_0x6000022b3520;  1 drivers
v0x600002144360_0 .array/port v0x600002144360, 0;
v0x60000215a910_0 .net "wdata", 255 0, v0x600002144360_0;  1 drivers
v0x60000215a9a0_0 .net "we", 0 0, L_0x6000022b3480;  1 drivers
S_0x160105c90 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x160105450;
 .timescale 0 0;
P_0x6000009fe800 .param/l "i" 1 12 184, +C4<01>;
S_0x160105e00 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x160105c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de1180 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de11c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000215bc30_1 .array/port v0x60000215bc30, 1;
v0x60000215aac0_0 .net "addr", 7 0, v0x60000215bc30_1;  1 drivers
v0x60000215ab50_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000215abe0_0 .var/i "i", 31 0;
v0x60000215ac70 .array "mem", 255 0, 255 0;
v0x60000215ad00_0 .var "rdata", 255 0;
v0x60000215ad90_0 .net "re", 0 0, L_0x6000022b3660;  1 drivers
v0x600002144360_1 .array/port v0x600002144360, 1;
v0x60000215ae20_0 .net "wdata", 255 0, v0x600002144360_1;  1 drivers
v0x60000215aeb0_0 .net "we", 0 0, L_0x6000022b35c0;  1 drivers
S_0x160105f70 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x160105450;
 .timescale 0 0;
P_0x6000009fe940 .param/l "i" 1 12 184, +C4<010>;
S_0x1601060e0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x160105f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de1200 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de1240 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000215bc30_2 .array/port v0x60000215bc30, 2;
v0x60000215afd0_0 .net "addr", 7 0, v0x60000215bc30_2;  1 drivers
v0x60000215b060_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000215b0f0_0 .var/i "i", 31 0;
v0x60000215b180 .array "mem", 255 0, 255 0;
v0x60000215b210_0 .var "rdata", 255 0;
v0x60000215b2a0_0 .net "re", 0 0, L_0x6000022b37a0;  1 drivers
v0x600002144360_2 .array/port v0x600002144360, 2;
v0x60000215b330_0 .net "wdata", 255 0, v0x600002144360_2;  1 drivers
v0x60000215b3c0_0 .net "we", 0 0, L_0x6000022b3700;  1 drivers
S_0x160106250 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x160105450;
 .timescale 0 0;
P_0x6000009fea80 .param/l "i" 1 12 184, +C4<011>;
S_0x1601063c0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x160106250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de1280 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de12c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000215bc30_3 .array/port v0x60000215bc30, 3;
v0x60000215b4e0_0 .net "addr", 7 0, v0x60000215bc30_3;  1 drivers
v0x60000215b570_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000215b600_0 .var/i "i", 31 0;
v0x60000215b690 .array "mem", 255 0, 255 0;
v0x60000215b720_0 .var "rdata", 255 0;
v0x60000215b7b0_0 .net "re", 0 0, L_0x6000022b38e0;  1 drivers
v0x600002144360_3 .array/port v0x600002144360, 3;
v0x60000215b840_0 .net "wdata", 255 0, v0x600002144360_3;  1 drivers
v0x60000215b8d0_0 .net "we", 0 0, L_0x6000022b3840;  1 drivers
S_0x160106530 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x160105450;
 .timescale 0 0;
v0x60000215b960_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x160106530
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x60000215b960_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000215b960_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x1601066a0 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x160105450;
 .timescale 0 0;
v0x60000215ba80_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x1601066a0
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x60000215ba80_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x16010a230 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x16013dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x160811800 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x160811840 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x160811880 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x1608118c0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x160811900 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x160811940 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x160811980 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x1608119c0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x160811a00 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x160811a40 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x160811a80 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x160811ac0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x160811b00 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x160811b40 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x160811b80 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x160811bc0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x160811c00 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x160811c40 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x160811c80 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x160811cc0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x160811d00 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x160811d40 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x160811d80 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x160811dc0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x160811e00 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x160811e40 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x160811e80 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x160811ec0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x160811f00 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x6000038d5c00 .functor BUFZ 256, L_0x6000022b2c60, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d5c70 .functor BUFZ 256, L_0x6000022b2da0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d5ce0 .functor BUFZ 1, v0x600002146760_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d5dc0 .functor BUFZ 256, v0x600002147330_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d5e30 .functor BUFZ 1, v0x600002147450_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d5ea0 .functor BUFZ 1, v0x600002147180_0, C4<0>, C4<0>, C4<0>;
v0x600002145dd0_0 .net *"_ivl_48", 255 0, L_0x6000022b2c60;  1 drivers
v0x600002145e60_0 .net *"_ivl_50", 6 0, L_0x6000022b2d00;  1 drivers
L_0x14808d428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002145ef0_0 .net *"_ivl_53", 1 0, L_0x14808d428;  1 drivers
v0x600002145f80_0 .net *"_ivl_56", 255 0, L_0x6000022b2da0;  1 drivers
v0x600002146010_0 .net *"_ivl_58", 6 0, L_0x6000022b2e40;  1 drivers
L_0x14808d470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000021460a0_0 .net *"_ivl_61", 1 0, L_0x14808d470;  1 drivers
L_0x14808d4b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002146130_0 .net/2u *"_ivl_64", 2 0, L_0x14808d4b8;  1 drivers
v0x6000021461c0_0 .var "addr_reg", 19 0;
v0x600002146250_0 .var "alu_result", 255 0;
v0x6000021462e0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002146370_0 .net "cmd", 127 0, v0x600002121b00_0;  alias, 1 drivers
v0x600002146400_0 .net "cmd_done", 0 0, L_0x6000038d5ce0;  alias, 1 drivers
v0x600002146490_0 .net "cmd_ready", 0 0, L_0x6000022b2ee0;  alias, 1 drivers
v0x600002146520_0 .var "cmd_reg", 127 0;
v0x6000021465b0_0 .net "cmd_valid", 0 0, L_0x6000038ae300;  alias, 1 drivers
v0x600002146640_0 .net "count", 15 0, L_0x6000022b2bc0;  1 drivers
v0x6000021466d0_0 .var "count_reg", 15 0;
v0x600002146760_0 .var "done_reg", 0 0;
v0x6000021467f0_0 .var "elem_count", 15 0;
v0x600002146880_0 .net "imm", 15 0, L_0x6000022b2a80;  1 drivers
v0x600002146910_0 .var "imm_reg", 15 0;
v0x6000021469a0_0 .var/i "lane", 31 0;
v0x600002146a30 .array "lane_a", 15 0;
v0x600002146a30_0 .net v0x600002146a30 0, 15 0, L_0x6000022b1360; 1 drivers
v0x600002146a30_1 .net v0x600002146a30 1, 15 0, L_0x6000022b14a0; 1 drivers
v0x600002146a30_2 .net v0x600002146a30 2, 15 0, L_0x6000022b15e0; 1 drivers
v0x600002146a30_3 .net v0x600002146a30 3, 15 0, L_0x6000022b1720; 1 drivers
v0x600002146a30_4 .net v0x600002146a30 4, 15 0, L_0x6000022b1860; 1 drivers
v0x600002146a30_5 .net v0x600002146a30 5, 15 0, L_0x6000022b19a0; 1 drivers
v0x600002146a30_6 .net v0x600002146a30 6, 15 0, L_0x6000022b1ae0; 1 drivers
v0x600002146a30_7 .net v0x600002146a30 7, 15 0, L_0x6000022b1c20; 1 drivers
v0x600002146a30_8 .net v0x600002146a30 8, 15 0, L_0x6000022b1d60; 1 drivers
v0x600002146a30_9 .net v0x600002146a30 9, 15 0, L_0x6000022b1ea0; 1 drivers
v0x600002146a30_10 .net v0x600002146a30 10, 15 0, L_0x6000022b2080; 1 drivers
v0x600002146a30_11 .net v0x600002146a30 11, 15 0, L_0x6000022b2120; 1 drivers
v0x600002146a30_12 .net v0x600002146a30 12, 15 0, L_0x6000022b2260; 1 drivers
v0x600002146a30_13 .net v0x600002146a30 13, 15 0, L_0x6000022b23a0; 1 drivers
v0x600002146a30_14 .net v0x600002146a30 14, 15 0, L_0x6000022b24e0; 1 drivers
v0x600002146a30_15 .net v0x600002146a30 15, 15 0, L_0x6000022b2620; 1 drivers
v0x600002146ac0 .array "lane_b", 15 0;
v0x600002146ac0_0 .net v0x600002146ac0 0, 15 0, L_0x6000022b1400; 1 drivers
v0x600002146ac0_1 .net v0x600002146ac0 1, 15 0, L_0x6000022b1540; 1 drivers
v0x600002146ac0_2 .net v0x600002146ac0 2, 15 0, L_0x6000022b1680; 1 drivers
v0x600002146ac0_3 .net v0x600002146ac0 3, 15 0, L_0x6000022b17c0; 1 drivers
v0x600002146ac0_4 .net v0x600002146ac0 4, 15 0, L_0x6000022b1900; 1 drivers
v0x600002146ac0_5 .net v0x600002146ac0 5, 15 0, L_0x6000022b1a40; 1 drivers
v0x600002146ac0_6 .net v0x600002146ac0 6, 15 0, L_0x6000022b1b80; 1 drivers
v0x600002146ac0_7 .net v0x600002146ac0 7, 15 0, L_0x6000022b1cc0; 1 drivers
v0x600002146ac0_8 .net v0x600002146ac0 8, 15 0, L_0x6000022b1e00; 1 drivers
v0x600002146ac0_9 .net v0x600002146ac0 9, 15 0, L_0x6000022b1fe0; 1 drivers
v0x600002146ac0_10 .net v0x600002146ac0 10, 15 0, L_0x6000022b1f40; 1 drivers
v0x600002146ac0_11 .net v0x600002146ac0 11, 15 0, L_0x6000022b21c0; 1 drivers
v0x600002146ac0_12 .net v0x600002146ac0 12, 15 0, L_0x6000022b2300; 1 drivers
v0x600002146ac0_13 .net v0x600002146ac0 13, 15 0, L_0x6000022b2440; 1 drivers
v0x600002146ac0_14 .net v0x600002146ac0 14, 15 0, L_0x6000022b2580; 1 drivers
v0x600002146ac0_15 .net v0x600002146ac0 15, 15 0, L_0x6000022b26c0; 1 drivers
v0x600002146b50 .array "lane_result", 15 0, 15 0;
v0x600002146be0_0 .net "mem_addr", 19 0, L_0x6000022b2b20;  1 drivers
v0x600002146c70_0 .var "mem_addr_reg", 19 0;
v0x600002146d00_0 .net "opcode", 7 0, L_0x6000022b2760;  1 drivers
v0x600002146d90_0 .var "reduce_result", 15 0;
v0x600002146e20 .array "reduce_tree", 79 0, 15 0;
v0x600002146eb0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002146f40_0 .net "sram_addr", 19 0, v0x600002146fd0_0;  alias, 1 drivers
v0x600002146fd0_0 .var "sram_addr_reg", 19 0;
v0x600002147060_0 .net "sram_rdata", 255 0, L_0x6000038d6680;  alias, 1 drivers
v0x6000021470f0_0 .net "sram_re", 0 0, L_0x6000038d5ea0;  alias, 1 drivers
v0x600002147180_0 .var "sram_re_reg", 0 0;
v0x600002147210_0 .net "sram_ready", 0 0, L_0x6000022bc0a0;  alias, 1 drivers
v0x6000021472a0_0 .net "sram_wdata", 255 0, L_0x6000038d5dc0;  alias, 1 drivers
v0x600002147330_0 .var "sram_wdata_reg", 255 0;
v0x6000021473c0_0 .net "sram_we", 0 0, L_0x6000038d5e30;  alias, 1 drivers
v0x600002147450_0 .var "sram_we_reg", 0 0;
v0x6000021474e0_0 .var/i "stage", 31 0;
v0x600002147570_0 .var "state", 2 0;
v0x600002147600_0 .net "subop", 7 0, L_0x6000022b2800;  1 drivers
v0x600002147690_0 .var "subop_reg", 7 0;
v0x600002147720_0 .net "vd", 4 0, L_0x6000022b28a0;  1 drivers
v0x6000021477b0_0 .var "vd_reg", 4 0;
v0x600002147840 .array "vrf", 31 0, 255 0;
v0x6000021478d0_0 .net "vs1", 4 0, L_0x6000022b2940;  1 drivers
v0x600002147960_0 .net "vs1_data", 255 0, L_0x6000038d5c00;  1 drivers
v0x6000021479f0_0 .var "vs1_reg", 4 0;
v0x600002147a80_0 .net "vs2", 4 0, L_0x6000022b29e0;  1 drivers
v0x600002147b10_0 .net "vs2_data", 255 0, L_0x6000038d5c70;  1 drivers
v0x600002147ba0_0 .var "vs2_reg", 4 0;
E_0x6000009ff380/0 .event anyedge, v0x600002146a30_0, v0x600002146a30_1, v0x600002146a30_2, v0x600002146a30_3;
E_0x6000009ff380/1 .event anyedge, v0x600002146a30_4, v0x600002146a30_5, v0x600002146a30_6, v0x600002146a30_7;
E_0x6000009ff380/2 .event anyedge, v0x600002146a30_8, v0x600002146a30_9, v0x600002146a30_10, v0x600002146a30_11;
E_0x6000009ff380/3 .event anyedge, v0x600002146a30_12, v0x600002146a30_13, v0x600002146a30_14, v0x600002146a30_15;
v0x600002146e20_0 .array/port v0x600002146e20, 0;
v0x600002146e20_1 .array/port v0x600002146e20, 1;
v0x600002146e20_2 .array/port v0x600002146e20, 2;
E_0x6000009ff380/4 .event anyedge, v0x600002147690_0, v0x600002146e20_0, v0x600002146e20_1, v0x600002146e20_2;
v0x600002146e20_3 .array/port v0x600002146e20, 3;
v0x600002146e20_4 .array/port v0x600002146e20, 4;
v0x600002146e20_5 .array/port v0x600002146e20, 5;
v0x600002146e20_6 .array/port v0x600002146e20, 6;
E_0x6000009ff380/5 .event anyedge, v0x600002146e20_3, v0x600002146e20_4, v0x600002146e20_5, v0x600002146e20_6;
v0x600002146e20_7 .array/port v0x600002146e20, 7;
v0x600002146e20_8 .array/port v0x600002146e20, 8;
v0x600002146e20_9 .array/port v0x600002146e20, 9;
v0x600002146e20_10 .array/port v0x600002146e20, 10;
E_0x6000009ff380/6 .event anyedge, v0x600002146e20_7, v0x600002146e20_8, v0x600002146e20_9, v0x600002146e20_10;
v0x600002146e20_11 .array/port v0x600002146e20, 11;
v0x600002146e20_12 .array/port v0x600002146e20, 12;
v0x600002146e20_13 .array/port v0x600002146e20, 13;
v0x600002146e20_14 .array/port v0x600002146e20, 14;
E_0x6000009ff380/7 .event anyedge, v0x600002146e20_11, v0x600002146e20_12, v0x600002146e20_13, v0x600002146e20_14;
v0x600002146e20_15 .array/port v0x600002146e20, 15;
v0x600002146e20_16 .array/port v0x600002146e20, 16;
v0x600002146e20_17 .array/port v0x600002146e20, 17;
v0x600002146e20_18 .array/port v0x600002146e20, 18;
E_0x6000009ff380/8 .event anyedge, v0x600002146e20_15, v0x600002146e20_16, v0x600002146e20_17, v0x600002146e20_18;
v0x600002146e20_19 .array/port v0x600002146e20, 19;
v0x600002146e20_20 .array/port v0x600002146e20, 20;
v0x600002146e20_21 .array/port v0x600002146e20, 21;
v0x600002146e20_22 .array/port v0x600002146e20, 22;
E_0x6000009ff380/9 .event anyedge, v0x600002146e20_19, v0x600002146e20_20, v0x600002146e20_21, v0x600002146e20_22;
v0x600002146e20_23 .array/port v0x600002146e20, 23;
v0x600002146e20_24 .array/port v0x600002146e20, 24;
v0x600002146e20_25 .array/port v0x600002146e20, 25;
v0x600002146e20_26 .array/port v0x600002146e20, 26;
E_0x6000009ff380/10 .event anyedge, v0x600002146e20_23, v0x600002146e20_24, v0x600002146e20_25, v0x600002146e20_26;
v0x600002146e20_27 .array/port v0x600002146e20, 27;
v0x600002146e20_28 .array/port v0x600002146e20, 28;
v0x600002146e20_29 .array/port v0x600002146e20, 29;
v0x600002146e20_30 .array/port v0x600002146e20, 30;
E_0x6000009ff380/11 .event anyedge, v0x600002146e20_27, v0x600002146e20_28, v0x600002146e20_29, v0x600002146e20_30;
v0x600002146e20_31 .array/port v0x600002146e20, 31;
v0x600002146e20_32 .array/port v0x600002146e20, 32;
v0x600002146e20_33 .array/port v0x600002146e20, 33;
v0x600002146e20_34 .array/port v0x600002146e20, 34;
E_0x6000009ff380/12 .event anyedge, v0x600002146e20_31, v0x600002146e20_32, v0x600002146e20_33, v0x600002146e20_34;
v0x600002146e20_35 .array/port v0x600002146e20, 35;
v0x600002146e20_36 .array/port v0x600002146e20, 36;
v0x600002146e20_37 .array/port v0x600002146e20, 37;
v0x600002146e20_38 .array/port v0x600002146e20, 38;
E_0x6000009ff380/13 .event anyedge, v0x600002146e20_35, v0x600002146e20_36, v0x600002146e20_37, v0x600002146e20_38;
v0x600002146e20_39 .array/port v0x600002146e20, 39;
v0x600002146e20_40 .array/port v0x600002146e20, 40;
v0x600002146e20_41 .array/port v0x600002146e20, 41;
v0x600002146e20_42 .array/port v0x600002146e20, 42;
E_0x6000009ff380/14 .event anyedge, v0x600002146e20_39, v0x600002146e20_40, v0x600002146e20_41, v0x600002146e20_42;
v0x600002146e20_43 .array/port v0x600002146e20, 43;
v0x600002146e20_44 .array/port v0x600002146e20, 44;
v0x600002146e20_45 .array/port v0x600002146e20, 45;
v0x600002146e20_46 .array/port v0x600002146e20, 46;
E_0x6000009ff380/15 .event anyedge, v0x600002146e20_43, v0x600002146e20_44, v0x600002146e20_45, v0x600002146e20_46;
v0x600002146e20_47 .array/port v0x600002146e20, 47;
v0x600002146e20_48 .array/port v0x600002146e20, 48;
v0x600002146e20_49 .array/port v0x600002146e20, 49;
v0x600002146e20_50 .array/port v0x600002146e20, 50;
E_0x6000009ff380/16 .event anyedge, v0x600002146e20_47, v0x600002146e20_48, v0x600002146e20_49, v0x600002146e20_50;
v0x600002146e20_51 .array/port v0x600002146e20, 51;
v0x600002146e20_52 .array/port v0x600002146e20, 52;
v0x600002146e20_53 .array/port v0x600002146e20, 53;
v0x600002146e20_54 .array/port v0x600002146e20, 54;
E_0x6000009ff380/17 .event anyedge, v0x600002146e20_51, v0x600002146e20_52, v0x600002146e20_53, v0x600002146e20_54;
v0x600002146e20_55 .array/port v0x600002146e20, 55;
v0x600002146e20_56 .array/port v0x600002146e20, 56;
v0x600002146e20_57 .array/port v0x600002146e20, 57;
v0x600002146e20_58 .array/port v0x600002146e20, 58;
E_0x6000009ff380/18 .event anyedge, v0x600002146e20_55, v0x600002146e20_56, v0x600002146e20_57, v0x600002146e20_58;
v0x600002146e20_59 .array/port v0x600002146e20, 59;
v0x600002146e20_60 .array/port v0x600002146e20, 60;
v0x600002146e20_61 .array/port v0x600002146e20, 61;
v0x600002146e20_62 .array/port v0x600002146e20, 62;
E_0x6000009ff380/19 .event anyedge, v0x600002146e20_59, v0x600002146e20_60, v0x600002146e20_61, v0x600002146e20_62;
v0x600002146e20_63 .array/port v0x600002146e20, 63;
v0x600002146e20_64 .array/port v0x600002146e20, 64;
v0x600002146e20_65 .array/port v0x600002146e20, 65;
v0x600002146e20_66 .array/port v0x600002146e20, 66;
E_0x6000009ff380/20 .event anyedge, v0x600002146e20_63, v0x600002146e20_64, v0x600002146e20_65, v0x600002146e20_66;
v0x600002146e20_67 .array/port v0x600002146e20, 67;
v0x600002146e20_68 .array/port v0x600002146e20, 68;
v0x600002146e20_69 .array/port v0x600002146e20, 69;
v0x600002146e20_70 .array/port v0x600002146e20, 70;
E_0x6000009ff380/21 .event anyedge, v0x600002146e20_67, v0x600002146e20_68, v0x600002146e20_69, v0x600002146e20_70;
v0x600002146e20_71 .array/port v0x600002146e20, 71;
v0x600002146e20_72 .array/port v0x600002146e20, 72;
v0x600002146e20_73 .array/port v0x600002146e20, 73;
v0x600002146e20_74 .array/port v0x600002146e20, 74;
E_0x6000009ff380/22 .event anyedge, v0x600002146e20_71, v0x600002146e20_72, v0x600002146e20_73, v0x600002146e20_74;
v0x600002146e20_75 .array/port v0x600002146e20, 75;
v0x600002146e20_76 .array/port v0x600002146e20, 76;
v0x600002146e20_77 .array/port v0x600002146e20, 77;
v0x600002146e20_78 .array/port v0x600002146e20, 78;
E_0x6000009ff380/23 .event anyedge, v0x600002146e20_75, v0x600002146e20_76, v0x600002146e20_77, v0x600002146e20_78;
v0x600002146e20_79 .array/port v0x600002146e20, 79;
E_0x6000009ff380/24 .event anyedge, v0x600002146e20_79;
E_0x6000009ff380 .event/or E_0x6000009ff380/0, E_0x6000009ff380/1, E_0x6000009ff380/2, E_0x6000009ff380/3, E_0x6000009ff380/4, E_0x6000009ff380/5, E_0x6000009ff380/6, E_0x6000009ff380/7, E_0x6000009ff380/8, E_0x6000009ff380/9, E_0x6000009ff380/10, E_0x6000009ff380/11, E_0x6000009ff380/12, E_0x6000009ff380/13, E_0x6000009ff380/14, E_0x6000009ff380/15, E_0x6000009ff380/16, E_0x6000009ff380/17, E_0x6000009ff380/18, E_0x6000009ff380/19, E_0x6000009ff380/20, E_0x6000009ff380/21, E_0x6000009ff380/22, E_0x6000009ff380/23, E_0x6000009ff380/24;
L_0x6000022b1360 .part L_0x6000038d5c00, 0, 16;
L_0x6000022b1400 .part L_0x6000038d5c70, 0, 16;
L_0x6000022b14a0 .part L_0x6000038d5c00, 16, 16;
L_0x6000022b1540 .part L_0x6000038d5c70, 16, 16;
L_0x6000022b15e0 .part L_0x6000038d5c00, 32, 16;
L_0x6000022b1680 .part L_0x6000038d5c70, 32, 16;
L_0x6000022b1720 .part L_0x6000038d5c00, 48, 16;
L_0x6000022b17c0 .part L_0x6000038d5c70, 48, 16;
L_0x6000022b1860 .part L_0x6000038d5c00, 64, 16;
L_0x6000022b1900 .part L_0x6000038d5c70, 64, 16;
L_0x6000022b19a0 .part L_0x6000038d5c00, 80, 16;
L_0x6000022b1a40 .part L_0x6000038d5c70, 80, 16;
L_0x6000022b1ae0 .part L_0x6000038d5c00, 96, 16;
L_0x6000022b1b80 .part L_0x6000038d5c70, 96, 16;
L_0x6000022b1c20 .part L_0x6000038d5c00, 112, 16;
L_0x6000022b1cc0 .part L_0x6000038d5c70, 112, 16;
L_0x6000022b1d60 .part L_0x6000038d5c00, 128, 16;
L_0x6000022b1e00 .part L_0x6000038d5c70, 128, 16;
L_0x6000022b1ea0 .part L_0x6000038d5c00, 144, 16;
L_0x6000022b1fe0 .part L_0x6000038d5c70, 144, 16;
L_0x6000022b2080 .part L_0x6000038d5c00, 160, 16;
L_0x6000022b1f40 .part L_0x6000038d5c70, 160, 16;
L_0x6000022b2120 .part L_0x6000038d5c00, 176, 16;
L_0x6000022b21c0 .part L_0x6000038d5c70, 176, 16;
L_0x6000022b2260 .part L_0x6000038d5c00, 192, 16;
L_0x6000022b2300 .part L_0x6000038d5c70, 192, 16;
L_0x6000022b23a0 .part L_0x6000038d5c00, 208, 16;
L_0x6000022b2440 .part L_0x6000038d5c70, 208, 16;
L_0x6000022b24e0 .part L_0x6000038d5c00, 224, 16;
L_0x6000022b2580 .part L_0x6000038d5c70, 224, 16;
L_0x6000022b2620 .part L_0x6000038d5c00, 240, 16;
L_0x6000022b26c0 .part L_0x6000038d5c70, 240, 16;
L_0x6000022b2760 .part v0x600002121b00_0, 120, 8;
L_0x6000022b2800 .part v0x600002121b00_0, 112, 8;
L_0x6000022b28a0 .part v0x600002121b00_0, 107, 5;
L_0x6000022b2940 .part v0x600002121b00_0, 102, 5;
L_0x6000022b29e0 .part v0x600002121b00_0, 97, 5;
L_0x6000022b2a80 .part v0x600002121b00_0, 32, 16;
L_0x6000022b2b20 .part v0x600002121b00_0, 76, 20;
L_0x6000022b2bc0 .part v0x600002121b00_0, 48, 16;
L_0x6000022b2c60 .array/port v0x600002147840, L_0x6000022b2d00;
L_0x6000022b2d00 .concat [ 5 2 0 0], v0x6000021479f0_0, L_0x14808d428;
L_0x6000022b2da0 .array/port v0x600002147840, L_0x6000022b2e40;
L_0x6000022b2e40 .concat [ 5 2 0 0], v0x600002147ba0_0, L_0x14808d470;
L_0x6000022b2ee0 .cmp/eq 3, v0x600002147570_0, L_0x14808d4b8;
S_0x16010a6b0 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff3c0 .param/l "i" 1 13 137, +C4<00>;
v0x600002146b50_0 .array/port v0x600002146b50, 0;
v0x600002146b50_1 .array/port v0x600002146b50, 1;
v0x600002146b50_2 .array/port v0x600002146b50, 2;
v0x600002146b50_3 .array/port v0x600002146b50, 3;
E_0x6000009ff440/0 .event anyedge, v0x600002146b50_0, v0x600002146b50_1, v0x600002146b50_2, v0x600002146b50_3;
v0x600002146b50_4 .array/port v0x600002146b50, 4;
v0x600002146b50_5 .array/port v0x600002146b50, 5;
v0x600002146b50_6 .array/port v0x600002146b50, 6;
v0x600002146b50_7 .array/port v0x600002146b50, 7;
E_0x6000009ff440/1 .event anyedge, v0x600002146b50_4, v0x600002146b50_5, v0x600002146b50_6, v0x600002146b50_7;
v0x600002146b50_8 .array/port v0x600002146b50, 8;
v0x600002146b50_9 .array/port v0x600002146b50, 9;
v0x600002146b50_10 .array/port v0x600002146b50, 10;
v0x600002146b50_11 .array/port v0x600002146b50, 11;
E_0x6000009ff440/2 .event anyedge, v0x600002146b50_8, v0x600002146b50_9, v0x600002146b50_10, v0x600002146b50_11;
v0x600002146b50_12 .array/port v0x600002146b50, 12;
v0x600002146b50_13 .array/port v0x600002146b50, 13;
v0x600002146b50_14 .array/port v0x600002146b50, 14;
v0x600002146b50_15 .array/port v0x600002146b50, 15;
E_0x6000009ff440/3 .event anyedge, v0x600002146b50_12, v0x600002146b50_13, v0x600002146b50_14, v0x600002146b50_15;
E_0x6000009ff440 .event/or E_0x6000009ff440/0, E_0x6000009ff440/1, E_0x6000009ff440/2, E_0x6000009ff440/3;
E_0x6000009ff480/0 .event anyedge, v0x600002147690_0, v0x600002146a30_0, v0x600002146a30_1, v0x600002146a30_2;
E_0x6000009ff480/1 .event anyedge, v0x600002146a30_3, v0x600002146a30_4, v0x600002146a30_5, v0x600002146a30_6;
E_0x6000009ff480/2 .event anyedge, v0x600002146a30_7, v0x600002146a30_8, v0x600002146a30_9, v0x600002146a30_10;
E_0x6000009ff480/3 .event anyedge, v0x600002146a30_11, v0x600002146a30_12, v0x600002146a30_13, v0x600002146a30_14;
E_0x6000009ff480/4 .event anyedge, v0x600002146a30_15, v0x600002146ac0_0, v0x600002146ac0_1, v0x600002146ac0_2;
E_0x6000009ff480/5 .event anyedge, v0x600002146ac0_3, v0x600002146ac0_4, v0x600002146ac0_5, v0x600002146ac0_6;
E_0x6000009ff480/6 .event anyedge, v0x600002146ac0_7, v0x600002146ac0_8, v0x600002146ac0_9, v0x600002146ac0_10;
E_0x6000009ff480/7 .event anyedge, v0x600002146ac0_11, v0x600002146ac0_12, v0x600002146ac0_13, v0x600002146ac0_14;
E_0x6000009ff480/8 .event anyedge, v0x600002146ac0_15, v0x600002146910_0;
E_0x6000009ff480 .event/or E_0x6000009ff480/0, E_0x6000009ff480/1, E_0x6000009ff480/2, E_0x6000009ff480/3, E_0x6000009ff480/4, E_0x6000009ff480/5, E_0x6000009ff480/6, E_0x6000009ff480/7, E_0x6000009ff480/8;
S_0x16010a820 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff4c0 .param/l "i" 1 13 137, +C4<01>;
S_0x16010a990 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff540 .param/l "i" 1 13 137, +C4<010>;
S_0x16010ab00 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff5c0 .param/l "i" 1 13 137, +C4<011>;
S_0x16010ac70 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff680 .param/l "i" 1 13 137, +C4<0100>;
S_0x16010ade0 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff700 .param/l "i" 1 13 137, +C4<0101>;
S_0x16010af50 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff780 .param/l "i" 1 13 137, +C4<0110>;
S_0x16010b0c0 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff800 .param/l "i" 1 13 137, +C4<0111>;
S_0x16010b230 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff640 .param/l "i" 1 13 137, +C4<01000>;
S_0x16010b3a0 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff8c0 .param/l "i" 1 13 137, +C4<01001>;
S_0x16010b510 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff940 .param/l "i" 1 13 137, +C4<01010>;
S_0x16010b680 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ff9c0 .param/l "i" 1 13 137, +C4<01011>;
S_0x16010b7f0 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ffa40 .param/l "i" 1 13 137, +C4<01100>;
S_0x16010b960 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ffac0 .param/l "i" 1 13 137, +C4<01101>;
S_0x16010bad0 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ffb40 .param/l "i" 1 13 137, +C4<01110>;
S_0x16010bc40 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x16010a230;
 .timescale 0 0;
P_0x6000009ffbc0 .param/l "i" 1 13 137, +C4<01111>;
S_0x16010c230 .scope generate, "tpc_gen[2]" "tpc_gen[2]" 5 212, 5 212 0, S_0x1601398e0;
 .timescale -9 -12;
P_0x6000009f8100 .param/l "t" 1 5 212, +C4<010>;
v0x600002094510_0 .net/2u *"_ivl_28", 0 0, L_0x148090320;  1 drivers
v0x6000020945a0_0 .net/2u *"_ivl_30", 0 0, L_0x148090368;  1 drivers
S_0x16010c3a0 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x16010c230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x160812c00 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x160812c40 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x160812c80 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x160812cc0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x160812d00 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x160812d40 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x160812d80 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x160812dc0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x160812e00 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x160812e40 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x160812e80 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x160812ec0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x160812f00 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x160812f40 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x160812f80 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000010>;
P_0x160812fc0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x160813000 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x6000038d68b0 .functor BUFZ 1, v0x600002169c20_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d2d10 .functor OR 1, L_0x6000022a7480, L_0x6000022a7660, C4<0>, C4<0>;
L_0x6000038d2d80 .functor AND 1, L_0x6000038d2ca0, L_0x6000038d2d10, C4<1>, C4<1>;
L_0x6000038d2df0 .functor BUFZ 1, v0x60000216ac70_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d2e60 .functor BUFZ 1, v0x60000216a760_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d3a30 .functor AND 1, L_0x6000022a28a0, L_0x6000022a2620, C4<1>, C4<1>;
L_0x6000038d3aa0 .functor AND 1, L_0x6000038d3a30, L_0x6000022a26c0, C4<1>, C4<1>;
v0x60000216fba0_0 .net *"_ivl_24", 19 0, L_0x6000022a6da0;  1 drivers
L_0x14808fcf0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000216fc30_0 .net *"_ivl_27", 3 0, L_0x14808fcf0;  1 drivers
v0x60000216fcc0_0 .net *"_ivl_28", 19 0, L_0x6000022a6e40;  1 drivers
L_0x14808fd38 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000216fd50_0 .net *"_ivl_31", 14 0, L_0x14808fd38;  1 drivers
L_0x14808fd80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000216fde0_0 .net/2u *"_ivl_34", 2 0, L_0x14808fd80;  1 drivers
v0x60000216fe70_0 .net *"_ivl_38", 19 0, L_0x6000022a7020;  1 drivers
L_0x14808fdc8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000216ff00_0 .net *"_ivl_41", 3 0, L_0x14808fdc8;  1 drivers
v0x600002168000_0 .net *"_ivl_42", 19 0, L_0x6000022a70c0;  1 drivers
L_0x14808fe10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002168090_0 .net *"_ivl_45", 3 0, L_0x14808fe10;  1 drivers
L_0x14808fe58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002168120_0 .net/2u *"_ivl_48", 2 0, L_0x14808fe58;  1 drivers
v0x6000021681b0_0 .net *"_ivl_52", 19 0, L_0x6000022a72a0;  1 drivers
L_0x14808fea0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002168240_0 .net *"_ivl_55", 3 0, L_0x14808fea0;  1 drivers
v0x6000021682d0_0 .net *"_ivl_56", 19 0, L_0x6000022a7340;  1 drivers
L_0x14808fee8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002168360_0 .net *"_ivl_59", 3 0, L_0x14808fee8;  1 drivers
L_0x14808ff30 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000021683f0_0 .net *"_ivl_63", 127 0, L_0x14808ff30;  1 drivers
v0x600002168480_0 .net *"_ivl_65", 127 0, L_0x6000022a7520;  1 drivers
L_0x14808ff78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002168510_0 .net/2u *"_ivl_68", 2 0, L_0x14808ff78;  1 drivers
v0x6000021685a0_0 .net *"_ivl_70", 0 0, L_0x6000022a7480;  1 drivers
L_0x14808ffc0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002168630_0 .net/2u *"_ivl_72", 2 0, L_0x14808ffc0;  1 drivers
v0x6000021686c0_0 .net *"_ivl_74", 0 0, L_0x6000022a7660;  1 drivers
v0x600002168750_0 .net *"_ivl_77", 0 0, L_0x6000038d2d10;  1 drivers
v0x6000021687e0_0 .net *"_ivl_87", 0 0, L_0x6000038d3a30;  1 drivers
v0x600002168870_0 .net *"_ivl_89", 0 0, L_0x6000022a26c0;  1 drivers
v0x600002168900_0 .var "act_data_d", 31 0;
v0x600002168990_0 .var "act_valid_d", 0 0;
v0x600002168a20_0 .var "act_valid_d2", 0 0;
v0x600002168ab0_0 .net "axi_araddr", 39 0, L_0x6000038d36b0;  alias, 1 drivers
v0x600002168b40_0 .net "axi_arlen", 7 0, L_0x6000038d3720;  alias, 1 drivers
v0x600002168bd0_0 .net "axi_arready", 0 0, L_0x6000022a2bc0;  1 drivers
v0x600002168c60_0 .net "axi_arvalid", 0 0, v0x60000214cab0_0;  1 drivers
v0x600002168cf0_0 .net "axi_awaddr", 39 0, L_0x6000038d3410;  alias, 1 drivers
v0x600002168d80_0 .net "axi_awlen", 7 0, L_0x6000038d3480;  alias, 1 drivers
v0x600002168e10_0 .net "axi_awready", 0 0, L_0x6000022a29e0;  1 drivers
v0x600002168ea0_0 .net "axi_awvalid", 0 0, v0x60000214cea0_0;  1 drivers
v0x600002168f30_0 .net "axi_bready", 0 0, L_0x148090128;  1 drivers
v0x600002168fc0_0 .net "axi_bresp", 1 0, L_0x6000038d9c00;  alias, 1 drivers
v0x600002169050_0 .net "axi_bvalid", 0 0, L_0x6000022a2b20;  1 drivers
v0x6000021690e0_0 .net "axi_rdata", 255 0, L_0x6000038d9e30;  alias, 1 drivers
v0x600002169170_0 .net "axi_rlast", 0 0, L_0x6000022a2c60;  1 drivers
v0x600002169200_0 .net "axi_rready", 0 0, v0x60000214d290_0;  1 drivers
v0x600002169290_0 .net "axi_rvalid", 0 0, L_0x6000022a2d00;  1 drivers
v0x600002169320_0 .net "axi_wdata", 255 0, L_0x6000038d3560;  alias, 1 drivers
v0x6000021693b0_0 .net "axi_wlast", 0 0, v0x60000214d560_0;  1 drivers
v0x600002169440_0 .net "axi_wready", 0 0, L_0x6000022a2a80;  1 drivers
v0x6000021694d0_0 .net "axi_wvalid", 0 0, v0x60000214d710_0;  1 drivers
v0x600002169560_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021695f0_0 .net "dma_lcp_done", 0 0, L_0x6000038d31e0;  1 drivers
v0x600002169680_0 .net "dma_lcp_ready", 0 0, L_0x6000022a1720;  1 drivers
v0x600002169710_0 .net "dma_sram_addr", 19 0, v0x60000214e640_0;  1 drivers
v0x6000021697a0_0 .net "dma_sram_rdata", 255 0, L_0x6000038d39c0;  1 drivers
v0x600002169830_0 .net "dma_sram_re", 0 0, L_0x6000038d33a0;  1 drivers
v0x6000021698c0_0 .net "dma_sram_ready", 0 0, L_0x6000022a2580;  1 drivers
v0x600002169950_0 .net "dma_sram_wdata", 255 0, L_0x6000038d32c0;  1 drivers
v0x6000021699e0_0 .net "dma_sram_we", 0 0, L_0x6000038d3330;  1 drivers
v0x600002169a70_0 .net "global_sync_in", 0 0, L_0x6000038db170;  alias, 1 drivers
v0x600002169b00 .array "instr_mem", 4095 0, 127 0;
v0x600002169b90_0 .var "instr_rdata_reg", 127 0;
v0x600002169c20_0 .var "instr_valid_reg", 0 0;
v0x600002169cb0_0 .net "lcp_dma_cmd", 127 0, v0x6000021481b0_0;  1 drivers
v0x600002169d40_0 .net "lcp_dma_valid", 0 0, L_0x6000038d6d10;  1 drivers
v0x600002169dd0_0 .net "lcp_imem_addr", 19 0, L_0x6000038d6a00;  1 drivers
v0x600002169e60_0 .net "lcp_imem_data", 127 0, v0x600002169b90_0;  1 drivers
v0x600002169ef0_0 .net "lcp_imem_re", 0 0, L_0x6000038d6a70;  1 drivers
v0x600002169f80_0 .net "lcp_imem_valid", 0 0, L_0x6000038d68b0;  1 drivers
v0x60000216a010_0 .net "lcp_mxu_cmd", 127 0, v0x600002148ea0_0;  1 drivers
v0x60000216a0a0_0 .net "lcp_mxu_valid", 0 0, L_0x6000038d6b50;  1 drivers
v0x60000216a130_0 .net "lcp_vpu_cmd", 127 0, v0x600002149a70_0;  1 drivers
v0x60000216a1c0_0 .net "lcp_vpu_valid", 0 0, L_0x6000038d6c30;  1 drivers
v0x60000216a250_0 .net "mxu_a_addr", 19 0, L_0x6000022a7160;  1 drivers
v0x60000216a2e0_0 .net "mxu_a_rdata", 255 0, L_0x6000038d38e0;  1 drivers
v0x60000216a370_0 .net "mxu_a_re", 0 0, L_0x6000022a7200;  1 drivers
v0x60000216a400_0 .net "mxu_a_ready", 0 0, L_0x6000022a2440;  1 drivers
v0x60000216a490_0 .net "mxu_cfg_k", 15 0, L_0x6000022bdb80;  1 drivers
v0x60000216a520_0 .net "mxu_cfg_m", 15 0, L_0x6000022bda40;  1 drivers
v0x60000216a5b0_0 .net "mxu_cfg_n", 15 0, L_0x6000022bdae0;  1 drivers
v0x60000216a640_0 .var "mxu_col_cnt", 4 0;
v0x60000216a6d0_0 .var "mxu_cycle_cnt", 15 0;
v0x60000216a760_0 .var "mxu_done_reg", 0 0;
v0x60000216a7f0_0 .net "mxu_dst_addr", 15 0, L_0x6000022bd860;  1 drivers
v0x60000216a880_0 .net "mxu_lcp_done", 0 0, L_0x6000038d2e60;  1 drivers
v0x60000216a910_0 .net "mxu_lcp_ready", 0 0, L_0x6000038d2df0;  1 drivers
v0x60000216a9a0_0 .net "mxu_o_addr", 19 0, L_0x6000022a73e0;  1 drivers
v0x60000216aa30_0 .net "mxu_o_ready", 0 0, L_0x6000022a24e0;  1 drivers
v0x60000216aac0_0 .net "mxu_o_wdata", 255 0, L_0x6000022a75c0;  1 drivers
v0x60000216ab50_0 .net "mxu_o_we", 0 0, L_0x6000038d2d80;  1 drivers
v0x60000216abe0_0 .var "mxu_out_cnt", 15 0;
v0x60000216ac70_0 .var "mxu_ready_reg", 0 0;
v0x60000216ad00_0 .net "mxu_src0_addr", 15 0, L_0x6000022bd900;  1 drivers
v0x60000216ad90_0 .net "mxu_src1_addr", 15 0, L_0x6000022bd9a0;  1 drivers
v0x60000216ae20_0 .var "mxu_start_array", 0 0;
v0x60000216aeb0_0 .var "mxu_start_array_d", 0 0;
v0x60000216af40_0 .var "mxu_state", 2 0;
v0x60000216afd0_0 .net "mxu_subop", 7 0, L_0x6000022bd7c0;  1 drivers
v0x60000216b060_0 .net "mxu_w_addr", 19 0, L_0x6000022a6ee0;  1 drivers
v0x60000216b0f0_0 .net "mxu_w_rdata", 255 0, v0x60000216d170_0;  1 drivers
v0x60000216b180_0 .net "mxu_w_re", 0 0, L_0x6000022a6f80;  1 drivers
v0x60000216b210_0 .net "mxu_w_ready", 0 0, L_0x6000022a2300;  1 drivers
v0x60000216b2a0_0 .net "noc_data_write", 0 0, L_0x6000038d3aa0;  1 drivers
v0x60000216b330_0 .net "noc_rx_addr", 19 0, L_0x1480902d8;  alias, 1 drivers
v0x60000216b3c0_0 .net "noc_rx_data", 255 0, L_0x148090290;  alias, 1 drivers
v0x60000216b450_0 .net "noc_rx_is_instr", 0 0, L_0x6000022a2940;  1 drivers
v0x60000216b4e0_0 .net "noc_rx_ready", 0 0, L_0x6000022a2620;  1 drivers
v0x60000216b570_0 .net "noc_rx_valid", 0 0, L_0x6000022a28a0;  1 drivers
L_0x1480901b8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000216b600_0 .net "noc_tx_addr", 19 0, L_0x1480901b8;  1 drivers
L_0x148090170 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000216b690_0 .net "noc_tx_data", 255 0, L_0x148090170;  1 drivers
L_0x148090248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000216b720_0 .net "noc_tx_ready", 0 0, L_0x148090248;  1 drivers
L_0x148090200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000216b7b0_0 .net "noc_tx_valid", 0 0, L_0x148090200;  1 drivers
v0x60000216b840_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000216b8d0_0 .net "sync_grant", 0 0, L_0x6000022a2800;  1 drivers
v0x60000216b960_0 .net "sync_request", 0 0, v0x6000021498c0_0;  1 drivers
v0x60000216b9f0_0 .net "systolic_busy", 0 0, L_0x6000038d2bc0;  1 drivers
v0x60000216ba80_0 .net "systolic_done", 0 0, L_0x6000022a68a0;  1 drivers
v0x60000216bb10_0 .net "systolic_result", 127 0, L_0x6000022a6440;  1 drivers
v0x60000216bba0_0 .net "systolic_result_valid", 0 0, L_0x6000038d2ca0;  1 drivers
v0x60000216bc30_0 .net "tpc_busy", 0 0, L_0x6000038d6df0;  1 drivers
v0x60000216bcc0_0 .net "tpc_done", 0 0, v0x600002148510_0;  1 drivers
v0x60000216bd50_0 .net "tpc_error", 0 0, v0x600002148630_0;  1 drivers
v0x60000216bde0_0 .net "tpc_start", 0 0, L_0x6000022a2760;  1 drivers
v0x60000216be70_0 .net "tpc_start_pc", 19 0, L_0x6000038db3a0;  alias, 1 drivers
v0x60000216bf00_0 .net "vpu_lcp_done", 0 0, L_0x6000038d2fb0;  1 drivers
v0x600002094000_0 .net "vpu_lcp_ready", 0 0, L_0x6000022a1220;  1 drivers
v0x600002094090_0 .net "vpu_sram_addr", 19 0, v0x60000216ef40_0;  1 drivers
v0x600002094120_0 .net "vpu_sram_rdata", 255 0, L_0x6000038d3950;  1 drivers
v0x6000020941b0_0 .net "vpu_sram_re", 0 0, L_0x6000038d3170;  1 drivers
v0x600002094240_0 .net "vpu_sram_ready", 0 0, L_0x6000022a23a0;  1 drivers
v0x6000020942d0_0 .net "vpu_sram_wdata", 255 0, L_0x6000038d3090;  1 drivers
v0x600002094360_0 .net "vpu_sram_we", 0 0, L_0x6000038d3100;  1 drivers
v0x6000020943f0_0 .var "weight_load_col_d", 1 0;
v0x600002094480_0 .var "weight_load_en_d", 0 0;
L_0x6000022bd7c0 .part v0x600002148ea0_0, 112, 8;
L_0x6000022bd860 .part v0x600002148ea0_0, 96, 16;
L_0x6000022bd900 .part v0x600002148ea0_0, 80, 16;
L_0x6000022bd9a0 .part v0x600002148ea0_0, 64, 16;
L_0x6000022bda40 .part v0x600002148ea0_0, 48, 16;
L_0x6000022bdae0 .part v0x600002148ea0_0, 32, 16;
L_0x6000022bdb80 .part v0x600002148ea0_0, 16, 16;
L_0x6000022a6d00 .part v0x60000216d170_0, 0, 32;
L_0x6000022a6da0 .concat [ 16 4 0 0], L_0x6000022bd9a0, L_0x14808fcf0;
L_0x6000022a6e40 .concat [ 5 15 0 0], v0x60000216a640_0, L_0x14808fd38;
L_0x6000022a6ee0 .arith/sum 20, L_0x6000022a6da0, L_0x6000022a6e40;
L_0x6000022a6f80 .cmp/eq 3, v0x60000216af40_0, L_0x14808fd80;
L_0x6000022a7020 .concat [ 16 4 0 0], L_0x6000022bd900, L_0x14808fdc8;
L_0x6000022a70c0 .concat [ 16 4 0 0], v0x60000216a6d0_0, L_0x14808fe10;
L_0x6000022a7160 .arith/sum 20, L_0x6000022a7020, L_0x6000022a70c0;
L_0x6000022a7200 .cmp/eq 3, v0x60000216af40_0, L_0x14808fe58;
L_0x6000022a72a0 .concat [ 16 4 0 0], L_0x6000022bd860, L_0x14808fea0;
L_0x6000022a7340 .concat [ 16 4 0 0], v0x60000216abe0_0, L_0x14808fee8;
L_0x6000022a73e0 .arith/sum 20, L_0x6000022a72a0, L_0x6000022a7340;
L_0x6000022a7520 .part L_0x6000022a6440, 0, 128;
L_0x6000022a75c0 .concat [ 128 128 0 0], L_0x6000022a7520, L_0x14808ff30;
L_0x6000022a7480 .cmp/eq 3, v0x60000216af40_0, L_0x14808ff78;
L_0x6000022a7660 .cmp/eq 3, v0x60000216af40_0, L_0x14808ffc0;
L_0x6000022a2620 .reduce/nor L_0x6000038d6df0;
L_0x6000022a26c0 .reduce/nor L_0x6000022a2940;
S_0x16010c8a0 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x16010c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x160813200 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x160813240 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x160813280 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x1608132c0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x160813300 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x160813340 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x160813380 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x1608133c0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x160813400 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x160813440 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x160813480 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x1608134c0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x160813500 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x160813540 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x160813580 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x1608135c0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x160813600 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x160813640 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x160813680 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x1608136c0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x160813700 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x6000038d31e0 .functor BUFZ 1, v0x60000214dd40_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d32c0 .functor BUFZ 256, v0x60000214e9a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d3330 .functor BUFZ 1, v0x60000214eac0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d33a0 .functor BUFZ 1, v0x60000214e7f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d3410 .functor BUFZ 40, v0x60000214cbd0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000038d3480 .functor BUFZ 8, v0x60000214ccf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000038d3560 .functor BUFZ 256, v0x60000214d440_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d36b0 .functor BUFZ 40, v0x60000214c7e0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000038d3720 .functor BUFZ 8, v0x60000214c900_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1480900e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000214c6c0_0 .net/2u *"_ivl_14", 3 0, L_0x1480900e0;  1 drivers
v0x60000214c750_0 .net "axi_araddr", 39 0, L_0x6000038d36b0;  alias, 1 drivers
v0x60000214c7e0_0 .var "axi_araddr_reg", 39 0;
v0x60000214c870_0 .net "axi_arlen", 7 0, L_0x6000038d3720;  alias, 1 drivers
v0x60000214c900_0 .var "axi_arlen_reg", 7 0;
v0x60000214c990_0 .net "axi_arready", 0 0, L_0x6000022a2bc0;  alias, 1 drivers
v0x60000214ca20_0 .net "axi_arvalid", 0 0, v0x60000214cab0_0;  alias, 1 drivers
v0x60000214cab0_0 .var "axi_arvalid_reg", 0 0;
v0x60000214cb40_0 .net "axi_awaddr", 39 0, L_0x6000038d3410;  alias, 1 drivers
v0x60000214cbd0_0 .var "axi_awaddr_reg", 39 0;
v0x60000214cc60_0 .net "axi_awlen", 7 0, L_0x6000038d3480;  alias, 1 drivers
v0x60000214ccf0_0 .var "axi_awlen_reg", 7 0;
v0x60000214cd80_0 .net "axi_awready", 0 0, L_0x6000022a29e0;  alias, 1 drivers
v0x60000214ce10_0 .net "axi_awvalid", 0 0, v0x60000214cea0_0;  alias, 1 drivers
v0x60000214cea0_0 .var "axi_awvalid_reg", 0 0;
v0x60000214cf30_0 .net "axi_bready", 0 0, L_0x148090128;  alias, 1 drivers
v0x60000214cfc0_0 .net "axi_bresp", 1 0, L_0x6000038d9c00;  alias, 1 drivers
v0x60000214d050_0 .net "axi_bvalid", 0 0, L_0x6000022a2b20;  alias, 1 drivers
v0x60000214d0e0_0 .net "axi_rdata", 255 0, L_0x6000038d9e30;  alias, 1 drivers
v0x60000214d170_0 .net "axi_rlast", 0 0, L_0x6000022a2c60;  alias, 1 drivers
v0x60000214d200_0 .net "axi_rready", 0 0, v0x60000214d290_0;  alias, 1 drivers
v0x60000214d290_0 .var "axi_rready_reg", 0 0;
v0x60000214d320_0 .net "axi_rvalid", 0 0, L_0x6000022a2d00;  alias, 1 drivers
v0x60000214d3b0_0 .net "axi_wdata", 255 0, L_0x6000038d3560;  alias, 1 drivers
v0x60000214d440_0 .var "axi_wdata_reg", 255 0;
v0x60000214d4d0_0 .net "axi_wlast", 0 0, v0x60000214d560_0;  alias, 1 drivers
v0x60000214d560_0 .var "axi_wlast_reg", 0 0;
v0x60000214d5f0_0 .net "axi_wready", 0 0, L_0x6000022a2a80;  alias, 1 drivers
v0x60000214d680_0 .net "axi_wvalid", 0 0, v0x60000214d710_0;  alias, 1 drivers
v0x60000214d710_0 .var "axi_wvalid_reg", 0 0;
v0x60000214d7a0_0 .net "cfg_cols", 11 0, L_0x6000022a1540;  1 drivers
v0x60000214d830_0 .net "cfg_rows", 11 0, L_0x6000022a14a0;  1 drivers
v0x60000214d8c0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000214d950_0 .net "cmd", 127 0, v0x6000021481b0_0;  alias, 1 drivers
v0x60000214d9e0_0 .net "cmd_done", 0 0, L_0x6000038d31e0;  alias, 1 drivers
v0x60000214da70_0 .net "cmd_ready", 0 0, L_0x6000022a1720;  alias, 1 drivers
v0x60000214db00_0 .net "cmd_valid", 0 0, L_0x6000038d6d10;  alias, 1 drivers
v0x60000214db90_0 .var "col_count", 11 0;
v0x60000214dc20_0 .var "cols_cfg", 11 0;
v0x60000214dcb0_0 .var "data_buf", 255 0;
v0x60000214dd40_0 .var "done_reg", 0 0;
v0x60000214ddd0_0 .net "ext_addr", 39 0, L_0x6000022a1360;  1 drivers
v0x60000214de60_0 .var "ext_base", 39 0;
v0x60000214def0_0 .var "ext_ptr", 39 0;
v0x60000214df80_0 .net "ext_stride", 11 0, L_0x6000022a15e0;  1 drivers
v0x60000214e010_0 .var "ext_stride_cfg", 11 0;
v0x60000214e0a0_0 .net "int_addr", 19 0, L_0x6000022a1400;  1 drivers
v0x60000214e130_0 .var "int_base", 19 0;
v0x60000214e1c0_0 .var "int_ptr", 19 0;
v0x60000214e250_0 .net "int_stride", 11 0, L_0x6000022a1680;  1 drivers
v0x60000214e2e0_0 .var "int_stride_cfg", 11 0;
v0x60000214e370_0 .var "op_type", 7 0;
v0x60000214e400_0 .var "row_count", 11 0;
v0x60000214e490_0 .var "rows_cfg", 11 0;
v0x60000214e520_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000214e5b0_0 .net "sram_addr", 19 0, v0x60000214e640_0;  alias, 1 drivers
v0x60000214e640_0 .var "sram_addr_reg", 19 0;
v0x60000214e6d0_0 .net "sram_rdata", 255 0, L_0x6000038d39c0;  alias, 1 drivers
v0x60000214e760_0 .net "sram_re", 0 0, L_0x6000038d33a0;  alias, 1 drivers
v0x60000214e7f0_0 .var "sram_re_reg", 0 0;
v0x60000214e880_0 .net "sram_ready", 0 0, L_0x6000022a2580;  alias, 1 drivers
v0x60000214e910_0 .net "sram_wdata", 255 0, L_0x6000038d32c0;  alias, 1 drivers
v0x60000214e9a0_0 .var "sram_wdata_reg", 255 0;
v0x60000214ea30_0 .net "sram_we", 0 0, L_0x6000038d3330;  alias, 1 drivers
v0x60000214eac0_0 .var "sram_we_reg", 0 0;
v0x60000214eb50_0 .var "state", 3 0;
v0x60000214ebe0_0 .net "subop", 7 0, L_0x6000022a12c0;  1 drivers
L_0x6000022a12c0 .part v0x6000021481b0_0, 112, 8;
L_0x6000022a1360 .part v0x6000021481b0_0, 72, 40;
L_0x6000022a1400 .part v0x6000021481b0_0, 52, 20;
L_0x6000022a14a0 .part v0x6000021481b0_0, 40, 12;
L_0x6000022a1540 .part v0x6000021481b0_0, 28, 12;
L_0x6000022a15e0 .part v0x6000021481b0_0, 16, 12;
L_0x6000022a1680 .part v0x6000021481b0_0, 4, 12;
L_0x6000022a1720 .cmp/eq 4, v0x60000214eb50_0, L_0x1480900e0;
S_0x16010ca10 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x16010c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x160820e00 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x160820e40 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x160820e80 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x160820ec0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x160820f00 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x160820f40 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x160820f80 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x160820fc0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x160821000 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x160821040 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x160821080 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x1608210c0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x160821100 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x160821140 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x160821180 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x1608211c0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x160821200 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x160821240 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x160821280 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x1608212c0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x160821300 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x160821340 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x160821380 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x1608213c0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x160821400 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x160821440 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x160821480 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x6000038d6920 .functor AND 1, L_0x6000022bce60, L_0x6000022bcfa0, C4<1>, C4<1>;
L_0x6000038d6990 .functor AND 1, L_0x6000038d6920, L_0x6000022bd0e0, C4<1>, C4<1>;
L_0x6000038d6a00 .functor BUFZ 20, v0x6000021487e0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000038d6a70 .functor BUFZ 1, v0x600002148990_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d6b50 .functor BUFZ 1, v0x6000021490e0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d6c30 .functor BUFZ 1, v0x600002149cb0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d6d10 .functor BUFZ 1, v0x6000021483f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d6d80 .functor AND 1, L_0x6000022bd540, L_0x6000022bd5e0, C4<1>, C4<1>;
L_0x6000038d6df0 .functor AND 1, L_0x6000038d6d80, L_0x6000022bd680, C4<1>, C4<1>;
L_0x14808d7d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214ed00_0 .net *"_ivl_11", 23 0, L_0x14808d7d0;  1 drivers
L_0x14808d818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214ed90_0 .net/2u *"_ivl_12", 31 0, L_0x14808d818;  1 drivers
v0x60000214ee20_0 .net *"_ivl_14", 0 0, L_0x6000022bce60;  1 drivers
v0x60000214eeb0_0 .net *"_ivl_16", 31 0, L_0x6000022bcf00;  1 drivers
L_0x14808d860 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214ef40_0 .net *"_ivl_19", 23 0, L_0x14808d860;  1 drivers
L_0x14808d8a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214efd0_0 .net/2u *"_ivl_20", 31 0, L_0x14808d8a8;  1 drivers
v0x60000214f060_0 .net *"_ivl_22", 0 0, L_0x6000022bcfa0;  1 drivers
v0x60000214f0f0_0 .net *"_ivl_25", 0 0, L_0x6000038d6920;  1 drivers
v0x60000214f180_0 .net *"_ivl_26", 31 0, L_0x6000022bd040;  1 drivers
L_0x14808d8f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214f210_0 .net *"_ivl_29", 23 0, L_0x14808d8f0;  1 drivers
L_0x14808d938 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214f2a0_0 .net/2u *"_ivl_30", 31 0, L_0x14808d938;  1 drivers
v0x60000214f330_0 .net *"_ivl_32", 0 0, L_0x6000022bd0e0;  1 drivers
v0x60000214f3c0_0 .net *"_ivl_36", 31 0, L_0x6000022bd180;  1 drivers
L_0x14808d980 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214f450_0 .net *"_ivl_39", 23 0, L_0x14808d980;  1 drivers
L_0x14808d9c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214f4e0_0 .net/2u *"_ivl_40", 31 0, L_0x14808d9c8;  1 drivers
v0x60000214f570_0 .net *"_ivl_44", 31 0, L_0x6000022bd2c0;  1 drivers
L_0x14808da10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214f600_0 .net *"_ivl_47", 23 0, L_0x14808da10;  1 drivers
L_0x14808da58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214f690_0 .net/2u *"_ivl_48", 31 0, L_0x14808da58;  1 drivers
v0x60000214f720_0 .net *"_ivl_52", 31 0, L_0x6000022bd400;  1 drivers
L_0x14808daa0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214f7b0_0 .net *"_ivl_55", 23 0, L_0x14808daa0;  1 drivers
L_0x14808dae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214f840_0 .net/2u *"_ivl_56", 31 0, L_0x14808dae8;  1 drivers
L_0x14808db30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000214f8d0_0 .net/2u *"_ivl_76", 3 0, L_0x14808db30;  1 drivers
v0x60000214f960_0 .net *"_ivl_78", 0 0, L_0x6000022bd540;  1 drivers
v0x60000214f9f0_0 .net *"_ivl_8", 31 0, L_0x6000022bcdc0;  1 drivers
L_0x14808db78 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000214fa80_0 .net/2u *"_ivl_80", 3 0, L_0x14808db78;  1 drivers
v0x60000214fb10_0 .net *"_ivl_82", 0 0, L_0x6000022bd5e0;  1 drivers
v0x60000214fba0_0 .net *"_ivl_85", 0 0, L_0x6000038d6d80;  1 drivers
L_0x14808dbc0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000214fc30_0 .net/2u *"_ivl_86", 3 0, L_0x14808dbc0;  1 drivers
v0x60000214fcc0_0 .net *"_ivl_88", 0 0, L_0x6000022bd680;  1 drivers
v0x60000214fd50_0 .net "all_done", 0 0, L_0x6000038d6990;  1 drivers
v0x60000214fde0_0 .net "busy", 0 0, L_0x6000038d6df0;  alias, 1 drivers
v0x60000214fe70_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000214ff00_0 .var "decoded_opcode", 7 0;
v0x600002148000_0 .var "decoded_subop", 7 0;
v0x600002148090_0 .net "dma_clear", 0 0, L_0x6000022bd4a0;  1 drivers
v0x600002148120_0 .net "dma_cmd", 127 0, v0x6000021481b0_0;  alias, 1 drivers
v0x6000021481b0_0 .var "dma_cmd_reg", 127 0;
v0x600002148240_0 .net "dma_done", 0 0, L_0x6000038d31e0;  alias, 1 drivers
v0x6000021482d0_0 .net "dma_ready", 0 0, L_0x6000022a1720;  alias, 1 drivers
v0x600002148360_0 .net "dma_valid", 0 0, L_0x6000038d6d10;  alias, 1 drivers
v0x6000021483f0_0 .var "dma_valid_reg", 0 0;
v0x600002148480_0 .net "done", 0 0, v0x600002148510_0;  alias, 1 drivers
v0x600002148510_0 .var "done_reg", 0 0;
v0x6000021485a0_0 .net "error", 0 0, v0x600002148630_0;  alias, 1 drivers
v0x600002148630_0 .var "error_reg", 0 0;
v0x6000021486c0_0 .net "global_sync_in", 0 0, L_0x6000038db170;  alias, 1 drivers
v0x600002148750_0 .net "imem_addr", 19 0, L_0x6000038d6a00;  alias, 1 drivers
v0x6000021487e0_0 .var "imem_addr_reg", 19 0;
v0x600002148870_0 .net "imem_data", 127 0, v0x600002169b90_0;  alias, 1 drivers
v0x600002148900_0 .net "imem_re", 0 0, L_0x6000038d6a70;  alias, 1 drivers
v0x600002148990_0 .var "imem_re_reg", 0 0;
v0x600002148a20_0 .net "imem_valid", 0 0, L_0x6000038d68b0;  alias, 1 drivers
v0x600002148ab0_0 .var "instr_reg", 127 0;
v0x600002148b40_0 .net "loop_count", 15 0, L_0x6000022bcc80;  1 drivers
v0x600002148bd0 .array "loop_counter", 3 0, 15 0;
v0x600002148c60_0 .var "loop_sp", 1 0;
v0x600002148cf0 .array "loop_start_addr", 3 0, 19 0;
v0x600002148d80_0 .net "mxu_clear", 0 0, L_0x6000022bd220;  1 drivers
v0x600002148e10_0 .net "mxu_cmd", 127 0, v0x600002148ea0_0;  alias, 1 drivers
v0x600002148ea0_0 .var "mxu_cmd_reg", 127 0;
v0x600002148f30_0 .net "mxu_done", 0 0, L_0x6000038d2e60;  alias, 1 drivers
v0x600002148fc0_0 .net "mxu_ready", 0 0, L_0x6000038d2df0;  alias, 1 drivers
v0x600002149050_0 .net "mxu_valid", 0 0, L_0x6000038d6b50;  alias, 1 drivers
v0x6000021490e0_0 .var "mxu_valid_reg", 0 0;
v0x600002149170_0 .net "opcode", 7 0, L_0x6000022bcb40;  1 drivers
v0x600002149200_0 .var "pc", 19 0;
v0x600002149290_0 .var "pending_dma", 7 0;
v0x600002149320_0 .var "pending_mxu", 7 0;
v0x6000021493b0_0 .var "pending_vpu", 7 0;
v0x600002149440_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000021494d0_0 .net "start", 0 0, L_0x6000022a2760;  alias, 1 drivers
v0x600002149560_0 .net "start_pc", 19 0, L_0x6000038db3a0;  alias, 1 drivers
v0x6000021495f0_0 .var "state", 3 0;
v0x600002149680_0 .net "subop", 7 0, L_0x6000022bcbe0;  1 drivers
v0x600002149710_0 .net "sync_grant", 0 0, L_0x6000022a2800;  alias, 1 drivers
v0x6000021497a0_0 .net "sync_mask", 7 0, L_0x6000022bcd20;  1 drivers
v0x600002149830_0 .net "sync_request", 0 0, v0x6000021498c0_0;  alias, 1 drivers
v0x6000021498c0_0 .var "sync_request_reg", 0 0;
v0x600002149950_0 .net "vpu_clear", 0 0, L_0x6000022bd360;  1 drivers
v0x6000021499e0_0 .net "vpu_cmd", 127 0, v0x600002149a70_0;  alias, 1 drivers
v0x600002149a70_0 .var "vpu_cmd_reg", 127 0;
v0x600002149b00_0 .net "vpu_done", 0 0, L_0x6000038d2fb0;  alias, 1 drivers
v0x600002149b90_0 .net "vpu_ready", 0 0, L_0x6000022a1220;  alias, 1 drivers
v0x600002149c20_0 .net "vpu_valid", 0 0, L_0x6000038d6c30;  alias, 1 drivers
v0x600002149cb0_0 .var "vpu_valid_reg", 0 0;
L_0x6000022bcb40 .part v0x600002169b90_0, 120, 8;
L_0x6000022bcbe0 .part v0x600002169b90_0, 112, 8;
L_0x6000022bcc80 .part v0x600002169b90_0, 32, 16;
L_0x6000022bcd20 .part v0x600002169b90_0, 104, 8;
L_0x6000022bcdc0 .concat [ 8 24 0 0], v0x600002149320_0, L_0x14808d7d0;
L_0x6000022bce60 .cmp/eq 32, L_0x6000022bcdc0, L_0x14808d818;
L_0x6000022bcf00 .concat [ 8 24 0 0], v0x6000021493b0_0, L_0x14808d860;
L_0x6000022bcfa0 .cmp/eq 32, L_0x6000022bcf00, L_0x14808d8a8;
L_0x6000022bd040 .concat [ 8 24 0 0], v0x600002149290_0, L_0x14808d8f0;
L_0x6000022bd0e0 .cmp/eq 32, L_0x6000022bd040, L_0x14808d938;
L_0x6000022bd180 .concat [ 8 24 0 0], v0x600002149320_0, L_0x14808d980;
L_0x6000022bd220 .cmp/eq 32, L_0x6000022bd180, L_0x14808d9c8;
L_0x6000022bd2c0 .concat [ 8 24 0 0], v0x6000021493b0_0, L_0x14808da10;
L_0x6000022bd360 .cmp/eq 32, L_0x6000022bd2c0, L_0x14808da58;
L_0x6000022bd400 .concat [ 8 24 0 0], v0x600002149290_0, L_0x14808daa0;
L_0x6000022bd4a0 .cmp/eq 32, L_0x6000022bd400, L_0x14808dae8;
L_0x6000022bd540 .cmp/ne 4, v0x6000021495f0_0, L_0x14808db30;
L_0x6000022bd5e0 .cmp/ne 4, v0x6000021495f0_0, L_0x14808db78;
L_0x6000022bd680 .cmp/ne 4, v0x6000021495f0_0, L_0x14808dbc0;
S_0x1601090b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x16010ca10;
 .timescale 0 0;
v0x60000214ec70_0 .var/i "i", 31 0;
S_0x160109220 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x16010c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x160109390 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x1601093d0 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x160109410 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x160109450 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x160109490 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x1601094d0 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x160109510 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x160109550 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x6000038d2990 .functor OR 1, L_0x6000022a64e0, L_0x6000022a6580, C4<0>, C4<0>;
L_0x6000038d2a00 .functor AND 1, L_0x6000022a6620, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d2a70 .functor AND 1, L_0x6000038d2a00, L_0x6000022a66c0, C4<1>, C4<1>;
L_0x6000038d2ae0 .functor OR 1, L_0x6000038d2990, L_0x6000038d2a70, C4<0>, C4<0>;
L_0x6000038d2b50 .functor BUFZ 1, L_0x6000038d2ae0, C4<0>, C4<0>, C4<0>;
L_0x6000038d2bc0 .functor AND 1, L_0x6000022a6760, L_0x6000022a6800, C4<1>, C4<1>;
L_0x6000038d2c30 .functor AND 1, L_0x6000022a69e0, L_0x6000022a6a80, C4<1>, C4<1>;
L_0x6000038d2ca0 .functor AND 1, L_0x6000038d2c30, L_0x6000022a6c60, C4<1>, C4<1>;
v0x6000021605a0_0 .net *"_ivl_101", 0 0, L_0x6000022a6c60;  1 drivers
L_0x14808f948 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002160630_0 .net/2u *"_ivl_37", 2 0, L_0x14808f948;  1 drivers
v0x6000021606c0_0 .net *"_ivl_39", 0 0, L_0x6000022a64e0;  1 drivers
L_0x14808f990 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002160750_0 .net/2u *"_ivl_41", 2 0, L_0x14808f990;  1 drivers
v0x6000021607e0_0 .net *"_ivl_43", 0 0, L_0x6000022a6580;  1 drivers
v0x600002160870_0 .net *"_ivl_46", 0 0, L_0x6000038d2990;  1 drivers
L_0x14808f9d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002160900_0 .net/2u *"_ivl_47", 2 0, L_0x14808f9d8;  1 drivers
v0x600002160990_0 .net *"_ivl_49", 0 0, L_0x6000022a6620;  1 drivers
v0x600002160a20_0 .net *"_ivl_52", 0 0, L_0x6000038d2a00;  1 drivers
v0x600002160ab0_0 .net *"_ivl_54", 0 0, L_0x6000022a66c0;  1 drivers
v0x600002160b40_0 .net *"_ivl_56", 0 0, L_0x6000038d2a70;  1 drivers
L_0x14808fa20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002160bd0_0 .net/2u *"_ivl_61", 2 0, L_0x14808fa20;  1 drivers
v0x600002160c60_0 .net *"_ivl_63", 0 0, L_0x6000022a6760;  1 drivers
L_0x14808fa68 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002160cf0_0 .net/2u *"_ivl_65", 2 0, L_0x14808fa68;  1 drivers
v0x600002160d80_0 .net *"_ivl_67", 0 0, L_0x6000022a6800;  1 drivers
L_0x14808fab0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002160e10_0 .net/2u *"_ivl_71", 2 0, L_0x14808fab0;  1 drivers
L_0x14808faf8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002160ea0_0 .net/2u *"_ivl_75", 2 0, L_0x14808faf8;  1 drivers
L_0x14808fb88 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002160f30_0 .net/2u *"_ivl_81", 2 0, L_0x14808fb88;  1 drivers
v0x600002160fc0_0 .net *"_ivl_83", 0 0, L_0x6000022a69e0;  1 drivers
v0x600002161050_0 .net *"_ivl_85", 0 0, L_0x6000022a6a80;  1 drivers
v0x6000021610e0_0 .net *"_ivl_88", 0 0, L_0x6000038d2c30;  1 drivers
v0x600002161170_0 .net *"_ivl_89", 31 0, L_0x6000022a6b20;  1 drivers
L_0x14808fbd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002161200_0 .net *"_ivl_92", 15 0, L_0x14808fbd0;  1 drivers
L_0x148093fe0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002161290_0 .net *"_ivl_93", 31 0, L_0x148093fe0;  1 drivers
L_0x14808fc18 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002161320_0 .net/2u *"_ivl_97", 31 0, L_0x14808fc18;  1 drivers
v0x6000021613b0_0 .net *"_ivl_99", 31 0, L_0x6000022a6bc0;  1 drivers
v0x600002161440_0 .net "act_data", 31 0, v0x600002168900_0;  1 drivers
v0x6000021614d0 .array "act_h", 19 0;
v0x6000021614d0_0 .net v0x6000021614d0 0, 7 0, L_0x6000038d7170; 1 drivers
v0x6000021614d0_1 .net v0x6000021614d0 1, 7 0, v0x60000214ae20_0; 1 drivers
v0x6000021614d0_2 .net v0x6000021614d0 2, 7 0, v0x6000021743f0_0; 1 drivers
v0x6000021614d0_3 .net v0x6000021614d0 3, 7 0, v0x600002175950_0; 1 drivers
v0x6000021614d0_4 .net v0x6000021614d0 4, 7 0, v0x600002176eb0_0; 1 drivers
v0x6000021614d0_5 .net v0x6000021614d0 5, 7 0, L_0x6000038d71e0; 1 drivers
v0x6000021614d0_6 .net v0x6000021614d0 6, 7 0, v0x600002170480_0; 1 drivers
v0x6000021614d0_7 .net v0x6000021614d0 7, 7 0, v0x6000021719e0_0; 1 drivers
v0x6000021614d0_8 .net v0x6000021614d0 8, 7 0, v0x600002172f40_0; 1 drivers
v0x6000021614d0_9 .net v0x6000021614d0 9, 7 0, v0x60000217c510_0; 1 drivers
v0x6000021614d0_10 .net v0x6000021614d0 10, 7 0, L_0x6000038d7250; 1 drivers
v0x6000021614d0_11 .net v0x6000021614d0 11, 7 0, v0x60000217da70_0; 1 drivers
v0x6000021614d0_12 .net v0x6000021614d0 12, 7 0, v0x60000217efd0_0; 1 drivers
v0x6000021614d0_13 .net v0x6000021614d0 13, 7 0, v0x6000021785a0_0; 1 drivers
v0x6000021614d0_14 .net v0x6000021614d0 14, 7 0, v0x600002179b00_0; 1 drivers
v0x6000021614d0_15 .net v0x6000021614d0 15, 7 0, L_0x6000038d72c0; 1 drivers
v0x6000021614d0_16 .net v0x6000021614d0 16, 7 0, v0x60000217b060_0; 1 drivers
v0x6000021614d0_17 .net v0x6000021614d0 17, 7 0, v0x600002164630_0; 1 drivers
v0x6000021614d0_18 .net v0x6000021614d0 18, 7 0, v0x600002165b90_0; 1 drivers
v0x6000021614d0_19 .net v0x6000021614d0 19, 7 0, v0x6000021670f0_0; 1 drivers
v0x600002161560_0 .net "act_ready", 0 0, L_0x6000022a6940;  1 drivers
v0x6000021615f0_0 .net "act_valid", 0 0, v0x600002168a20_0;  1 drivers
v0x600002161680_0 .net "busy", 0 0, L_0x6000038d2bc0;  alias, 1 drivers
v0x600002161710_0 .net "cfg_k_tiles", 15 0, L_0x6000022bdb80;  alias, 1 drivers
L_0x14808fc60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000021617a0_0 .net "clear_acc", 0 0, L_0x14808fc60;  1 drivers
v0x600002161830_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021618c0_0 .var "cycle_count", 15 0;
v0x600002161950_0 .var "cycle_count_next", 15 0;
v0x600002149d40_5 .array/port v0x600002149d40, 5;
v0x6000021619e0 .array "deskew_output", 3 0;
v0x6000021619e0_0 .net v0x6000021619e0 0, 31 0, v0x600002149d40_5; 1 drivers
v0x600002149e60_3 .array/port v0x600002149e60, 3;
v0x6000021619e0_1 .net v0x6000021619e0 1, 31 0, v0x600002149e60_3; 1 drivers
v0x600002149f80_1 .array/port v0x600002149f80, 1;
v0x6000021619e0_2 .net v0x6000021619e0 2, 31 0, v0x600002149f80_1; 1 drivers
v0x6000021619e0_3 .net v0x6000021619e0 3, 31 0, L_0x6000038d2760; 1 drivers
v0x600002161a70_0 .net "done", 0 0, L_0x6000022a68a0;  alias, 1 drivers
L_0x14808fb40 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002161b00_0 .net "drain_delay", 15 0, L_0x14808fb40;  1 drivers
v0x600002161b90_0 .net "pe_enable", 0 0, L_0x6000038d2ae0;  1 drivers
v0x600002161c20 .array "psum_bottom", 3 0;
v0x600002161c20_0 .net v0x600002161c20 0, 31 0, L_0x6000038d2450; 1 drivers
v0x600002161c20_1 .net v0x600002161c20 1, 31 0, L_0x6000038d2530; 1 drivers
v0x600002161c20_2 .net v0x600002161c20 2, 31 0, L_0x6000038d2610; 1 drivers
v0x600002161c20_3 .net v0x600002161c20 3, 31 0, L_0x6000038d26f0; 1 drivers
L_0x14808dd28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002161cb0 .array "psum_v", 19 0;
v0x600002161cb0_0 .net v0x600002161cb0 0, 31 0, L_0x14808dd28; 1 drivers
L_0x14808dd70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002161cb0_1 .net v0x600002161cb0 1, 31 0, L_0x14808dd70; 1 drivers
L_0x14808ddb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002161cb0_2 .net v0x600002161cb0 2, 31 0, L_0x14808ddb8; 1 drivers
L_0x14808de00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002161cb0_3 .net v0x600002161cb0 3, 31 0, L_0x14808de00; 1 drivers
v0x600002161cb0_4 .net v0x600002161cb0 4, 31 0, v0x60000214b330_0; 1 drivers
v0x600002161cb0_5 .net v0x600002161cb0 5, 31 0, v0x600002174900_0; 1 drivers
v0x600002161cb0_6 .net v0x600002161cb0 6, 31 0, v0x600002175e60_0; 1 drivers
v0x600002161cb0_7 .net v0x600002161cb0 7, 31 0, v0x6000021773c0_0; 1 drivers
v0x600002161cb0_8 .net v0x600002161cb0 8, 31 0, v0x600002170990_0; 1 drivers
v0x600002161cb0_9 .net v0x600002161cb0 9, 31 0, v0x600002171ef0_0; 1 drivers
v0x600002161cb0_10 .net v0x600002161cb0 10, 31 0, v0x600002173450_0; 1 drivers
v0x600002161cb0_11 .net v0x600002161cb0 11, 31 0, v0x60000217ca20_0; 1 drivers
v0x600002161cb0_12 .net v0x600002161cb0 12, 31 0, v0x60000217df80_0; 1 drivers
v0x600002161cb0_13 .net v0x600002161cb0 13, 31 0, v0x60000217f4e0_0; 1 drivers
v0x600002161cb0_14 .net v0x600002161cb0 14, 31 0, v0x600002178ab0_0; 1 drivers
v0x600002161cb0_15 .net v0x600002161cb0 15, 31 0, v0x60000217a010_0; 1 drivers
v0x600002161cb0_16 .net v0x600002161cb0 16, 31 0, v0x60000217b570_0; 1 drivers
v0x600002161cb0_17 .net v0x600002161cb0 17, 31 0, v0x600002164b40_0; 1 drivers
v0x600002161cb0_18 .net v0x600002161cb0 18, 31 0, v0x6000021660a0_0; 1 drivers
v0x600002161cb0_19 .net v0x600002161cb0 19, 31 0, v0x600002167600_0; 1 drivers
v0x600002161d40_0 .net "result_data", 127 0, L_0x6000022a6440;  alias, 1 drivers
L_0x14808fca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002161dd0_0 .net "result_ready", 0 0, L_0x14808fca8;  1 drivers
v0x600002161e60_0 .net "result_valid", 0 0, L_0x6000038d2ca0;  alias, 1 drivers
v0x600002161ef0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002161f80_0 .net "skew_enable", 0 0, L_0x6000038d2b50;  1 drivers
v0x600002162010 .array "skew_input", 3 0;
v0x600002162010_0 .net v0x600002162010 0, 7 0, L_0x6000022bdcc0; 1 drivers
v0x600002162010_1 .net v0x600002162010 1, 7 0, L_0x6000022bde00; 1 drivers
v0x600002162010_2 .net v0x600002162010 2, 7 0, L_0x6000022bdf40; 1 drivers
v0x600002162010_3 .net v0x600002162010 3, 7 0, L_0x6000022be080; 1 drivers
v0x6000021620a0 .array "skew_output", 3 0;
v0x6000021620a0_0 .net v0x6000021620a0 0, 7 0, v0x60000214a0a0_0; 1 drivers
v0x6000021620a0_1 .net v0x6000021620a0 1, 7 0, v0x60000214a370_0; 1 drivers
v0x6000021620a0_2 .net v0x6000021620a0 2, 7 0, v0x60000214a640_0; 1 drivers
v0x6000021620a0_3 .net v0x6000021620a0 3, 7 0, v0x60000214a910_0; 1 drivers
v0x600002162130_0 .net "start", 0 0, v0x60000216aeb0_0;  1 drivers
v0x6000021621c0_0 .var "state", 2 0;
v0x600002162250_0 .var "state_next", 2 0;
v0x6000021622e0_0 .net "weight_load_col", 1 0, v0x6000020943f0_0;  1 drivers
v0x600002162370_0 .net "weight_load_data", 31 0, L_0x6000022a6d00;  1 drivers
v0x600002162400_0 .net "weight_load_en", 0 0, v0x600002094480_0;  1 drivers
E_0x6000009f93c0/0 .event anyedge, v0x6000021621c0_0, v0x6000021618c0_0, v0x600002162130_0, v0x600002162400_0;
E_0x6000009f93c0/1 .event anyedge, v0x600002161710_0, v0x600002161b00_0;
E_0x6000009f93c0 .event/or E_0x6000009f93c0/0, E_0x6000009f93c0/1;
L_0x6000022bdc20 .part v0x600002168900_0, 0, 8;
L_0x14808dc08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000022bdcc0 .functor MUXZ 8, L_0x14808dc08, L_0x6000022bdc20, v0x600002168a20_0, C4<>;
L_0x6000022bdd60 .part v0x600002168900_0, 8, 8;
L_0x14808dc50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000022bde00 .functor MUXZ 8, L_0x14808dc50, L_0x6000022bdd60, v0x600002168a20_0, C4<>;
L_0x6000022bdea0 .part v0x600002168900_0, 16, 8;
L_0x14808dc98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000022bdf40 .functor MUXZ 8, L_0x14808dc98, L_0x6000022bdea0, v0x600002168a20_0, C4<>;
L_0x6000022bdfe0 .part v0x600002168900_0, 24, 8;
L_0x14808dce0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000022be080 .functor MUXZ 8, L_0x14808dce0, L_0x6000022bdfe0, v0x600002168a20_0, C4<>;
L_0x6000022be260 .part L_0x6000022a6d00, 0, 8;
L_0x6000022bea80 .part L_0x6000022a6d00, 0, 8;
L_0x6000022bf2a0 .part L_0x6000022a6d00, 0, 8;
L_0x6000022bfac0 .part L_0x6000022a6d00, 0, 8;
L_0x6000022b8320 .part L_0x6000022a6d00, 8, 8;
L_0x6000022b8b40 .part L_0x6000022a6d00, 8, 8;
L_0x6000022b9360 .part L_0x6000022a6d00, 8, 8;
L_0x6000022b9b80 .part L_0x6000022a6d00, 8, 8;
L_0x6000022ba3a0 .part L_0x6000022a6d00, 16, 8;
L_0x6000022babc0 .part L_0x6000022a6d00, 16, 8;
L_0x6000022bb3e0 .part L_0x6000022a6d00, 16, 8;
L_0x6000022bbca0 .part L_0x6000022a6d00, 16, 8;
L_0x6000022a4500 .part L_0x6000022a6d00, 24, 8;
L_0x6000022a4d20 .part L_0x6000022a6d00, 24, 8;
L_0x6000022a5540 .part L_0x6000022a6d00, 24, 8;
L_0x6000022a5d60 .part L_0x6000022a6d00, 24, 8;
L_0x6000022a6440 .concat8 [ 32 32 32 32], L_0x6000038d27d0, L_0x6000038d2840, L_0x6000038d28b0, L_0x6000038d2920;
L_0x6000022a64e0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f948;
L_0x6000022a6580 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f990;
L_0x6000022a6620 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f9d8;
L_0x6000022a66c0 .reduce/nor v0x600002094480_0;
L_0x6000022a6760 .cmp/ne 3, v0x6000021621c0_0, L_0x14808fa20;
L_0x6000022a6800 .cmp/ne 3, v0x6000021621c0_0, L_0x14808fa68;
L_0x6000022a68a0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808fab0;
L_0x6000022a6940 .cmp/eq 3, v0x6000021621c0_0, L_0x14808faf8;
L_0x6000022a69e0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808fb88;
L_0x6000022a6a80 .cmp/ge 16, v0x6000021618c0_0, L_0x14808fb40;
L_0x6000022a6b20 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808fbd0;
L_0x6000022a6bc0 .arith/sum 32, L_0x148093fe0, L_0x14808fc18;
L_0x6000022a6c60 .cmp/gt 32, L_0x6000022a6bc0, L_0x6000022a6b20;
S_0x160109710 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x160109220;
 .timescale 0 0;
P_0x600003de1680 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x600003de16c0 .param/l "col" 1 10 248, +C4<00>;
L_0x6000038d2450 .functor BUFZ 32, v0x60000217b570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160109880 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x160109710;
 .timescale 0 0;
v0x600002149d40 .array "delay_stages", 5 0, 31 0;
v0x600002149dd0_0 .var/i "i", 31 0;
S_0x1601099f0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x160109220;
 .timescale 0 0;
P_0x600003de1700 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x600003de1740 .param/l "col" 1 10 248, +C4<01>;
L_0x6000038d2530 .functor BUFZ 32, v0x600002164b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160109b60 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x1601099f0;
 .timescale 0 0;
v0x600002149e60 .array "delay_stages", 3 0, 31 0;
v0x600002149ef0_0 .var/i "i", 31 0;
S_0x160109cd0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x160109220;
 .timescale 0 0;
P_0x600003de1780 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x600003de17c0 .param/l "col" 1 10 248, +C4<010>;
L_0x6000038d2610 .functor BUFZ 32, v0x6000021660a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160149e60 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x160109cd0;
 .timescale 0 0;
v0x600002149f80 .array "delay_stages", 1 0, 31 0;
v0x60000214a010_0 .var/i "i", 31 0;
S_0x160149fd0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x160109220;
 .timescale 0 0;
P_0x600003de1800 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x600003de1840 .param/l "col" 1 10 248, +C4<011>;
L_0x6000038d26f0 .functor BUFZ 32, v0x600002167600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x16014a140 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x160149fd0;
 .timescale 0 0;
L_0x6000038d2760 .functor BUFZ 32, L_0x6000038d26f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x16014a2b0 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009f9640 .param/l "row" 1 10 142, +C4<00>;
v0x60000214a130_0 .net *"_ivl_1", 7 0, L_0x6000022bdc20;  1 drivers
v0x60000214a1c0_0 .net/2u *"_ivl_2", 7 0, L_0x14808dc08;  1 drivers
S_0x16014a420 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x16014a2b0;
 .timescale 0 0;
v0x60000214a0a0_0 .var "out_reg", 7 0;
S_0x16014a590 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009f96c0 .param/l "row" 1 10 142, +C4<01>;
v0x60000214a400_0 .net *"_ivl_1", 7 0, L_0x6000022bdd60;  1 drivers
v0x60000214a490_0 .net/2u *"_ivl_2", 7 0, L_0x14808dc50;  1 drivers
S_0x16014a700 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x16014a590;
 .timescale 0 0;
v0x60000214a250 .array "delay_stages", 0 0, 7 0;
v0x60000214a2e0_0 .var/i "i", 31 0;
v0x60000214a370_0 .var "out_reg", 7 0;
S_0x16014a870 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009f9740 .param/l "row" 1 10 142, +C4<010>;
v0x60000214a6d0_0 .net *"_ivl_1", 7 0, L_0x6000022bdea0;  1 drivers
v0x60000214a760_0 .net/2u *"_ivl_2", 7 0, L_0x14808dc98;  1 drivers
S_0x16014a9e0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x16014a870;
 .timescale 0 0;
v0x60000214a520 .array "delay_stages", 1 0, 7 0;
v0x60000214a5b0_0 .var/i "i", 31 0;
v0x60000214a640_0 .var "out_reg", 7 0;
S_0x16014ab50 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009f97c0 .param/l "row" 1 10 142, +C4<011>;
v0x60000214a9a0_0 .net *"_ivl_1", 7 0, L_0x6000022bdfe0;  1 drivers
v0x60000214aa30_0 .net/2u *"_ivl_2", 7 0, L_0x14808dce0;  1 drivers
S_0x16014acc0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x16014ab50;
 .timescale 0 0;
v0x60000214a7f0 .array "delay_stages", 2 0, 7 0;
v0x60000214a880_0 .var/i "i", 31 0;
v0x60000214a910_0 .var "out_reg", 7 0;
S_0x16014ae30 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009f9600 .param/l "row" 1 10 213, +C4<00>;
S_0x16014afa0 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x16014ae30;
 .timescale 0 0;
P_0x6000009f9880 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038d7330 .functor AND 1, v0x600002094480_0, L_0x6000022be1c0, C4<1>, C4<1>;
L_0x6000038d73a0 .functor AND 1, L_0x6000022be3a0, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d7410 .functor OR 1, L_0x6000022be300, L_0x6000038d73a0, C4<0>, C4<0>;
L_0x6000038d7480 .functor AND 1, L_0x14808fc60, L_0x6000038d7410, C4<1>, C4<1>;
L_0x6000038d74f0 .functor AND 1, L_0x6000038d7480, L_0x6000022be4e0, C4<1>, C4<1>;
v0x60000214b600_0 .net *"_ivl_0", 2 0, L_0x6000022be120;  1 drivers
L_0x14808ded8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000214b690_0 .net/2u *"_ivl_11", 2 0, L_0x14808ded8;  1 drivers
v0x60000214b720_0 .net *"_ivl_13", 0 0, L_0x6000022be300;  1 drivers
L_0x14808df20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000214b7b0_0 .net/2u *"_ivl_15", 2 0, L_0x14808df20;  1 drivers
v0x60000214b840_0 .net *"_ivl_17", 0 0, L_0x6000022be3a0;  1 drivers
v0x60000214b8d0_0 .net *"_ivl_20", 0 0, L_0x6000038d73a0;  1 drivers
v0x60000214b960_0 .net *"_ivl_22", 0 0, L_0x6000038d7410;  1 drivers
v0x60000214b9f0_0 .net *"_ivl_24", 0 0, L_0x6000038d7480;  1 drivers
v0x60000214ba80_0 .net *"_ivl_25", 31 0, L_0x6000022be440;  1 drivers
L_0x14808df68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214bb10_0 .net *"_ivl_28", 15 0, L_0x14808df68;  1 drivers
L_0x14808dfb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000214bba0_0 .net/2u *"_ivl_29", 31 0, L_0x14808dfb0;  1 drivers
L_0x14808de48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000214bc30_0 .net *"_ivl_3", 0 0, L_0x14808de48;  1 drivers
v0x60000214bcc0_0 .net *"_ivl_31", 0 0, L_0x6000022be4e0;  1 drivers
L_0x14808de90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000214bd50_0 .net/2u *"_ivl_4", 2 0, L_0x14808de90;  1 drivers
v0x60000214bde0_0 .net *"_ivl_6", 0 0, L_0x6000022be1c0;  1 drivers
v0x60000214be70_0 .net "do_clear", 0 0, L_0x6000038d74f0;  1 drivers
v0x60000214bf00_0 .net "load_weight", 0 0, L_0x6000038d7330;  1 drivers
v0x600002174000_0 .net "weight_in", 7 0, L_0x6000022be260;  1 drivers
L_0x6000022be120 .concat [ 2 1 0 0], v0x6000020943f0_0, L_0x14808de48;
L_0x6000022be1c0 .cmp/eq 3, L_0x6000022be120, L_0x14808de90;
L_0x6000022be300 .cmp/eq 3, v0x6000021621c0_0, L_0x14808ded8;
L_0x6000022be3a0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808df20;
L_0x6000022be440 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808df68;
L_0x6000022be4e0 .cmp/eq 32, L_0x6000022be440, L_0x14808dfb0;
S_0x16014b110 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1900 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1940 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000214aac0_0 .net *"_ivl_11", 0 0, L_0x6000022be760;  1 drivers
v0x60000214ab50_0 .net *"_ivl_12", 15 0, L_0x6000022be800;  1 drivers
v0x60000214abe0_0 .net/s *"_ivl_4", 15 0, L_0x6000022be580;  1 drivers
v0x60000214ac70_0 .net/s *"_ivl_6", 15 0, L_0x6000022be620;  1 drivers
v0x60000214ad00_0 .net/s "a_signed", 7 0, v0x60000214aeb0_0;  1 drivers
v0x60000214ad90_0 .net "act_in", 7 0, L_0x6000038d7170;  alias, 1 drivers
v0x60000214ae20_0 .var "act_out", 7 0;
v0x60000214aeb0_0 .var "act_reg", 7 0;
v0x60000214af40_0 .net "clear_acc", 0 0, L_0x6000038d74f0;  alias, 1 drivers
v0x60000214afd0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000214b060_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x60000214b0f0_0 .net "load_weight", 0 0, L_0x6000038d7330;  alias, 1 drivers
v0x60000214b180_0 .net/s "product", 15 0, L_0x6000022be6c0;  1 drivers
v0x60000214b210_0 .net/s "product_ext", 31 0, L_0x6000022be8a0;  1 drivers
v0x60000214b2a0_0 .net "psum_in", 31 0, L_0x14808dd28;  alias, 1 drivers
v0x60000214b330_0 .var "psum_out", 31 0;
v0x60000214b3c0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000214b450_0 .net/s "w_signed", 7 0, v0x60000214b570_0;  1 drivers
v0x60000214b4e0_0 .net "weight_in", 7 0, L_0x6000022be260;  alias, 1 drivers
v0x60000214b570_0 .var "weight_reg", 7 0;
L_0x6000022be580 .extend/s 16, v0x60000214aeb0_0;
L_0x6000022be620 .extend/s 16, v0x60000214b570_0;
L_0x6000022be6c0 .arith/mult 16, L_0x6000022be580, L_0x6000022be620;
L_0x6000022be760 .part L_0x6000022be6c0, 15, 1;
LS_0x6000022be800_0_0 .concat [ 1 1 1 1], L_0x6000022be760, L_0x6000022be760, L_0x6000022be760, L_0x6000022be760;
LS_0x6000022be800_0_4 .concat [ 1 1 1 1], L_0x6000022be760, L_0x6000022be760, L_0x6000022be760, L_0x6000022be760;
LS_0x6000022be800_0_8 .concat [ 1 1 1 1], L_0x6000022be760, L_0x6000022be760, L_0x6000022be760, L_0x6000022be760;
LS_0x6000022be800_0_12 .concat [ 1 1 1 1], L_0x6000022be760, L_0x6000022be760, L_0x6000022be760, L_0x6000022be760;
L_0x6000022be800 .concat [ 4 4 4 4], LS_0x6000022be800_0_0, LS_0x6000022be800_0_4, LS_0x6000022be800_0_8, LS_0x6000022be800_0_12;
L_0x6000022be8a0 .concat [ 16 16 0 0], L_0x6000022be6c0, L_0x6000022be800;
S_0x16014b280 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x16014ae30;
 .timescale 0 0;
P_0x6000009f9980 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038d7640 .functor AND 1, v0x600002094480_0, L_0x6000022be9e0, C4<1>, C4<1>;
L_0x6000038d76b0 .functor AND 1, L_0x6000022bebc0, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d7720 .functor OR 1, L_0x6000022beb20, L_0x6000038d76b0, C4<0>, C4<0>;
L_0x6000038d7790 .functor AND 1, L_0x14808fc60, L_0x6000038d7720, C4<1>, C4<1>;
L_0x6000038d7800 .functor AND 1, L_0x6000038d7790, L_0x6000022bed00, C4<1>, C4<1>;
v0x600002174bd0_0 .net *"_ivl_0", 2 0, L_0x6000022be940;  1 drivers
L_0x14808e088 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002174c60_0 .net/2u *"_ivl_11", 2 0, L_0x14808e088;  1 drivers
v0x600002174cf0_0 .net *"_ivl_13", 0 0, L_0x6000022beb20;  1 drivers
L_0x14808e0d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002174d80_0 .net/2u *"_ivl_15", 2 0, L_0x14808e0d0;  1 drivers
v0x600002174e10_0 .net *"_ivl_17", 0 0, L_0x6000022bebc0;  1 drivers
v0x600002174ea0_0 .net *"_ivl_20", 0 0, L_0x6000038d76b0;  1 drivers
v0x600002174f30_0 .net *"_ivl_22", 0 0, L_0x6000038d7720;  1 drivers
v0x600002174fc0_0 .net *"_ivl_24", 0 0, L_0x6000038d7790;  1 drivers
v0x600002175050_0 .net *"_ivl_25", 31 0, L_0x6000022bec60;  1 drivers
L_0x14808e118 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021750e0_0 .net *"_ivl_28", 15 0, L_0x14808e118;  1 drivers
L_0x14808e160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002175170_0 .net/2u *"_ivl_29", 31 0, L_0x14808e160;  1 drivers
L_0x14808dff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002175200_0 .net *"_ivl_3", 0 0, L_0x14808dff8;  1 drivers
v0x600002175290_0 .net *"_ivl_31", 0 0, L_0x6000022bed00;  1 drivers
L_0x14808e040 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002175320_0 .net/2u *"_ivl_4", 2 0, L_0x14808e040;  1 drivers
v0x6000021753b0_0 .net *"_ivl_6", 0 0, L_0x6000022be9e0;  1 drivers
v0x600002175440_0 .net "do_clear", 0 0, L_0x6000038d7800;  1 drivers
v0x6000021754d0_0 .net "load_weight", 0 0, L_0x6000038d7640;  1 drivers
v0x600002175560_0 .net "weight_in", 7 0, L_0x6000022bea80;  1 drivers
L_0x6000022be940 .concat [ 2 1 0 0], v0x6000020943f0_0, L_0x14808dff8;
L_0x6000022be9e0 .cmp/eq 3, L_0x6000022be940, L_0x14808e040;
L_0x6000022beb20 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e088;
L_0x6000022bebc0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e0d0;
L_0x6000022bec60 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808e118;
L_0x6000022bed00 .cmp/eq 32, L_0x6000022bec60, L_0x14808e160;
S_0x16014b3f0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1980 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de19c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002174090_0 .net *"_ivl_11", 0 0, L_0x6000022bef80;  1 drivers
v0x600002174120_0 .net *"_ivl_12", 15 0, L_0x6000022bf020;  1 drivers
v0x6000021741b0_0 .net/s *"_ivl_4", 15 0, L_0x6000022beda0;  1 drivers
v0x600002174240_0 .net/s *"_ivl_6", 15 0, L_0x6000022bee40;  1 drivers
v0x6000021742d0_0 .net/s "a_signed", 7 0, v0x600002174480_0;  1 drivers
v0x600002174360_0 .net "act_in", 7 0, v0x60000214ae20_0;  alias, 1 drivers
v0x6000021743f0_0 .var "act_out", 7 0;
v0x600002174480_0 .var "act_reg", 7 0;
v0x600002174510_0 .net "clear_acc", 0 0, L_0x6000038d7800;  alias, 1 drivers
v0x6000021745a0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002174630_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x6000021746c0_0 .net "load_weight", 0 0, L_0x6000038d7640;  alias, 1 drivers
v0x600002174750_0 .net/s "product", 15 0, L_0x6000022beee0;  1 drivers
v0x6000021747e0_0 .net/s "product_ext", 31 0, L_0x6000022bf0c0;  1 drivers
v0x600002174870_0 .net "psum_in", 31 0, L_0x14808dd70;  alias, 1 drivers
v0x600002174900_0 .var "psum_out", 31 0;
v0x600002174990_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002174a20_0 .net/s "w_signed", 7 0, v0x600002174b40_0;  1 drivers
v0x600002174ab0_0 .net "weight_in", 7 0, L_0x6000022bea80;  alias, 1 drivers
v0x600002174b40_0 .var "weight_reg", 7 0;
L_0x6000022beda0 .extend/s 16, v0x600002174480_0;
L_0x6000022bee40 .extend/s 16, v0x600002174b40_0;
L_0x6000022beee0 .arith/mult 16, L_0x6000022beda0, L_0x6000022bee40;
L_0x6000022bef80 .part L_0x6000022beee0, 15, 1;
LS_0x6000022bf020_0_0 .concat [ 1 1 1 1], L_0x6000022bef80, L_0x6000022bef80, L_0x6000022bef80, L_0x6000022bef80;
LS_0x6000022bf020_0_4 .concat [ 1 1 1 1], L_0x6000022bef80, L_0x6000022bef80, L_0x6000022bef80, L_0x6000022bef80;
LS_0x6000022bf020_0_8 .concat [ 1 1 1 1], L_0x6000022bef80, L_0x6000022bef80, L_0x6000022bef80, L_0x6000022bef80;
LS_0x6000022bf020_0_12 .concat [ 1 1 1 1], L_0x6000022bef80, L_0x6000022bef80, L_0x6000022bef80, L_0x6000022bef80;
L_0x6000022bf020 .concat [ 4 4 4 4], LS_0x6000022bf020_0_0, LS_0x6000022bf020_0_4, LS_0x6000022bf020_0_8, LS_0x6000022bf020_0_12;
L_0x6000022bf0c0 .concat [ 16 16 0 0], L_0x6000022beee0, L_0x6000022bf020;
S_0x16014b560 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x16014ae30;
 .timescale 0 0;
P_0x6000009f9a80 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038d7950 .functor AND 1, v0x600002094480_0, L_0x6000022bf200, C4<1>, C4<1>;
L_0x6000038d79c0 .functor AND 1, L_0x6000022bf3e0, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d7a30 .functor OR 1, L_0x6000022bf340, L_0x6000038d79c0, C4<0>, C4<0>;
L_0x6000038d7aa0 .functor AND 1, L_0x14808fc60, L_0x6000038d7a30, C4<1>, C4<1>;
L_0x6000038d7b10 .functor AND 1, L_0x6000038d7aa0, L_0x6000022bf520, C4<1>, C4<1>;
v0x600002176130_0 .net *"_ivl_0", 3 0, L_0x6000022bf160;  1 drivers
L_0x14808e238 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000021761c0_0 .net/2u *"_ivl_11", 2 0, L_0x14808e238;  1 drivers
v0x600002176250_0 .net *"_ivl_13", 0 0, L_0x6000022bf340;  1 drivers
L_0x14808e280 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000021762e0_0 .net/2u *"_ivl_15", 2 0, L_0x14808e280;  1 drivers
v0x600002176370_0 .net *"_ivl_17", 0 0, L_0x6000022bf3e0;  1 drivers
v0x600002176400_0 .net *"_ivl_20", 0 0, L_0x6000038d79c0;  1 drivers
v0x600002176490_0 .net *"_ivl_22", 0 0, L_0x6000038d7a30;  1 drivers
v0x600002176520_0 .net *"_ivl_24", 0 0, L_0x6000038d7aa0;  1 drivers
v0x6000021765b0_0 .net *"_ivl_25", 31 0, L_0x6000022bf480;  1 drivers
L_0x14808e2c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002176640_0 .net *"_ivl_28", 15 0, L_0x14808e2c8;  1 drivers
L_0x14808e310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021766d0_0 .net/2u *"_ivl_29", 31 0, L_0x14808e310;  1 drivers
L_0x14808e1a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002176760_0 .net *"_ivl_3", 1 0, L_0x14808e1a8;  1 drivers
v0x6000021767f0_0 .net *"_ivl_31", 0 0, L_0x6000022bf520;  1 drivers
L_0x14808e1f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002176880_0 .net/2u *"_ivl_4", 3 0, L_0x14808e1f0;  1 drivers
v0x600002176910_0 .net *"_ivl_6", 0 0, L_0x6000022bf200;  1 drivers
v0x6000021769a0_0 .net "do_clear", 0 0, L_0x6000038d7b10;  1 drivers
v0x600002176a30_0 .net "load_weight", 0 0, L_0x6000038d7950;  1 drivers
v0x600002176ac0_0 .net "weight_in", 7 0, L_0x6000022bf2a0;  1 drivers
L_0x6000022bf160 .concat [ 2 2 0 0], v0x6000020943f0_0, L_0x14808e1a8;
L_0x6000022bf200 .cmp/eq 4, L_0x6000022bf160, L_0x14808e1f0;
L_0x6000022bf340 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e238;
L_0x6000022bf3e0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e280;
L_0x6000022bf480 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808e2c8;
L_0x6000022bf520 .cmp/eq 32, L_0x6000022bf480, L_0x14808e310;
S_0x16014b6d0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1a00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1a40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000021755f0_0 .net *"_ivl_11", 0 0, L_0x6000022bf7a0;  1 drivers
v0x600002175680_0 .net *"_ivl_12", 15 0, L_0x6000022bf840;  1 drivers
v0x600002175710_0 .net/s *"_ivl_4", 15 0, L_0x6000022bf5c0;  1 drivers
v0x6000021757a0_0 .net/s *"_ivl_6", 15 0, L_0x6000022bf660;  1 drivers
v0x600002175830_0 .net/s "a_signed", 7 0, v0x6000021759e0_0;  1 drivers
v0x6000021758c0_0 .net "act_in", 7 0, v0x6000021743f0_0;  alias, 1 drivers
v0x600002175950_0 .var "act_out", 7 0;
v0x6000021759e0_0 .var "act_reg", 7 0;
v0x600002175a70_0 .net "clear_acc", 0 0, L_0x6000038d7b10;  alias, 1 drivers
v0x600002175b00_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002175b90_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x600002175c20_0 .net "load_weight", 0 0, L_0x6000038d7950;  alias, 1 drivers
v0x600002175cb0_0 .net/s "product", 15 0, L_0x6000022bf700;  1 drivers
v0x600002175d40_0 .net/s "product_ext", 31 0, L_0x6000022bf8e0;  1 drivers
v0x600002175dd0_0 .net "psum_in", 31 0, L_0x14808ddb8;  alias, 1 drivers
v0x600002175e60_0 .var "psum_out", 31 0;
v0x600002175ef0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002175f80_0 .net/s "w_signed", 7 0, v0x6000021760a0_0;  1 drivers
v0x600002176010_0 .net "weight_in", 7 0, L_0x6000022bf2a0;  alias, 1 drivers
v0x6000021760a0_0 .var "weight_reg", 7 0;
L_0x6000022bf5c0 .extend/s 16, v0x6000021759e0_0;
L_0x6000022bf660 .extend/s 16, v0x6000021760a0_0;
L_0x6000022bf700 .arith/mult 16, L_0x6000022bf5c0, L_0x6000022bf660;
L_0x6000022bf7a0 .part L_0x6000022bf700, 15, 1;
LS_0x6000022bf840_0_0 .concat [ 1 1 1 1], L_0x6000022bf7a0, L_0x6000022bf7a0, L_0x6000022bf7a0, L_0x6000022bf7a0;
LS_0x6000022bf840_0_4 .concat [ 1 1 1 1], L_0x6000022bf7a0, L_0x6000022bf7a0, L_0x6000022bf7a0, L_0x6000022bf7a0;
LS_0x6000022bf840_0_8 .concat [ 1 1 1 1], L_0x6000022bf7a0, L_0x6000022bf7a0, L_0x6000022bf7a0, L_0x6000022bf7a0;
LS_0x6000022bf840_0_12 .concat [ 1 1 1 1], L_0x6000022bf7a0, L_0x6000022bf7a0, L_0x6000022bf7a0, L_0x6000022bf7a0;
L_0x6000022bf840 .concat [ 4 4 4 4], LS_0x6000022bf840_0_0, LS_0x6000022bf840_0_4, LS_0x6000022bf840_0_8, LS_0x6000022bf840_0_12;
L_0x6000022bf8e0 .concat [ 16 16 0 0], L_0x6000022bf700, L_0x6000022bf840;
S_0x16014b840 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x16014ae30;
 .timescale 0 0;
P_0x6000009f9bc0 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038d7c60 .functor AND 1, v0x600002094480_0, L_0x6000022bfa20, C4<1>, C4<1>;
L_0x6000038d7cd0 .functor AND 1, L_0x6000022bfc00, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d7d40 .functor OR 1, L_0x6000022bfb60, L_0x6000038d7cd0, C4<0>, C4<0>;
L_0x6000038d7db0 .functor AND 1, L_0x14808fc60, L_0x6000038d7d40, C4<1>, C4<1>;
L_0x6000038d7e20 .functor AND 1, L_0x6000038d7db0, L_0x6000022bfd40, C4<1>, C4<1>;
v0x600002177690_0 .net *"_ivl_0", 3 0, L_0x6000022bf980;  1 drivers
L_0x14808e3e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002177720_0 .net/2u *"_ivl_11", 2 0, L_0x14808e3e8;  1 drivers
v0x6000021777b0_0 .net *"_ivl_13", 0 0, L_0x6000022bfb60;  1 drivers
L_0x14808e430 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002177840_0 .net/2u *"_ivl_15", 2 0, L_0x14808e430;  1 drivers
v0x6000021778d0_0 .net *"_ivl_17", 0 0, L_0x6000022bfc00;  1 drivers
v0x600002177960_0 .net *"_ivl_20", 0 0, L_0x6000038d7cd0;  1 drivers
v0x6000021779f0_0 .net *"_ivl_22", 0 0, L_0x6000038d7d40;  1 drivers
v0x600002177a80_0 .net *"_ivl_24", 0 0, L_0x6000038d7db0;  1 drivers
v0x600002177b10_0 .net *"_ivl_25", 31 0, L_0x6000022bfca0;  1 drivers
L_0x14808e478 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002177ba0_0 .net *"_ivl_28", 15 0, L_0x14808e478;  1 drivers
L_0x14808e4c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002177c30_0 .net/2u *"_ivl_29", 31 0, L_0x14808e4c0;  1 drivers
L_0x14808e358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002177cc0_0 .net *"_ivl_3", 1 0, L_0x14808e358;  1 drivers
v0x600002177d50_0 .net *"_ivl_31", 0 0, L_0x6000022bfd40;  1 drivers
L_0x14808e3a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002177de0_0 .net/2u *"_ivl_4", 3 0, L_0x14808e3a0;  1 drivers
v0x600002177e70_0 .net *"_ivl_6", 0 0, L_0x6000022bfa20;  1 drivers
v0x600002177f00_0 .net "do_clear", 0 0, L_0x6000038d7e20;  1 drivers
v0x600002170000_0 .net "load_weight", 0 0, L_0x6000038d7c60;  1 drivers
v0x600002170090_0 .net "weight_in", 7 0, L_0x6000022bfac0;  1 drivers
L_0x6000022bf980 .concat [ 2 2 0 0], v0x6000020943f0_0, L_0x14808e358;
L_0x6000022bfa20 .cmp/eq 4, L_0x6000022bf980, L_0x14808e3a0;
L_0x6000022bfb60 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e3e8;
L_0x6000022bfc00 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e430;
L_0x6000022bfca0 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808e478;
L_0x6000022bfd40 .cmp/eq 32, L_0x6000022bfca0, L_0x14808e4c0;
S_0x16014b9b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014b840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1a80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1ac0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002176b50_0 .net *"_ivl_11", 0 0, L_0x6000022b8000;  1 drivers
v0x600002176be0_0 .net *"_ivl_12", 15 0, L_0x6000022b80a0;  1 drivers
v0x600002176c70_0 .net/s *"_ivl_4", 15 0, L_0x6000022bfde0;  1 drivers
v0x600002176d00_0 .net/s *"_ivl_6", 15 0, L_0x6000022bfe80;  1 drivers
v0x600002176d90_0 .net/s "a_signed", 7 0, v0x600002176f40_0;  1 drivers
v0x600002176e20_0 .net "act_in", 7 0, v0x600002175950_0;  alias, 1 drivers
v0x600002176eb0_0 .var "act_out", 7 0;
v0x600002176f40_0 .var "act_reg", 7 0;
v0x600002176fd0_0 .net "clear_acc", 0 0, L_0x6000038d7e20;  alias, 1 drivers
v0x600002177060_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021770f0_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x600002177180_0 .net "load_weight", 0 0, L_0x6000038d7c60;  alias, 1 drivers
v0x600002177210_0 .net/s "product", 15 0, L_0x6000022bff20;  1 drivers
v0x6000021772a0_0 .net/s "product_ext", 31 0, L_0x6000022b8140;  1 drivers
v0x600002177330_0 .net "psum_in", 31 0, L_0x14808de00;  alias, 1 drivers
v0x6000021773c0_0 .var "psum_out", 31 0;
v0x600002177450_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000021774e0_0 .net/s "w_signed", 7 0, v0x600002177600_0;  1 drivers
v0x600002177570_0 .net "weight_in", 7 0, L_0x6000022bfac0;  alias, 1 drivers
v0x600002177600_0 .var "weight_reg", 7 0;
L_0x6000022bfde0 .extend/s 16, v0x600002176f40_0;
L_0x6000022bfe80 .extend/s 16, v0x600002177600_0;
L_0x6000022bff20 .arith/mult 16, L_0x6000022bfde0, L_0x6000022bfe80;
L_0x6000022b8000 .part L_0x6000022bff20, 15, 1;
LS_0x6000022b80a0_0_0 .concat [ 1 1 1 1], L_0x6000022b8000, L_0x6000022b8000, L_0x6000022b8000, L_0x6000022b8000;
LS_0x6000022b80a0_0_4 .concat [ 1 1 1 1], L_0x6000022b8000, L_0x6000022b8000, L_0x6000022b8000, L_0x6000022b8000;
LS_0x6000022b80a0_0_8 .concat [ 1 1 1 1], L_0x6000022b8000, L_0x6000022b8000, L_0x6000022b8000, L_0x6000022b8000;
LS_0x6000022b80a0_0_12 .concat [ 1 1 1 1], L_0x6000022b8000, L_0x6000022b8000, L_0x6000022b8000, L_0x6000022b8000;
L_0x6000022b80a0 .concat [ 4 4 4 4], LS_0x6000022b80a0_0_0, LS_0x6000022b80a0_0_4, LS_0x6000022b80a0_0_8, LS_0x6000022b80a0_0_12;
L_0x6000022b8140 .concat [ 16 16 0 0], L_0x6000022bff20, L_0x6000022b80a0;
S_0x16014bb20 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009f9cc0 .param/l "row" 1 10 213, +C4<01>;
S_0x16014bc90 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x16014bb20;
 .timescale 0 0;
P_0x6000009f9d40 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038d7f70 .functor AND 1, v0x600002094480_0, L_0x6000022b8280, C4<1>, C4<1>;
L_0x6000038d0070 .functor AND 1, L_0x6000022b8460, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d00e0 .functor OR 1, L_0x6000022b83c0, L_0x6000038d0070, C4<0>, C4<0>;
L_0x6000038d0150 .functor AND 1, L_0x14808fc60, L_0x6000038d00e0, C4<1>, C4<1>;
L_0x6000038d01c0 .functor AND 1, L_0x6000038d0150, L_0x6000022b85a0, C4<1>, C4<1>;
v0x600002170c60_0 .net *"_ivl_0", 2 0, L_0x6000022b81e0;  1 drivers
L_0x14808e598 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002170cf0_0 .net/2u *"_ivl_11", 2 0, L_0x14808e598;  1 drivers
v0x600002170d80_0 .net *"_ivl_13", 0 0, L_0x6000022b83c0;  1 drivers
L_0x14808e5e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002170e10_0 .net/2u *"_ivl_15", 2 0, L_0x14808e5e0;  1 drivers
v0x600002170ea0_0 .net *"_ivl_17", 0 0, L_0x6000022b8460;  1 drivers
v0x600002170f30_0 .net *"_ivl_20", 0 0, L_0x6000038d0070;  1 drivers
v0x600002170fc0_0 .net *"_ivl_22", 0 0, L_0x6000038d00e0;  1 drivers
v0x600002171050_0 .net *"_ivl_24", 0 0, L_0x6000038d0150;  1 drivers
v0x6000021710e0_0 .net *"_ivl_25", 31 0, L_0x6000022b8500;  1 drivers
L_0x14808e628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002171170_0 .net *"_ivl_28", 15 0, L_0x14808e628;  1 drivers
L_0x14808e670 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002171200_0 .net/2u *"_ivl_29", 31 0, L_0x14808e670;  1 drivers
L_0x14808e508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002171290_0 .net *"_ivl_3", 0 0, L_0x14808e508;  1 drivers
v0x600002171320_0 .net *"_ivl_31", 0 0, L_0x6000022b85a0;  1 drivers
L_0x14808e550 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000021713b0_0 .net/2u *"_ivl_4", 2 0, L_0x14808e550;  1 drivers
v0x600002171440_0 .net *"_ivl_6", 0 0, L_0x6000022b8280;  1 drivers
v0x6000021714d0_0 .net "do_clear", 0 0, L_0x6000038d01c0;  1 drivers
v0x600002171560_0 .net "load_weight", 0 0, L_0x6000038d7f70;  1 drivers
v0x6000021715f0_0 .net "weight_in", 7 0, L_0x6000022b8320;  1 drivers
L_0x6000022b81e0 .concat [ 2 1 0 0], v0x6000020943f0_0, L_0x14808e508;
L_0x6000022b8280 .cmp/eq 3, L_0x6000022b81e0, L_0x14808e550;
L_0x6000022b83c0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e598;
L_0x6000022b8460 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e5e0;
L_0x6000022b8500 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808e628;
L_0x6000022b85a0 .cmp/eq 32, L_0x6000022b8500, L_0x14808e670;
S_0x16014be00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1b00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1b40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002170120_0 .net *"_ivl_11", 0 0, L_0x6000022b8820;  1 drivers
v0x6000021701b0_0 .net *"_ivl_12", 15 0, L_0x6000022b88c0;  1 drivers
v0x600002170240_0 .net/s *"_ivl_4", 15 0, L_0x6000022b8640;  1 drivers
v0x6000021702d0_0 .net/s *"_ivl_6", 15 0, L_0x6000022b86e0;  1 drivers
v0x600002170360_0 .net/s "a_signed", 7 0, v0x600002170510_0;  1 drivers
v0x6000021703f0_0 .net "act_in", 7 0, L_0x6000038d71e0;  alias, 1 drivers
v0x600002170480_0 .var "act_out", 7 0;
v0x600002170510_0 .var "act_reg", 7 0;
v0x6000021705a0_0 .net "clear_acc", 0 0, L_0x6000038d01c0;  alias, 1 drivers
v0x600002170630_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021706c0_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x600002170750_0 .net "load_weight", 0 0, L_0x6000038d7f70;  alias, 1 drivers
v0x6000021707e0_0 .net/s "product", 15 0, L_0x6000022b8780;  1 drivers
v0x600002170870_0 .net/s "product_ext", 31 0, L_0x6000022b8960;  1 drivers
v0x600002170900_0 .net "psum_in", 31 0, v0x60000214b330_0;  alias, 1 drivers
v0x600002170990_0 .var "psum_out", 31 0;
v0x600002170a20_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002170ab0_0 .net/s "w_signed", 7 0, v0x600002170bd0_0;  1 drivers
v0x600002170b40_0 .net "weight_in", 7 0, L_0x6000022b8320;  alias, 1 drivers
v0x600002170bd0_0 .var "weight_reg", 7 0;
L_0x6000022b8640 .extend/s 16, v0x600002170510_0;
L_0x6000022b86e0 .extend/s 16, v0x600002170bd0_0;
L_0x6000022b8780 .arith/mult 16, L_0x6000022b8640, L_0x6000022b86e0;
L_0x6000022b8820 .part L_0x6000022b8780, 15, 1;
LS_0x6000022b88c0_0_0 .concat [ 1 1 1 1], L_0x6000022b8820, L_0x6000022b8820, L_0x6000022b8820, L_0x6000022b8820;
LS_0x6000022b88c0_0_4 .concat [ 1 1 1 1], L_0x6000022b8820, L_0x6000022b8820, L_0x6000022b8820, L_0x6000022b8820;
LS_0x6000022b88c0_0_8 .concat [ 1 1 1 1], L_0x6000022b8820, L_0x6000022b8820, L_0x6000022b8820, L_0x6000022b8820;
LS_0x6000022b88c0_0_12 .concat [ 1 1 1 1], L_0x6000022b8820, L_0x6000022b8820, L_0x6000022b8820, L_0x6000022b8820;
L_0x6000022b88c0 .concat [ 4 4 4 4], LS_0x6000022b88c0_0_0, LS_0x6000022b88c0_0_4, LS_0x6000022b88c0_0_8, LS_0x6000022b88c0_0_12;
L_0x6000022b8960 .concat [ 16 16 0 0], L_0x6000022b8780, L_0x6000022b88c0;
S_0x16014bf70 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x16014bb20;
 .timescale 0 0;
P_0x6000009f9b80 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038d0310 .functor AND 1, v0x600002094480_0, L_0x6000022b8aa0, C4<1>, C4<1>;
L_0x6000038d0380 .functor AND 1, L_0x6000022b8c80, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d03f0 .functor OR 1, L_0x6000022b8be0, L_0x6000038d0380, C4<0>, C4<0>;
L_0x6000038d0460 .functor AND 1, L_0x14808fc60, L_0x6000038d03f0, C4<1>, C4<1>;
L_0x6000038d04d0 .functor AND 1, L_0x6000038d0460, L_0x6000022b8dc0, C4<1>, C4<1>;
v0x6000021721c0_0 .net *"_ivl_0", 2 0, L_0x6000022b8a00;  1 drivers
L_0x14808e748 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002172250_0 .net/2u *"_ivl_11", 2 0, L_0x14808e748;  1 drivers
v0x6000021722e0_0 .net *"_ivl_13", 0 0, L_0x6000022b8be0;  1 drivers
L_0x14808e790 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002172370_0 .net/2u *"_ivl_15", 2 0, L_0x14808e790;  1 drivers
v0x600002172400_0 .net *"_ivl_17", 0 0, L_0x6000022b8c80;  1 drivers
v0x600002172490_0 .net *"_ivl_20", 0 0, L_0x6000038d0380;  1 drivers
v0x600002172520_0 .net *"_ivl_22", 0 0, L_0x6000038d03f0;  1 drivers
v0x6000021725b0_0 .net *"_ivl_24", 0 0, L_0x6000038d0460;  1 drivers
v0x600002172640_0 .net *"_ivl_25", 31 0, L_0x6000022b8d20;  1 drivers
L_0x14808e7d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021726d0_0 .net *"_ivl_28", 15 0, L_0x14808e7d8;  1 drivers
L_0x14808e820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002172760_0 .net/2u *"_ivl_29", 31 0, L_0x14808e820;  1 drivers
L_0x14808e6b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000021727f0_0 .net *"_ivl_3", 0 0, L_0x14808e6b8;  1 drivers
v0x600002172880_0 .net *"_ivl_31", 0 0, L_0x6000022b8dc0;  1 drivers
L_0x14808e700 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002172910_0 .net/2u *"_ivl_4", 2 0, L_0x14808e700;  1 drivers
v0x6000021729a0_0 .net *"_ivl_6", 0 0, L_0x6000022b8aa0;  1 drivers
v0x600002172a30_0 .net "do_clear", 0 0, L_0x6000038d04d0;  1 drivers
v0x600002172ac0_0 .net "load_weight", 0 0, L_0x6000038d0310;  1 drivers
v0x600002172b50_0 .net "weight_in", 7 0, L_0x6000022b8b40;  1 drivers
L_0x6000022b8a00 .concat [ 2 1 0 0], v0x6000020943f0_0, L_0x14808e6b8;
L_0x6000022b8aa0 .cmp/eq 3, L_0x6000022b8a00, L_0x14808e700;
L_0x6000022b8be0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e748;
L_0x6000022b8c80 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e790;
L_0x6000022b8d20 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808e7d8;
L_0x6000022b8dc0 .cmp/eq 32, L_0x6000022b8d20, L_0x14808e820;
S_0x16014c0e0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1b80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1bc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002171680_0 .net *"_ivl_11", 0 0, L_0x6000022b9040;  1 drivers
v0x600002171710_0 .net *"_ivl_12", 15 0, L_0x6000022b90e0;  1 drivers
v0x6000021717a0_0 .net/s *"_ivl_4", 15 0, L_0x6000022b8e60;  1 drivers
v0x600002171830_0 .net/s *"_ivl_6", 15 0, L_0x6000022b8f00;  1 drivers
v0x6000021718c0_0 .net/s "a_signed", 7 0, v0x600002171a70_0;  1 drivers
v0x600002171950_0 .net "act_in", 7 0, v0x600002170480_0;  alias, 1 drivers
v0x6000021719e0_0 .var "act_out", 7 0;
v0x600002171a70_0 .var "act_reg", 7 0;
v0x600002171b00_0 .net "clear_acc", 0 0, L_0x6000038d04d0;  alias, 1 drivers
v0x600002171b90_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002171c20_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x600002171cb0_0 .net "load_weight", 0 0, L_0x6000038d0310;  alias, 1 drivers
v0x600002171d40_0 .net/s "product", 15 0, L_0x6000022b8fa0;  1 drivers
v0x600002171dd0_0 .net/s "product_ext", 31 0, L_0x6000022b9180;  1 drivers
v0x600002171e60_0 .net "psum_in", 31 0, v0x600002174900_0;  alias, 1 drivers
v0x600002171ef0_0 .var "psum_out", 31 0;
v0x600002171f80_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002172010_0 .net/s "w_signed", 7 0, v0x600002172130_0;  1 drivers
v0x6000021720a0_0 .net "weight_in", 7 0, L_0x6000022b8b40;  alias, 1 drivers
v0x600002172130_0 .var "weight_reg", 7 0;
L_0x6000022b8e60 .extend/s 16, v0x600002171a70_0;
L_0x6000022b8f00 .extend/s 16, v0x600002172130_0;
L_0x6000022b8fa0 .arith/mult 16, L_0x6000022b8e60, L_0x6000022b8f00;
L_0x6000022b9040 .part L_0x6000022b8fa0, 15, 1;
LS_0x6000022b90e0_0_0 .concat [ 1 1 1 1], L_0x6000022b9040, L_0x6000022b9040, L_0x6000022b9040, L_0x6000022b9040;
LS_0x6000022b90e0_0_4 .concat [ 1 1 1 1], L_0x6000022b9040, L_0x6000022b9040, L_0x6000022b9040, L_0x6000022b9040;
LS_0x6000022b90e0_0_8 .concat [ 1 1 1 1], L_0x6000022b9040, L_0x6000022b9040, L_0x6000022b9040, L_0x6000022b9040;
LS_0x6000022b90e0_0_12 .concat [ 1 1 1 1], L_0x6000022b9040, L_0x6000022b9040, L_0x6000022b9040, L_0x6000022b9040;
L_0x6000022b90e0 .concat [ 4 4 4 4], LS_0x6000022b90e0_0_0, LS_0x6000022b90e0_0_4, LS_0x6000022b90e0_0_8, LS_0x6000022b90e0_0_12;
L_0x6000022b9180 .concat [ 16 16 0 0], L_0x6000022b8fa0, L_0x6000022b90e0;
S_0x16014c250 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x16014bb20;
 .timescale 0 0;
P_0x6000009f9f00 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038d0620 .functor AND 1, v0x600002094480_0, L_0x6000022b92c0, C4<1>, C4<1>;
L_0x6000038d0000 .functor AND 1, L_0x6000022b94a0, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d0690 .functor OR 1, L_0x6000022b9400, L_0x6000038d0000, C4<0>, C4<0>;
L_0x6000038d0700 .functor AND 1, L_0x14808fc60, L_0x6000038d0690, C4<1>, C4<1>;
L_0x6000038d0770 .functor AND 1, L_0x6000038d0700, L_0x6000022b95e0, C4<1>, C4<1>;
v0x600002173720_0 .net *"_ivl_0", 3 0, L_0x6000022b9220;  1 drivers
L_0x14808e8f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000021737b0_0 .net/2u *"_ivl_11", 2 0, L_0x14808e8f8;  1 drivers
v0x600002173840_0 .net *"_ivl_13", 0 0, L_0x6000022b9400;  1 drivers
L_0x14808e940 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000021738d0_0 .net/2u *"_ivl_15", 2 0, L_0x14808e940;  1 drivers
v0x600002173960_0 .net *"_ivl_17", 0 0, L_0x6000022b94a0;  1 drivers
v0x6000021739f0_0 .net *"_ivl_20", 0 0, L_0x6000038d0000;  1 drivers
v0x600002173a80_0 .net *"_ivl_22", 0 0, L_0x6000038d0690;  1 drivers
v0x600002173b10_0 .net *"_ivl_24", 0 0, L_0x6000038d0700;  1 drivers
v0x600002173ba0_0 .net *"_ivl_25", 31 0, L_0x6000022b9540;  1 drivers
L_0x14808e988 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002173c30_0 .net *"_ivl_28", 15 0, L_0x14808e988;  1 drivers
L_0x14808e9d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002173cc0_0 .net/2u *"_ivl_29", 31 0, L_0x14808e9d0;  1 drivers
L_0x14808e868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002173d50_0 .net *"_ivl_3", 1 0, L_0x14808e868;  1 drivers
v0x600002173de0_0 .net *"_ivl_31", 0 0, L_0x6000022b95e0;  1 drivers
L_0x14808e8b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002173e70_0 .net/2u *"_ivl_4", 3 0, L_0x14808e8b0;  1 drivers
v0x600002173f00_0 .net *"_ivl_6", 0 0, L_0x6000022b92c0;  1 drivers
v0x60000217c000_0 .net "do_clear", 0 0, L_0x6000038d0770;  1 drivers
v0x60000217c090_0 .net "load_weight", 0 0, L_0x6000038d0620;  1 drivers
v0x60000217c120_0 .net "weight_in", 7 0, L_0x6000022b9360;  1 drivers
L_0x6000022b9220 .concat [ 2 2 0 0], v0x6000020943f0_0, L_0x14808e868;
L_0x6000022b92c0 .cmp/eq 4, L_0x6000022b9220, L_0x14808e8b0;
L_0x6000022b9400 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e8f8;
L_0x6000022b94a0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808e940;
L_0x6000022b9540 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808e988;
L_0x6000022b95e0 .cmp/eq 32, L_0x6000022b9540, L_0x14808e9d0;
S_0x16014c3c0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014c250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1c80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1cc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002172be0_0 .net *"_ivl_11", 0 0, L_0x6000022b9860;  1 drivers
v0x600002172c70_0 .net *"_ivl_12", 15 0, L_0x6000022b9900;  1 drivers
v0x600002172d00_0 .net/s *"_ivl_4", 15 0, L_0x6000022b9680;  1 drivers
v0x600002172d90_0 .net/s *"_ivl_6", 15 0, L_0x6000022b9720;  1 drivers
v0x600002172e20_0 .net/s "a_signed", 7 0, v0x600002172fd0_0;  1 drivers
v0x600002172eb0_0 .net "act_in", 7 0, v0x6000021719e0_0;  alias, 1 drivers
v0x600002172f40_0 .var "act_out", 7 0;
v0x600002172fd0_0 .var "act_reg", 7 0;
v0x600002173060_0 .net "clear_acc", 0 0, L_0x6000038d0770;  alias, 1 drivers
v0x6000021730f0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002173180_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x600002173210_0 .net "load_weight", 0 0, L_0x6000038d0620;  alias, 1 drivers
v0x6000021732a0_0 .net/s "product", 15 0, L_0x6000022b97c0;  1 drivers
v0x600002173330_0 .net/s "product_ext", 31 0, L_0x6000022b99a0;  1 drivers
v0x6000021733c0_0 .net "psum_in", 31 0, v0x600002175e60_0;  alias, 1 drivers
v0x600002173450_0 .var "psum_out", 31 0;
v0x6000021734e0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002173570_0 .net/s "w_signed", 7 0, v0x600002173690_0;  1 drivers
v0x600002173600_0 .net "weight_in", 7 0, L_0x6000022b9360;  alias, 1 drivers
v0x600002173690_0 .var "weight_reg", 7 0;
L_0x6000022b9680 .extend/s 16, v0x600002172fd0_0;
L_0x6000022b9720 .extend/s 16, v0x600002173690_0;
L_0x6000022b97c0 .arith/mult 16, L_0x6000022b9680, L_0x6000022b9720;
L_0x6000022b9860 .part L_0x6000022b97c0, 15, 1;
LS_0x6000022b9900_0_0 .concat [ 1 1 1 1], L_0x6000022b9860, L_0x6000022b9860, L_0x6000022b9860, L_0x6000022b9860;
LS_0x6000022b9900_0_4 .concat [ 1 1 1 1], L_0x6000022b9860, L_0x6000022b9860, L_0x6000022b9860, L_0x6000022b9860;
LS_0x6000022b9900_0_8 .concat [ 1 1 1 1], L_0x6000022b9860, L_0x6000022b9860, L_0x6000022b9860, L_0x6000022b9860;
LS_0x6000022b9900_0_12 .concat [ 1 1 1 1], L_0x6000022b9860, L_0x6000022b9860, L_0x6000022b9860, L_0x6000022b9860;
L_0x6000022b9900 .concat [ 4 4 4 4], LS_0x6000022b9900_0_0, LS_0x6000022b9900_0_4, LS_0x6000022b9900_0_8, LS_0x6000022b9900_0_12;
L_0x6000022b99a0 .concat [ 16 16 0 0], L_0x6000022b97c0, L_0x6000022b9900;
S_0x16014c530 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x16014bb20;
 .timescale 0 0;
P_0x6000009fa000 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038d08c0 .functor AND 1, v0x600002094480_0, L_0x6000022b9ae0, C4<1>, C4<1>;
L_0x6000038d0930 .functor AND 1, L_0x6000022b9cc0, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d09a0 .functor OR 1, L_0x6000022b9c20, L_0x6000038d0930, C4<0>, C4<0>;
L_0x6000038d0a10 .functor AND 1, L_0x14808fc60, L_0x6000038d09a0, C4<1>, C4<1>;
L_0x6000038d0a80 .functor AND 1, L_0x6000038d0a10, L_0x6000022b9e00, C4<1>, C4<1>;
v0x60000217ccf0_0 .net *"_ivl_0", 3 0, L_0x6000022b9a40;  1 drivers
L_0x14808eaa8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000217cd80_0 .net/2u *"_ivl_11", 2 0, L_0x14808eaa8;  1 drivers
v0x60000217ce10_0 .net *"_ivl_13", 0 0, L_0x6000022b9c20;  1 drivers
L_0x14808eaf0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000217cea0_0 .net/2u *"_ivl_15", 2 0, L_0x14808eaf0;  1 drivers
v0x60000217cf30_0 .net *"_ivl_17", 0 0, L_0x6000022b9cc0;  1 drivers
v0x60000217cfc0_0 .net *"_ivl_20", 0 0, L_0x6000038d0930;  1 drivers
v0x60000217d050_0 .net *"_ivl_22", 0 0, L_0x6000038d09a0;  1 drivers
v0x60000217d0e0_0 .net *"_ivl_24", 0 0, L_0x6000038d0a10;  1 drivers
v0x60000217d170_0 .net *"_ivl_25", 31 0, L_0x6000022b9d60;  1 drivers
L_0x14808eb38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000217d200_0 .net *"_ivl_28", 15 0, L_0x14808eb38;  1 drivers
L_0x14808eb80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000217d290_0 .net/2u *"_ivl_29", 31 0, L_0x14808eb80;  1 drivers
L_0x14808ea18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000217d320_0 .net *"_ivl_3", 1 0, L_0x14808ea18;  1 drivers
v0x60000217d3b0_0 .net *"_ivl_31", 0 0, L_0x6000022b9e00;  1 drivers
L_0x14808ea60 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000217d440_0 .net/2u *"_ivl_4", 3 0, L_0x14808ea60;  1 drivers
v0x60000217d4d0_0 .net *"_ivl_6", 0 0, L_0x6000022b9ae0;  1 drivers
v0x60000217d560_0 .net "do_clear", 0 0, L_0x6000038d0a80;  1 drivers
v0x60000217d5f0_0 .net "load_weight", 0 0, L_0x6000038d08c0;  1 drivers
v0x60000217d680_0 .net "weight_in", 7 0, L_0x6000022b9b80;  1 drivers
L_0x6000022b9a40 .concat [ 2 2 0 0], v0x6000020943f0_0, L_0x14808ea18;
L_0x6000022b9ae0 .cmp/eq 4, L_0x6000022b9a40, L_0x14808ea60;
L_0x6000022b9c20 .cmp/eq 3, v0x6000021621c0_0, L_0x14808eaa8;
L_0x6000022b9cc0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808eaf0;
L_0x6000022b9d60 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808eb38;
L_0x6000022b9e00 .cmp/eq 32, L_0x6000022b9d60, L_0x14808eb80;
S_0x16014c6a0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1d00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1d40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000217c1b0_0 .net *"_ivl_11", 0 0, L_0x6000022ba080;  1 drivers
v0x60000217c240_0 .net *"_ivl_12", 15 0, L_0x6000022ba120;  1 drivers
v0x60000217c2d0_0 .net/s *"_ivl_4", 15 0, L_0x6000022b9ea0;  1 drivers
v0x60000217c360_0 .net/s *"_ivl_6", 15 0, L_0x6000022b9f40;  1 drivers
v0x60000217c3f0_0 .net/s "a_signed", 7 0, v0x60000217c5a0_0;  1 drivers
v0x60000217c480_0 .net "act_in", 7 0, v0x600002172f40_0;  alias, 1 drivers
v0x60000217c510_0 .var "act_out", 7 0;
v0x60000217c5a0_0 .var "act_reg", 7 0;
v0x60000217c630_0 .net "clear_acc", 0 0, L_0x6000038d0a80;  alias, 1 drivers
v0x60000217c6c0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000217c750_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x60000217c7e0_0 .net "load_weight", 0 0, L_0x6000038d08c0;  alias, 1 drivers
v0x60000217c870_0 .net/s "product", 15 0, L_0x6000022b9fe0;  1 drivers
v0x60000217c900_0 .net/s "product_ext", 31 0, L_0x6000022ba1c0;  1 drivers
v0x60000217c990_0 .net "psum_in", 31 0, v0x6000021773c0_0;  alias, 1 drivers
v0x60000217ca20_0 .var "psum_out", 31 0;
v0x60000217cab0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000217cb40_0 .net/s "w_signed", 7 0, v0x60000217cc60_0;  1 drivers
v0x60000217cbd0_0 .net "weight_in", 7 0, L_0x6000022b9b80;  alias, 1 drivers
v0x60000217cc60_0 .var "weight_reg", 7 0;
L_0x6000022b9ea0 .extend/s 16, v0x60000217c5a0_0;
L_0x6000022b9f40 .extend/s 16, v0x60000217cc60_0;
L_0x6000022b9fe0 .arith/mult 16, L_0x6000022b9ea0, L_0x6000022b9f40;
L_0x6000022ba080 .part L_0x6000022b9fe0, 15, 1;
LS_0x6000022ba120_0_0 .concat [ 1 1 1 1], L_0x6000022ba080, L_0x6000022ba080, L_0x6000022ba080, L_0x6000022ba080;
LS_0x6000022ba120_0_4 .concat [ 1 1 1 1], L_0x6000022ba080, L_0x6000022ba080, L_0x6000022ba080, L_0x6000022ba080;
LS_0x6000022ba120_0_8 .concat [ 1 1 1 1], L_0x6000022ba080, L_0x6000022ba080, L_0x6000022ba080, L_0x6000022ba080;
LS_0x6000022ba120_0_12 .concat [ 1 1 1 1], L_0x6000022ba080, L_0x6000022ba080, L_0x6000022ba080, L_0x6000022ba080;
L_0x6000022ba120 .concat [ 4 4 4 4], LS_0x6000022ba120_0_0, LS_0x6000022ba120_0_4, LS_0x6000022ba120_0_8, LS_0x6000022ba120_0_12;
L_0x6000022ba1c0 .concat [ 16 16 0 0], L_0x6000022b9fe0, L_0x6000022ba120;
S_0x16014c810 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009fa100 .param/l "row" 1 10 213, +C4<010>;
S_0x16014c980 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x16014c810;
 .timescale 0 0;
P_0x6000009fa180 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038d0bd0 .functor AND 1, v0x600002094480_0, L_0x6000022ba300, C4<1>, C4<1>;
L_0x6000038d0c40 .functor AND 1, L_0x6000022ba4e0, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d0cb0 .functor OR 1, L_0x6000022ba440, L_0x6000038d0c40, C4<0>, C4<0>;
L_0x6000038d0d20 .functor AND 1, L_0x14808fc60, L_0x6000038d0cb0, C4<1>, C4<1>;
L_0x6000038d0d90 .functor AND 1, L_0x6000038d0d20, L_0x6000022ba620, C4<1>, C4<1>;
v0x60000217e250_0 .net *"_ivl_0", 2 0, L_0x6000022ba260;  1 drivers
L_0x14808ec58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000217e2e0_0 .net/2u *"_ivl_11", 2 0, L_0x14808ec58;  1 drivers
v0x60000217e370_0 .net *"_ivl_13", 0 0, L_0x6000022ba440;  1 drivers
L_0x14808eca0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000217e400_0 .net/2u *"_ivl_15", 2 0, L_0x14808eca0;  1 drivers
v0x60000217e490_0 .net *"_ivl_17", 0 0, L_0x6000022ba4e0;  1 drivers
v0x60000217e520_0 .net *"_ivl_20", 0 0, L_0x6000038d0c40;  1 drivers
v0x60000217e5b0_0 .net *"_ivl_22", 0 0, L_0x6000038d0cb0;  1 drivers
v0x60000217e640_0 .net *"_ivl_24", 0 0, L_0x6000038d0d20;  1 drivers
v0x60000217e6d0_0 .net *"_ivl_25", 31 0, L_0x6000022ba580;  1 drivers
L_0x14808ece8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000217e760_0 .net *"_ivl_28", 15 0, L_0x14808ece8;  1 drivers
L_0x14808ed30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000217e7f0_0 .net/2u *"_ivl_29", 31 0, L_0x14808ed30;  1 drivers
L_0x14808ebc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000217e880_0 .net *"_ivl_3", 0 0, L_0x14808ebc8;  1 drivers
v0x60000217e910_0 .net *"_ivl_31", 0 0, L_0x6000022ba620;  1 drivers
L_0x14808ec10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000217e9a0_0 .net/2u *"_ivl_4", 2 0, L_0x14808ec10;  1 drivers
v0x60000217ea30_0 .net *"_ivl_6", 0 0, L_0x6000022ba300;  1 drivers
v0x60000217eac0_0 .net "do_clear", 0 0, L_0x6000038d0d90;  1 drivers
v0x60000217eb50_0 .net "load_weight", 0 0, L_0x6000038d0bd0;  1 drivers
v0x60000217ebe0_0 .net "weight_in", 7 0, L_0x6000022ba3a0;  1 drivers
L_0x6000022ba260 .concat [ 2 1 0 0], v0x6000020943f0_0, L_0x14808ebc8;
L_0x6000022ba300 .cmp/eq 3, L_0x6000022ba260, L_0x14808ec10;
L_0x6000022ba440 .cmp/eq 3, v0x6000021621c0_0, L_0x14808ec58;
L_0x6000022ba4e0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808eca0;
L_0x6000022ba580 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808ece8;
L_0x6000022ba620 .cmp/eq 32, L_0x6000022ba580, L_0x14808ed30;
S_0x16014caf0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1d80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1dc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000217d710_0 .net *"_ivl_11", 0 0, L_0x6000022ba8a0;  1 drivers
v0x60000217d7a0_0 .net *"_ivl_12", 15 0, L_0x6000022ba940;  1 drivers
v0x60000217d830_0 .net/s *"_ivl_4", 15 0, L_0x6000022ba6c0;  1 drivers
v0x60000217d8c0_0 .net/s *"_ivl_6", 15 0, L_0x6000022ba760;  1 drivers
v0x60000217d950_0 .net/s "a_signed", 7 0, v0x60000217db00_0;  1 drivers
v0x60000217d9e0_0 .net "act_in", 7 0, L_0x6000038d7250;  alias, 1 drivers
v0x60000217da70_0 .var "act_out", 7 0;
v0x60000217db00_0 .var "act_reg", 7 0;
v0x60000217db90_0 .net "clear_acc", 0 0, L_0x6000038d0d90;  alias, 1 drivers
v0x60000217dc20_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000217dcb0_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x60000217dd40_0 .net "load_weight", 0 0, L_0x6000038d0bd0;  alias, 1 drivers
v0x60000217ddd0_0 .net/s "product", 15 0, L_0x6000022ba800;  1 drivers
v0x60000217de60_0 .net/s "product_ext", 31 0, L_0x6000022ba9e0;  1 drivers
v0x60000217def0_0 .net "psum_in", 31 0, v0x600002170990_0;  alias, 1 drivers
v0x60000217df80_0 .var "psum_out", 31 0;
v0x60000217e010_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000217e0a0_0 .net/s "w_signed", 7 0, v0x60000217e1c0_0;  1 drivers
v0x60000217e130_0 .net "weight_in", 7 0, L_0x6000022ba3a0;  alias, 1 drivers
v0x60000217e1c0_0 .var "weight_reg", 7 0;
L_0x6000022ba6c0 .extend/s 16, v0x60000217db00_0;
L_0x6000022ba760 .extend/s 16, v0x60000217e1c0_0;
L_0x6000022ba800 .arith/mult 16, L_0x6000022ba6c0, L_0x6000022ba760;
L_0x6000022ba8a0 .part L_0x6000022ba800, 15, 1;
LS_0x6000022ba940_0_0 .concat [ 1 1 1 1], L_0x6000022ba8a0, L_0x6000022ba8a0, L_0x6000022ba8a0, L_0x6000022ba8a0;
LS_0x6000022ba940_0_4 .concat [ 1 1 1 1], L_0x6000022ba8a0, L_0x6000022ba8a0, L_0x6000022ba8a0, L_0x6000022ba8a0;
LS_0x6000022ba940_0_8 .concat [ 1 1 1 1], L_0x6000022ba8a0, L_0x6000022ba8a0, L_0x6000022ba8a0, L_0x6000022ba8a0;
LS_0x6000022ba940_0_12 .concat [ 1 1 1 1], L_0x6000022ba8a0, L_0x6000022ba8a0, L_0x6000022ba8a0, L_0x6000022ba8a0;
L_0x6000022ba940 .concat [ 4 4 4 4], LS_0x6000022ba940_0_0, LS_0x6000022ba940_0_4, LS_0x6000022ba940_0_8, LS_0x6000022ba940_0_12;
L_0x6000022ba9e0 .concat [ 16 16 0 0], L_0x6000022ba800, L_0x6000022ba940;
S_0x16014cc60 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x16014c810;
 .timescale 0 0;
P_0x6000009fa280 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038d0ee0 .functor AND 1, v0x600002094480_0, L_0x6000022bab20, C4<1>, C4<1>;
L_0x6000038d0f50 .functor AND 1, L_0x6000022bad00, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d0fc0 .functor OR 1, L_0x6000022bac60, L_0x6000038d0f50, C4<0>, C4<0>;
L_0x6000038d1030 .functor AND 1, L_0x14808fc60, L_0x6000038d0fc0, C4<1>, C4<1>;
L_0x6000038d10a0 .functor AND 1, L_0x6000038d1030, L_0x6000022bae40, C4<1>, C4<1>;
v0x60000217f7b0_0 .net *"_ivl_0", 2 0, L_0x6000022baa80;  1 drivers
L_0x14808ee08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000217f840_0 .net/2u *"_ivl_11", 2 0, L_0x14808ee08;  1 drivers
v0x60000217f8d0_0 .net *"_ivl_13", 0 0, L_0x6000022bac60;  1 drivers
L_0x14808ee50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000217f960_0 .net/2u *"_ivl_15", 2 0, L_0x14808ee50;  1 drivers
v0x60000217f9f0_0 .net *"_ivl_17", 0 0, L_0x6000022bad00;  1 drivers
v0x60000217fa80_0 .net *"_ivl_20", 0 0, L_0x6000038d0f50;  1 drivers
v0x60000217fb10_0 .net *"_ivl_22", 0 0, L_0x6000038d0fc0;  1 drivers
v0x60000217fba0_0 .net *"_ivl_24", 0 0, L_0x6000038d1030;  1 drivers
v0x60000217fc30_0 .net *"_ivl_25", 31 0, L_0x6000022bada0;  1 drivers
L_0x14808ee98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000217fcc0_0 .net *"_ivl_28", 15 0, L_0x14808ee98;  1 drivers
L_0x14808eee0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000217fd50_0 .net/2u *"_ivl_29", 31 0, L_0x14808eee0;  1 drivers
L_0x14808ed78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000217fde0_0 .net *"_ivl_3", 0 0, L_0x14808ed78;  1 drivers
v0x60000217fe70_0 .net *"_ivl_31", 0 0, L_0x6000022bae40;  1 drivers
L_0x14808edc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000217ff00_0 .net/2u *"_ivl_4", 2 0, L_0x14808edc0;  1 drivers
v0x600002178000_0 .net *"_ivl_6", 0 0, L_0x6000022bab20;  1 drivers
v0x600002178090_0 .net "do_clear", 0 0, L_0x6000038d10a0;  1 drivers
v0x600002178120_0 .net "load_weight", 0 0, L_0x6000038d0ee0;  1 drivers
v0x6000021781b0_0 .net "weight_in", 7 0, L_0x6000022babc0;  1 drivers
L_0x6000022baa80 .concat [ 2 1 0 0], v0x6000020943f0_0, L_0x14808ed78;
L_0x6000022bab20 .cmp/eq 3, L_0x6000022baa80, L_0x14808edc0;
L_0x6000022bac60 .cmp/eq 3, v0x6000021621c0_0, L_0x14808ee08;
L_0x6000022bad00 .cmp/eq 3, v0x6000021621c0_0, L_0x14808ee50;
L_0x6000022bada0 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808ee98;
L_0x6000022bae40 .cmp/eq 32, L_0x6000022bada0, L_0x14808eee0;
S_0x16014cdd0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1e00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1e40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000217ec70_0 .net *"_ivl_11", 0 0, L_0x6000022bb0c0;  1 drivers
v0x60000217ed00_0 .net *"_ivl_12", 15 0, L_0x6000022bb160;  1 drivers
v0x60000217ed90_0 .net/s *"_ivl_4", 15 0, L_0x6000022baee0;  1 drivers
v0x60000217ee20_0 .net/s *"_ivl_6", 15 0, L_0x6000022baf80;  1 drivers
v0x60000217eeb0_0 .net/s "a_signed", 7 0, v0x60000217f060_0;  1 drivers
v0x60000217ef40_0 .net "act_in", 7 0, v0x60000217da70_0;  alias, 1 drivers
v0x60000217efd0_0 .var "act_out", 7 0;
v0x60000217f060_0 .var "act_reg", 7 0;
v0x60000217f0f0_0 .net "clear_acc", 0 0, L_0x6000038d10a0;  alias, 1 drivers
v0x60000217f180_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000217f210_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x60000217f2a0_0 .net "load_weight", 0 0, L_0x6000038d0ee0;  alias, 1 drivers
v0x60000217f330_0 .net/s "product", 15 0, L_0x6000022bb020;  1 drivers
v0x60000217f3c0_0 .net/s "product_ext", 31 0, L_0x6000022bb200;  1 drivers
v0x60000217f450_0 .net "psum_in", 31 0, v0x600002171ef0_0;  alias, 1 drivers
v0x60000217f4e0_0 .var "psum_out", 31 0;
v0x60000217f570_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000217f600_0 .net/s "w_signed", 7 0, v0x60000217f720_0;  1 drivers
v0x60000217f690_0 .net "weight_in", 7 0, L_0x6000022babc0;  alias, 1 drivers
v0x60000217f720_0 .var "weight_reg", 7 0;
L_0x6000022baee0 .extend/s 16, v0x60000217f060_0;
L_0x6000022baf80 .extend/s 16, v0x60000217f720_0;
L_0x6000022bb020 .arith/mult 16, L_0x6000022baee0, L_0x6000022baf80;
L_0x6000022bb0c0 .part L_0x6000022bb020, 15, 1;
LS_0x6000022bb160_0_0 .concat [ 1 1 1 1], L_0x6000022bb0c0, L_0x6000022bb0c0, L_0x6000022bb0c0, L_0x6000022bb0c0;
LS_0x6000022bb160_0_4 .concat [ 1 1 1 1], L_0x6000022bb0c0, L_0x6000022bb0c0, L_0x6000022bb0c0, L_0x6000022bb0c0;
LS_0x6000022bb160_0_8 .concat [ 1 1 1 1], L_0x6000022bb0c0, L_0x6000022bb0c0, L_0x6000022bb0c0, L_0x6000022bb0c0;
LS_0x6000022bb160_0_12 .concat [ 1 1 1 1], L_0x6000022bb0c0, L_0x6000022bb0c0, L_0x6000022bb0c0, L_0x6000022bb0c0;
L_0x6000022bb160 .concat [ 4 4 4 4], LS_0x6000022bb160_0_0, LS_0x6000022bb160_0_4, LS_0x6000022bb160_0_8, LS_0x6000022bb160_0_12;
L_0x6000022bb200 .concat [ 16 16 0 0], L_0x6000022bb020, L_0x6000022bb160;
S_0x16014cf40 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x16014c810;
 .timescale 0 0;
P_0x6000009fa380 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038d11f0 .functor AND 1, v0x600002094480_0, L_0x6000022bb340, C4<1>, C4<1>;
L_0x6000038d1260 .functor AND 1, L_0x6000022bb5c0, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d12d0 .functor OR 1, L_0x6000022bb520, L_0x6000038d1260, C4<0>, C4<0>;
L_0x6000038d1340 .functor AND 1, L_0x14808fc60, L_0x6000038d12d0, C4<1>, C4<1>;
L_0x6000038d13b0 .functor AND 1, L_0x6000038d1340, L_0x6000022bb700, C4<1>, C4<1>;
v0x600002178d80_0 .net *"_ivl_0", 3 0, L_0x6000022bb2a0;  1 drivers
L_0x14808efb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002178e10_0 .net/2u *"_ivl_11", 2 0, L_0x14808efb8;  1 drivers
v0x600002178ea0_0 .net *"_ivl_13", 0 0, L_0x6000022bb520;  1 drivers
L_0x14808f000 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002178f30_0 .net/2u *"_ivl_15", 2 0, L_0x14808f000;  1 drivers
v0x600002178fc0_0 .net *"_ivl_17", 0 0, L_0x6000022bb5c0;  1 drivers
v0x600002179050_0 .net *"_ivl_20", 0 0, L_0x6000038d1260;  1 drivers
v0x6000021790e0_0 .net *"_ivl_22", 0 0, L_0x6000038d12d0;  1 drivers
v0x600002179170_0 .net *"_ivl_24", 0 0, L_0x6000038d1340;  1 drivers
v0x600002179200_0 .net *"_ivl_25", 31 0, L_0x6000022bb660;  1 drivers
L_0x14808f048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002179290_0 .net *"_ivl_28", 15 0, L_0x14808f048;  1 drivers
L_0x14808f090 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002179320_0 .net/2u *"_ivl_29", 31 0, L_0x14808f090;  1 drivers
L_0x14808ef28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000021793b0_0 .net *"_ivl_3", 1 0, L_0x14808ef28;  1 drivers
v0x600002179440_0 .net *"_ivl_31", 0 0, L_0x6000022bb700;  1 drivers
L_0x14808ef70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000021794d0_0 .net/2u *"_ivl_4", 3 0, L_0x14808ef70;  1 drivers
v0x600002179560_0 .net *"_ivl_6", 0 0, L_0x6000022bb340;  1 drivers
v0x6000021795f0_0 .net "do_clear", 0 0, L_0x6000038d13b0;  1 drivers
v0x600002179680_0 .net "load_weight", 0 0, L_0x6000038d11f0;  1 drivers
v0x600002179710_0 .net "weight_in", 7 0, L_0x6000022bb3e0;  1 drivers
L_0x6000022bb2a0 .concat [ 2 2 0 0], v0x6000020943f0_0, L_0x14808ef28;
L_0x6000022bb340 .cmp/eq 4, L_0x6000022bb2a0, L_0x14808ef70;
L_0x6000022bb520 .cmp/eq 3, v0x6000021621c0_0, L_0x14808efb8;
L_0x6000022bb5c0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f000;
L_0x6000022bb660 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808f048;
L_0x6000022bb700 .cmp/eq 32, L_0x6000022bb660, L_0x14808f090;
S_0x16014d0b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014cf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1c00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1c40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002178240_0 .net *"_ivl_11", 0 0, L_0x6000022bb980;  1 drivers
v0x6000021782d0_0 .net *"_ivl_12", 15 0, L_0x6000022bba20;  1 drivers
v0x600002178360_0 .net/s *"_ivl_4", 15 0, L_0x6000022bb7a0;  1 drivers
v0x6000021783f0_0 .net/s *"_ivl_6", 15 0, L_0x6000022bb840;  1 drivers
v0x600002178480_0 .net/s "a_signed", 7 0, v0x600002178630_0;  1 drivers
v0x600002178510_0 .net "act_in", 7 0, v0x60000217efd0_0;  alias, 1 drivers
v0x6000021785a0_0 .var "act_out", 7 0;
v0x600002178630_0 .var "act_reg", 7 0;
v0x6000021786c0_0 .net "clear_acc", 0 0, L_0x6000038d13b0;  alias, 1 drivers
v0x600002178750_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000021787e0_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x600002178870_0 .net "load_weight", 0 0, L_0x6000038d11f0;  alias, 1 drivers
v0x600002178900_0 .net/s "product", 15 0, L_0x6000022bb8e0;  1 drivers
v0x600002178990_0 .net/s "product_ext", 31 0, L_0x6000022bbac0;  1 drivers
v0x600002178a20_0 .net "psum_in", 31 0, v0x600002173450_0;  alias, 1 drivers
v0x600002178ab0_0 .var "psum_out", 31 0;
v0x600002178b40_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002178bd0_0 .net/s "w_signed", 7 0, v0x600002178cf0_0;  1 drivers
v0x600002178c60_0 .net "weight_in", 7 0, L_0x6000022bb3e0;  alias, 1 drivers
v0x600002178cf0_0 .var "weight_reg", 7 0;
L_0x6000022bb7a0 .extend/s 16, v0x600002178630_0;
L_0x6000022bb840 .extend/s 16, v0x600002178cf0_0;
L_0x6000022bb8e0 .arith/mult 16, L_0x6000022bb7a0, L_0x6000022bb840;
L_0x6000022bb980 .part L_0x6000022bb8e0, 15, 1;
LS_0x6000022bba20_0_0 .concat [ 1 1 1 1], L_0x6000022bb980, L_0x6000022bb980, L_0x6000022bb980, L_0x6000022bb980;
LS_0x6000022bba20_0_4 .concat [ 1 1 1 1], L_0x6000022bb980, L_0x6000022bb980, L_0x6000022bb980, L_0x6000022bb980;
LS_0x6000022bba20_0_8 .concat [ 1 1 1 1], L_0x6000022bb980, L_0x6000022bb980, L_0x6000022bb980, L_0x6000022bb980;
LS_0x6000022bba20_0_12 .concat [ 1 1 1 1], L_0x6000022bb980, L_0x6000022bb980, L_0x6000022bb980, L_0x6000022bb980;
L_0x6000022bba20 .concat [ 4 4 4 4], LS_0x6000022bba20_0_0, LS_0x6000022bba20_0_4, LS_0x6000022bba20_0_8, LS_0x6000022bba20_0_12;
L_0x6000022bbac0 .concat [ 16 16 0 0], L_0x6000022bb8e0, L_0x6000022bba20;
S_0x16014d220 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x16014c810;
 .timescale 0 0;
P_0x6000009fa480 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038d1500 .functor AND 1, v0x600002094480_0, L_0x6000022bbc00, C4<1>, C4<1>;
L_0x6000038d1570 .functor AND 1, L_0x6000022bbde0, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d15e0 .functor OR 1, L_0x6000022bbd40, L_0x6000038d1570, C4<0>, C4<0>;
L_0x6000038d1650 .functor AND 1, L_0x14808fc60, L_0x6000038d15e0, C4<1>, C4<1>;
L_0x6000038d16c0 .functor AND 1, L_0x6000038d1650, L_0x6000022bbf20, C4<1>, C4<1>;
v0x60000217a2e0_0 .net *"_ivl_0", 3 0, L_0x6000022bbb60;  1 drivers
L_0x14808f168 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000217a370_0 .net/2u *"_ivl_11", 2 0, L_0x14808f168;  1 drivers
v0x60000217a400_0 .net *"_ivl_13", 0 0, L_0x6000022bbd40;  1 drivers
L_0x14808f1b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000217a490_0 .net/2u *"_ivl_15", 2 0, L_0x14808f1b0;  1 drivers
v0x60000217a520_0 .net *"_ivl_17", 0 0, L_0x6000022bbde0;  1 drivers
v0x60000217a5b0_0 .net *"_ivl_20", 0 0, L_0x6000038d1570;  1 drivers
v0x60000217a640_0 .net *"_ivl_22", 0 0, L_0x6000038d15e0;  1 drivers
v0x60000217a6d0_0 .net *"_ivl_24", 0 0, L_0x6000038d1650;  1 drivers
v0x60000217a760_0 .net *"_ivl_25", 31 0, L_0x6000022bbe80;  1 drivers
L_0x14808f1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000217a7f0_0 .net *"_ivl_28", 15 0, L_0x14808f1f8;  1 drivers
L_0x14808f240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000217a880_0 .net/2u *"_ivl_29", 31 0, L_0x14808f240;  1 drivers
L_0x14808f0d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000217a910_0 .net *"_ivl_3", 1 0, L_0x14808f0d8;  1 drivers
v0x60000217a9a0_0 .net *"_ivl_31", 0 0, L_0x6000022bbf20;  1 drivers
L_0x14808f120 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000217aa30_0 .net/2u *"_ivl_4", 3 0, L_0x14808f120;  1 drivers
v0x60000217aac0_0 .net *"_ivl_6", 0 0, L_0x6000022bbc00;  1 drivers
v0x60000217ab50_0 .net "do_clear", 0 0, L_0x6000038d16c0;  1 drivers
v0x60000217abe0_0 .net "load_weight", 0 0, L_0x6000038d1500;  1 drivers
v0x60000217ac70_0 .net "weight_in", 7 0, L_0x6000022bbca0;  1 drivers
L_0x6000022bbb60 .concat [ 2 2 0 0], v0x6000020943f0_0, L_0x14808f0d8;
L_0x6000022bbc00 .cmp/eq 4, L_0x6000022bbb60, L_0x14808f120;
L_0x6000022bbd40 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f168;
L_0x6000022bbde0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f1b0;
L_0x6000022bbe80 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808f1f8;
L_0x6000022bbf20 .cmp/eq 32, L_0x6000022bbe80, L_0x14808f240;
S_0x16014d390 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014d220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1e80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1ec0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000021797a0_0 .net *"_ivl_11", 0 0, L_0x6000022a41e0;  1 drivers
v0x600002179830_0 .net *"_ivl_12", 15 0, L_0x6000022a4280;  1 drivers
v0x6000021798c0_0 .net/s *"_ivl_4", 15 0, L_0x6000022a4000;  1 drivers
v0x600002179950_0 .net/s *"_ivl_6", 15 0, L_0x6000022a40a0;  1 drivers
v0x6000021799e0_0 .net/s "a_signed", 7 0, v0x600002179b90_0;  1 drivers
v0x600002179a70_0 .net "act_in", 7 0, v0x6000021785a0_0;  alias, 1 drivers
v0x600002179b00_0 .var "act_out", 7 0;
v0x600002179b90_0 .var "act_reg", 7 0;
v0x600002179c20_0 .net "clear_acc", 0 0, L_0x6000038d16c0;  alias, 1 drivers
v0x600002179cb0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002179d40_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x600002179dd0_0 .net "load_weight", 0 0, L_0x6000038d1500;  alias, 1 drivers
v0x600002179e60_0 .net/s "product", 15 0, L_0x6000022a4140;  1 drivers
v0x600002179ef0_0 .net/s "product_ext", 31 0, L_0x6000022a4320;  1 drivers
v0x600002179f80_0 .net "psum_in", 31 0, v0x60000217ca20_0;  alias, 1 drivers
v0x60000217a010_0 .var "psum_out", 31 0;
v0x60000217a0a0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000217a130_0 .net/s "w_signed", 7 0, v0x60000217a250_0;  1 drivers
v0x60000217a1c0_0 .net "weight_in", 7 0, L_0x6000022bbca0;  alias, 1 drivers
v0x60000217a250_0 .var "weight_reg", 7 0;
L_0x6000022a4000 .extend/s 16, v0x600002179b90_0;
L_0x6000022a40a0 .extend/s 16, v0x60000217a250_0;
L_0x6000022a4140 .arith/mult 16, L_0x6000022a4000, L_0x6000022a40a0;
L_0x6000022a41e0 .part L_0x6000022a4140, 15, 1;
LS_0x6000022a4280_0_0 .concat [ 1 1 1 1], L_0x6000022a41e0, L_0x6000022a41e0, L_0x6000022a41e0, L_0x6000022a41e0;
LS_0x6000022a4280_0_4 .concat [ 1 1 1 1], L_0x6000022a41e0, L_0x6000022a41e0, L_0x6000022a41e0, L_0x6000022a41e0;
LS_0x6000022a4280_0_8 .concat [ 1 1 1 1], L_0x6000022a41e0, L_0x6000022a41e0, L_0x6000022a41e0, L_0x6000022a41e0;
LS_0x6000022a4280_0_12 .concat [ 1 1 1 1], L_0x6000022a41e0, L_0x6000022a41e0, L_0x6000022a41e0, L_0x6000022a41e0;
L_0x6000022a4280 .concat [ 4 4 4 4], LS_0x6000022a4280_0_0, LS_0x6000022a4280_0_4, LS_0x6000022a4280_0_8, LS_0x6000022a4280_0_12;
L_0x6000022a4320 .concat [ 16 16 0 0], L_0x6000022a4140, L_0x6000022a4280;
S_0x16014d500 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009fa580 .param/l "row" 1 10 213, +C4<011>;
S_0x16014d670 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x16014d500;
 .timescale 0 0;
P_0x6000009fa600 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038d1810 .functor AND 1, v0x600002094480_0, L_0x6000022a4460, C4<1>, C4<1>;
L_0x6000038d1880 .functor AND 1, L_0x6000022a4640, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d18f0 .functor OR 1, L_0x6000022a45a0, L_0x6000038d1880, C4<0>, C4<0>;
L_0x6000038d1960 .functor AND 1, L_0x14808fc60, L_0x6000038d18f0, C4<1>, C4<1>;
L_0x6000038d19d0 .functor AND 1, L_0x6000038d1960, L_0x6000022a4780, C4<1>, C4<1>;
v0x60000217b840_0 .net *"_ivl_0", 2 0, L_0x6000022a43c0;  1 drivers
L_0x14808f318 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000217b8d0_0 .net/2u *"_ivl_11", 2 0, L_0x14808f318;  1 drivers
v0x60000217b960_0 .net *"_ivl_13", 0 0, L_0x6000022a45a0;  1 drivers
L_0x14808f360 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000217b9f0_0 .net/2u *"_ivl_15", 2 0, L_0x14808f360;  1 drivers
v0x60000217ba80_0 .net *"_ivl_17", 0 0, L_0x6000022a4640;  1 drivers
v0x60000217bb10_0 .net *"_ivl_20", 0 0, L_0x6000038d1880;  1 drivers
v0x60000217bba0_0 .net *"_ivl_22", 0 0, L_0x6000038d18f0;  1 drivers
v0x60000217bc30_0 .net *"_ivl_24", 0 0, L_0x6000038d1960;  1 drivers
v0x60000217bcc0_0 .net *"_ivl_25", 31 0, L_0x6000022a46e0;  1 drivers
L_0x14808f3a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000217bd50_0 .net *"_ivl_28", 15 0, L_0x14808f3a8;  1 drivers
L_0x14808f3f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000217bde0_0 .net/2u *"_ivl_29", 31 0, L_0x14808f3f0;  1 drivers
L_0x14808f288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000217be70_0 .net *"_ivl_3", 0 0, L_0x14808f288;  1 drivers
v0x60000217bf00_0 .net *"_ivl_31", 0 0, L_0x6000022a4780;  1 drivers
L_0x14808f2d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002164000_0 .net/2u *"_ivl_4", 2 0, L_0x14808f2d0;  1 drivers
v0x600002164090_0 .net *"_ivl_6", 0 0, L_0x6000022a4460;  1 drivers
v0x600002164120_0 .net "do_clear", 0 0, L_0x6000038d19d0;  1 drivers
v0x6000021641b0_0 .net "load_weight", 0 0, L_0x6000038d1810;  1 drivers
v0x600002164240_0 .net "weight_in", 7 0, L_0x6000022a4500;  1 drivers
L_0x6000022a43c0 .concat [ 2 1 0 0], v0x6000020943f0_0, L_0x14808f288;
L_0x6000022a4460 .cmp/eq 3, L_0x6000022a43c0, L_0x14808f2d0;
L_0x6000022a45a0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f318;
L_0x6000022a4640 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f360;
L_0x6000022a46e0 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808f3a8;
L_0x6000022a4780 .cmp/eq 32, L_0x6000022a46e0, L_0x14808f3f0;
S_0x16014d7e0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014d670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1f00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1f40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000217ad00_0 .net *"_ivl_11", 0 0, L_0x6000022a4a00;  1 drivers
v0x60000217ad90_0 .net *"_ivl_12", 15 0, L_0x6000022a4aa0;  1 drivers
v0x60000217ae20_0 .net/s *"_ivl_4", 15 0, L_0x6000022a4820;  1 drivers
v0x60000217aeb0_0 .net/s *"_ivl_6", 15 0, L_0x6000022a48c0;  1 drivers
v0x60000217af40_0 .net/s "a_signed", 7 0, v0x60000217b0f0_0;  1 drivers
v0x60000217afd0_0 .net "act_in", 7 0, L_0x6000038d72c0;  alias, 1 drivers
v0x60000217b060_0 .var "act_out", 7 0;
v0x60000217b0f0_0 .var "act_reg", 7 0;
v0x60000217b180_0 .net "clear_acc", 0 0, L_0x6000038d19d0;  alias, 1 drivers
v0x60000217b210_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000217b2a0_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x60000217b330_0 .net "load_weight", 0 0, L_0x6000038d1810;  alias, 1 drivers
v0x60000217b3c0_0 .net/s "product", 15 0, L_0x6000022a4960;  1 drivers
v0x60000217b450_0 .net/s "product_ext", 31 0, L_0x6000022a4b40;  1 drivers
v0x60000217b4e0_0 .net "psum_in", 31 0, v0x60000217df80_0;  alias, 1 drivers
v0x60000217b570_0 .var "psum_out", 31 0;
v0x60000217b600_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000217b690_0 .net/s "w_signed", 7 0, v0x60000217b7b0_0;  1 drivers
v0x60000217b720_0 .net "weight_in", 7 0, L_0x6000022a4500;  alias, 1 drivers
v0x60000217b7b0_0 .var "weight_reg", 7 0;
L_0x6000022a4820 .extend/s 16, v0x60000217b0f0_0;
L_0x6000022a48c0 .extend/s 16, v0x60000217b7b0_0;
L_0x6000022a4960 .arith/mult 16, L_0x6000022a4820, L_0x6000022a48c0;
L_0x6000022a4a00 .part L_0x6000022a4960, 15, 1;
LS_0x6000022a4aa0_0_0 .concat [ 1 1 1 1], L_0x6000022a4a00, L_0x6000022a4a00, L_0x6000022a4a00, L_0x6000022a4a00;
LS_0x6000022a4aa0_0_4 .concat [ 1 1 1 1], L_0x6000022a4a00, L_0x6000022a4a00, L_0x6000022a4a00, L_0x6000022a4a00;
LS_0x6000022a4aa0_0_8 .concat [ 1 1 1 1], L_0x6000022a4a00, L_0x6000022a4a00, L_0x6000022a4a00, L_0x6000022a4a00;
LS_0x6000022a4aa0_0_12 .concat [ 1 1 1 1], L_0x6000022a4a00, L_0x6000022a4a00, L_0x6000022a4a00, L_0x6000022a4a00;
L_0x6000022a4aa0 .concat [ 4 4 4 4], LS_0x6000022a4aa0_0_0, LS_0x6000022a4aa0_0_4, LS_0x6000022a4aa0_0_8, LS_0x6000022a4aa0_0_12;
L_0x6000022a4b40 .concat [ 16 16 0 0], L_0x6000022a4960, L_0x6000022a4aa0;
S_0x16014d950 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x16014d500;
 .timescale 0 0;
P_0x6000009fa700 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038d1b20 .functor AND 1, v0x600002094480_0, L_0x6000022a4c80, C4<1>, C4<1>;
L_0x6000038d1b90 .functor AND 1, L_0x6000022a4e60, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d1c00 .functor OR 1, L_0x6000022a4dc0, L_0x6000038d1b90, C4<0>, C4<0>;
L_0x6000038d1c70 .functor AND 1, L_0x14808fc60, L_0x6000038d1c00, C4<1>, C4<1>;
L_0x6000038d1ce0 .functor AND 1, L_0x6000038d1c70, L_0x6000022a4fa0, C4<1>, C4<1>;
v0x600002164e10_0 .net *"_ivl_0", 2 0, L_0x6000022a4be0;  1 drivers
L_0x14808f4c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002164ea0_0 .net/2u *"_ivl_11", 2 0, L_0x14808f4c8;  1 drivers
v0x600002164f30_0 .net *"_ivl_13", 0 0, L_0x6000022a4dc0;  1 drivers
L_0x14808f510 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002164fc0_0 .net/2u *"_ivl_15", 2 0, L_0x14808f510;  1 drivers
v0x600002165050_0 .net *"_ivl_17", 0 0, L_0x6000022a4e60;  1 drivers
v0x6000021650e0_0 .net *"_ivl_20", 0 0, L_0x6000038d1b90;  1 drivers
v0x600002165170_0 .net *"_ivl_22", 0 0, L_0x6000038d1c00;  1 drivers
v0x600002165200_0 .net *"_ivl_24", 0 0, L_0x6000038d1c70;  1 drivers
v0x600002165290_0 .net *"_ivl_25", 31 0, L_0x6000022a4f00;  1 drivers
L_0x14808f558 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002165320_0 .net *"_ivl_28", 15 0, L_0x14808f558;  1 drivers
L_0x14808f5a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000021653b0_0 .net/2u *"_ivl_29", 31 0, L_0x14808f5a0;  1 drivers
L_0x14808f438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002165440_0 .net *"_ivl_3", 0 0, L_0x14808f438;  1 drivers
v0x6000021654d0_0 .net *"_ivl_31", 0 0, L_0x6000022a4fa0;  1 drivers
L_0x14808f480 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002165560_0 .net/2u *"_ivl_4", 2 0, L_0x14808f480;  1 drivers
v0x6000021655f0_0 .net *"_ivl_6", 0 0, L_0x6000022a4c80;  1 drivers
v0x600002165680_0 .net "do_clear", 0 0, L_0x6000038d1ce0;  1 drivers
v0x600002165710_0 .net "load_weight", 0 0, L_0x6000038d1b20;  1 drivers
v0x6000021657a0_0 .net "weight_in", 7 0, L_0x6000022a4d20;  1 drivers
L_0x6000022a4be0 .concat [ 2 1 0 0], v0x6000020943f0_0, L_0x14808f438;
L_0x6000022a4c80 .cmp/eq 3, L_0x6000022a4be0, L_0x14808f480;
L_0x6000022a4dc0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f4c8;
L_0x6000022a4e60 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f510;
L_0x6000022a4f00 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808f558;
L_0x6000022a4fa0 .cmp/eq 32, L_0x6000022a4f00, L_0x14808f5a0;
S_0x16014dac0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014d950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de1f80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de1fc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000021642d0_0 .net *"_ivl_11", 0 0, L_0x6000022a5220;  1 drivers
v0x600002164360_0 .net *"_ivl_12", 15 0, L_0x6000022a52c0;  1 drivers
v0x6000021643f0_0 .net/s *"_ivl_4", 15 0, L_0x6000022a5040;  1 drivers
v0x600002164480_0 .net/s *"_ivl_6", 15 0, L_0x6000022a50e0;  1 drivers
v0x600002164510_0 .net/s "a_signed", 7 0, v0x6000021646c0_0;  1 drivers
v0x6000021645a0_0 .net "act_in", 7 0, v0x60000217b060_0;  alias, 1 drivers
v0x600002164630_0 .var "act_out", 7 0;
v0x6000021646c0_0 .var "act_reg", 7 0;
v0x600002164750_0 .net "clear_acc", 0 0, L_0x6000038d1ce0;  alias, 1 drivers
v0x6000021647e0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002164870_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x600002164900_0 .net "load_weight", 0 0, L_0x6000038d1b20;  alias, 1 drivers
v0x600002164990_0 .net/s "product", 15 0, L_0x6000022a5180;  1 drivers
v0x600002164a20_0 .net/s "product_ext", 31 0, L_0x6000022a5360;  1 drivers
v0x600002164ab0_0 .net "psum_in", 31 0, v0x60000217f4e0_0;  alias, 1 drivers
v0x600002164b40_0 .var "psum_out", 31 0;
v0x600002164bd0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002164c60_0 .net/s "w_signed", 7 0, v0x600002164d80_0;  1 drivers
v0x600002164cf0_0 .net "weight_in", 7 0, L_0x6000022a4d20;  alias, 1 drivers
v0x600002164d80_0 .var "weight_reg", 7 0;
L_0x6000022a5040 .extend/s 16, v0x6000021646c0_0;
L_0x6000022a50e0 .extend/s 16, v0x600002164d80_0;
L_0x6000022a5180 .arith/mult 16, L_0x6000022a5040, L_0x6000022a50e0;
L_0x6000022a5220 .part L_0x6000022a5180, 15, 1;
LS_0x6000022a52c0_0_0 .concat [ 1 1 1 1], L_0x6000022a5220, L_0x6000022a5220, L_0x6000022a5220, L_0x6000022a5220;
LS_0x6000022a52c0_0_4 .concat [ 1 1 1 1], L_0x6000022a5220, L_0x6000022a5220, L_0x6000022a5220, L_0x6000022a5220;
LS_0x6000022a52c0_0_8 .concat [ 1 1 1 1], L_0x6000022a5220, L_0x6000022a5220, L_0x6000022a5220, L_0x6000022a5220;
LS_0x6000022a52c0_0_12 .concat [ 1 1 1 1], L_0x6000022a5220, L_0x6000022a5220, L_0x6000022a5220, L_0x6000022a5220;
L_0x6000022a52c0 .concat [ 4 4 4 4], LS_0x6000022a52c0_0_0, LS_0x6000022a52c0_0_4, LS_0x6000022a52c0_0_8, LS_0x6000022a52c0_0_12;
L_0x6000022a5360 .concat [ 16 16 0 0], L_0x6000022a5180, L_0x6000022a52c0;
S_0x16014dc30 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x16014d500;
 .timescale 0 0;
P_0x6000009fa800 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038d1e30 .functor AND 1, v0x600002094480_0, L_0x6000022a54a0, C4<1>, C4<1>;
L_0x6000038d1ea0 .functor AND 1, L_0x6000022a5680, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d1f10 .functor OR 1, L_0x6000022a55e0, L_0x6000038d1ea0, C4<0>, C4<0>;
L_0x6000038d1f80 .functor AND 1, L_0x14808fc60, L_0x6000038d1f10, C4<1>, C4<1>;
L_0x6000038d1ff0 .functor AND 1, L_0x6000038d1f80, L_0x6000022a57c0, C4<1>, C4<1>;
v0x600002166370_0 .net *"_ivl_0", 3 0, L_0x6000022a5400;  1 drivers
L_0x14808f678 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002166400_0 .net/2u *"_ivl_11", 2 0, L_0x14808f678;  1 drivers
v0x600002166490_0 .net *"_ivl_13", 0 0, L_0x6000022a55e0;  1 drivers
L_0x14808f6c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002166520_0 .net/2u *"_ivl_15", 2 0, L_0x14808f6c0;  1 drivers
v0x6000021665b0_0 .net *"_ivl_17", 0 0, L_0x6000022a5680;  1 drivers
v0x600002166640_0 .net *"_ivl_20", 0 0, L_0x6000038d1ea0;  1 drivers
v0x6000021666d0_0 .net *"_ivl_22", 0 0, L_0x6000038d1f10;  1 drivers
v0x600002166760_0 .net *"_ivl_24", 0 0, L_0x6000038d1f80;  1 drivers
v0x6000021667f0_0 .net *"_ivl_25", 31 0, L_0x6000022a5720;  1 drivers
L_0x14808f708 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002166880_0 .net *"_ivl_28", 15 0, L_0x14808f708;  1 drivers
L_0x14808f750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002166910_0 .net/2u *"_ivl_29", 31 0, L_0x14808f750;  1 drivers
L_0x14808f5e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000021669a0_0 .net *"_ivl_3", 1 0, L_0x14808f5e8;  1 drivers
v0x600002166a30_0 .net *"_ivl_31", 0 0, L_0x6000022a57c0;  1 drivers
L_0x14808f630 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002166ac0_0 .net/2u *"_ivl_4", 3 0, L_0x14808f630;  1 drivers
v0x600002166b50_0 .net *"_ivl_6", 0 0, L_0x6000022a54a0;  1 drivers
v0x600002166be0_0 .net "do_clear", 0 0, L_0x6000038d1ff0;  1 drivers
v0x600002166c70_0 .net "load_weight", 0 0, L_0x6000038d1e30;  1 drivers
v0x600002166d00_0 .net "weight_in", 7 0, L_0x6000022a5540;  1 drivers
L_0x6000022a5400 .concat [ 2 2 0 0], v0x6000020943f0_0, L_0x14808f5e8;
L_0x6000022a54a0 .cmp/eq 4, L_0x6000022a5400, L_0x14808f630;
L_0x6000022a55e0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f678;
L_0x6000022a5680 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f6c0;
L_0x6000022a5720 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808f708;
L_0x6000022a57c0 .cmp/eq 32, L_0x6000022a5720, L_0x14808f750;
S_0x16014dda0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014dc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2000 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2040 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002165830_0 .net *"_ivl_11", 0 0, L_0x6000022a5a40;  1 drivers
v0x6000021658c0_0 .net *"_ivl_12", 15 0, L_0x6000022a5ae0;  1 drivers
v0x600002165950_0 .net/s *"_ivl_4", 15 0, L_0x6000022a5860;  1 drivers
v0x6000021659e0_0 .net/s *"_ivl_6", 15 0, L_0x6000022a5900;  1 drivers
v0x600002165a70_0 .net/s "a_signed", 7 0, v0x600002165c20_0;  1 drivers
v0x600002165b00_0 .net "act_in", 7 0, v0x600002164630_0;  alias, 1 drivers
v0x600002165b90_0 .var "act_out", 7 0;
v0x600002165c20_0 .var "act_reg", 7 0;
v0x600002165cb0_0 .net "clear_acc", 0 0, L_0x6000038d1ff0;  alias, 1 drivers
v0x600002165d40_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002165dd0_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x600002165e60_0 .net "load_weight", 0 0, L_0x6000038d1e30;  alias, 1 drivers
v0x600002165ef0_0 .net/s "product", 15 0, L_0x6000022a59a0;  1 drivers
v0x600002165f80_0 .net/s "product_ext", 31 0, L_0x6000022a5b80;  1 drivers
v0x600002166010_0 .net "psum_in", 31 0, v0x600002178ab0_0;  alias, 1 drivers
v0x6000021660a0_0 .var "psum_out", 31 0;
v0x600002166130_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000021661c0_0 .net/s "w_signed", 7 0, v0x6000021662e0_0;  1 drivers
v0x600002166250_0 .net "weight_in", 7 0, L_0x6000022a5540;  alias, 1 drivers
v0x6000021662e0_0 .var "weight_reg", 7 0;
L_0x6000022a5860 .extend/s 16, v0x600002165c20_0;
L_0x6000022a5900 .extend/s 16, v0x6000021662e0_0;
L_0x6000022a59a0 .arith/mult 16, L_0x6000022a5860, L_0x6000022a5900;
L_0x6000022a5a40 .part L_0x6000022a59a0, 15, 1;
LS_0x6000022a5ae0_0_0 .concat [ 1 1 1 1], L_0x6000022a5a40, L_0x6000022a5a40, L_0x6000022a5a40, L_0x6000022a5a40;
LS_0x6000022a5ae0_0_4 .concat [ 1 1 1 1], L_0x6000022a5a40, L_0x6000022a5a40, L_0x6000022a5a40, L_0x6000022a5a40;
LS_0x6000022a5ae0_0_8 .concat [ 1 1 1 1], L_0x6000022a5a40, L_0x6000022a5a40, L_0x6000022a5a40, L_0x6000022a5a40;
LS_0x6000022a5ae0_0_12 .concat [ 1 1 1 1], L_0x6000022a5a40, L_0x6000022a5a40, L_0x6000022a5a40, L_0x6000022a5a40;
L_0x6000022a5ae0 .concat [ 4 4 4 4], LS_0x6000022a5ae0_0_0, LS_0x6000022a5ae0_0_4, LS_0x6000022a5ae0_0_8, LS_0x6000022a5ae0_0_12;
L_0x6000022a5b80 .concat [ 16 16 0 0], L_0x6000022a59a0, L_0x6000022a5ae0;
S_0x16014df10 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x16014d500;
 .timescale 0 0;
P_0x6000009fa900 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038d2140 .functor AND 1, v0x600002094480_0, L_0x6000022a5cc0, C4<1>, C4<1>;
L_0x6000038d21b0 .functor AND 1, L_0x6000022a5ea0, v0x60000216aeb0_0, C4<1>, C4<1>;
L_0x6000038d2220 .functor OR 1, L_0x6000022a5e00, L_0x6000038d21b0, C4<0>, C4<0>;
L_0x6000038d2290 .functor AND 1, L_0x14808fc60, L_0x6000038d2220, C4<1>, C4<1>;
L_0x6000038d2300 .functor AND 1, L_0x6000038d2290, L_0x6000022a5fe0, C4<1>, C4<1>;
v0x6000021678d0_0 .net *"_ivl_0", 3 0, L_0x6000022a5c20;  1 drivers
L_0x14808f828 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002167960_0 .net/2u *"_ivl_11", 2 0, L_0x14808f828;  1 drivers
v0x6000021679f0_0 .net *"_ivl_13", 0 0, L_0x6000022a5e00;  1 drivers
L_0x14808f870 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002167a80_0 .net/2u *"_ivl_15", 2 0, L_0x14808f870;  1 drivers
v0x600002167b10_0 .net *"_ivl_17", 0 0, L_0x6000022a5ea0;  1 drivers
v0x600002167ba0_0 .net *"_ivl_20", 0 0, L_0x6000038d21b0;  1 drivers
v0x600002167c30_0 .net *"_ivl_22", 0 0, L_0x6000038d2220;  1 drivers
v0x600002167cc0_0 .net *"_ivl_24", 0 0, L_0x6000038d2290;  1 drivers
v0x600002167d50_0 .net *"_ivl_25", 31 0, L_0x6000022a5f40;  1 drivers
L_0x14808f8b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002167de0_0 .net *"_ivl_28", 15 0, L_0x14808f8b8;  1 drivers
L_0x14808f900 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002167e70_0 .net/2u *"_ivl_29", 31 0, L_0x14808f900;  1 drivers
L_0x14808f798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002167f00_0 .net *"_ivl_3", 1 0, L_0x14808f798;  1 drivers
v0x600002160000_0 .net *"_ivl_31", 0 0, L_0x6000022a5fe0;  1 drivers
L_0x14808f7e0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002160090_0 .net/2u *"_ivl_4", 3 0, L_0x14808f7e0;  1 drivers
v0x600002160120_0 .net *"_ivl_6", 0 0, L_0x6000022a5cc0;  1 drivers
v0x6000021601b0_0 .net "do_clear", 0 0, L_0x6000038d2300;  1 drivers
v0x600002160240_0 .net "load_weight", 0 0, L_0x6000038d2140;  1 drivers
v0x6000021602d0_0 .net "weight_in", 7 0, L_0x6000022a5d60;  1 drivers
L_0x6000022a5c20 .concat [ 2 2 0 0], v0x6000020943f0_0, L_0x14808f798;
L_0x6000022a5cc0 .cmp/eq 4, L_0x6000022a5c20, L_0x14808f7e0;
L_0x6000022a5e00 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f828;
L_0x6000022a5ea0 .cmp/eq 3, v0x6000021621c0_0, L_0x14808f870;
L_0x6000022a5f40 .concat [ 16 16 0 0], v0x6000021618c0_0, L_0x14808f8b8;
L_0x6000022a5fe0 .cmp/eq 32, L_0x6000022a5f40, L_0x14808f900;
S_0x16014e080 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x16014df10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2080 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de20c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002166d90_0 .net *"_ivl_11", 0 0, L_0x6000022a6260;  1 drivers
v0x600002166e20_0 .net *"_ivl_12", 15 0, L_0x6000022a6300;  1 drivers
v0x600002166eb0_0 .net/s *"_ivl_4", 15 0, L_0x6000022a6080;  1 drivers
v0x600002166f40_0 .net/s *"_ivl_6", 15 0, L_0x6000022a6120;  1 drivers
v0x600002166fd0_0 .net/s "a_signed", 7 0, v0x600002167180_0;  1 drivers
v0x600002167060_0 .net "act_in", 7 0, v0x600002165b90_0;  alias, 1 drivers
v0x6000021670f0_0 .var "act_out", 7 0;
v0x600002167180_0 .var "act_reg", 7 0;
v0x600002167210_0 .net "clear_acc", 0 0, L_0x6000038d2300;  alias, 1 drivers
v0x6000021672a0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002167330_0 .net "enable", 0 0, L_0x6000038d2ae0;  alias, 1 drivers
v0x6000021673c0_0 .net "load_weight", 0 0, L_0x6000038d2140;  alias, 1 drivers
v0x600002167450_0 .net/s "product", 15 0, L_0x6000022a61c0;  1 drivers
v0x6000021674e0_0 .net/s "product_ext", 31 0, L_0x6000022a63a0;  1 drivers
v0x600002167570_0 .net "psum_in", 31 0, v0x60000217a010_0;  alias, 1 drivers
v0x600002167600_0 .var "psum_out", 31 0;
v0x600002167690_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002167720_0 .net/s "w_signed", 7 0, v0x600002167840_0;  1 drivers
v0x6000021677b0_0 .net "weight_in", 7 0, L_0x6000022a5d60;  alias, 1 drivers
v0x600002167840_0 .var "weight_reg", 7 0;
L_0x6000022a6080 .extend/s 16, v0x600002167180_0;
L_0x6000022a6120 .extend/s 16, v0x600002167840_0;
L_0x6000022a61c0 .arith/mult 16, L_0x6000022a6080, L_0x6000022a6120;
L_0x6000022a6260 .part L_0x6000022a61c0, 15, 1;
LS_0x6000022a6300_0_0 .concat [ 1 1 1 1], L_0x6000022a6260, L_0x6000022a6260, L_0x6000022a6260, L_0x6000022a6260;
LS_0x6000022a6300_0_4 .concat [ 1 1 1 1], L_0x6000022a6260, L_0x6000022a6260, L_0x6000022a6260, L_0x6000022a6260;
LS_0x6000022a6300_0_8 .concat [ 1 1 1 1], L_0x6000022a6260, L_0x6000022a6260, L_0x6000022a6260, L_0x6000022a6260;
LS_0x6000022a6300_0_12 .concat [ 1 1 1 1], L_0x6000022a6260, L_0x6000022a6260, L_0x6000022a6260, L_0x6000022a6260;
L_0x6000022a6300 .concat [ 4 4 4 4], LS_0x6000022a6300_0_0, LS_0x6000022a6300_0_4, LS_0x6000022a6300_0_8, LS_0x6000022a6300_0_12;
L_0x6000022a63a0 .concat [ 16 16 0 0], L_0x6000022a61c0, L_0x6000022a6300;
S_0x16014e1f0 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009faa00 .param/l "row" 1 10 198, +C4<00>;
L_0x6000038d7170 .functor BUFZ 8, v0x60000214a0a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x16014e360 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009faa80 .param/l "row" 1 10 198, +C4<01>;
L_0x6000038d71e0 .functor BUFZ 8, v0x60000214a370_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x16014e4d0 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009fab00 .param/l "row" 1 10 198, +C4<010>;
L_0x6000038d7250 .functor BUFZ 8, v0x60000214a640_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x16014e640 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009fab80 .param/l "row" 1 10 198, +C4<011>;
L_0x6000038d72c0 .functor BUFZ 8, v0x60000214a910_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x16014e7b0 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009fac00 .param/l "col" 1 10 279, +C4<00>;
L_0x6000038d27d0 .functor BUFZ 32, v0x600002149d40_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002160360_0 .net *"_ivl_2", 31 0, L_0x6000038d27d0;  1 drivers
S_0x16014e920 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009fac80 .param/l "col" 1 10 279, +C4<01>;
L_0x6000038d2840 .functor BUFZ 32, v0x600002149e60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000021603f0_0 .net *"_ivl_2", 31 0, L_0x6000038d2840;  1 drivers
S_0x16014ea90 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009fad00 .param/l "col" 1 10 279, +C4<010>;
L_0x6000038d28b0 .functor BUFZ 32, v0x600002149f80_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002160480_0 .net *"_ivl_2", 31 0, L_0x6000038d28b0;  1 drivers
S_0x16014ec00 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009fad80 .param/l "col" 1 10 279, +C4<011>;
L_0x6000038d2920 .functor BUFZ 32, L_0x6000038d2760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002160510_0 .net *"_ivl_2", 31 0, L_0x6000038d2920;  1 drivers
S_0x16014ed70 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009fae00 .param/l "col" 1 10 206, +C4<00>;
S_0x16014eee0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009fae80 .param/l "col" 1 10 206, +C4<01>;
S_0x16014f050 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009faf00 .param/l "col" 1 10 206, +C4<010>;
S_0x16014f1c0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x160109220;
 .timescale 0 0;
P_0x6000009faf80 .param/l "col" 1 10 206, +C4<011>;
S_0x16014f730 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x16010c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x16014f8a0 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x16014f8e0 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x16014f920 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x16014f960 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x16014f9a0 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x16014f9e0 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x6000038d38e0 .functor BUFZ 256, v0x60000216cc60_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d3950 .functor BUFZ 256, v0x60000216d7a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d39c0 .functor BUFZ 256, v0x60000216c5a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002163b10_0 .var/i "b", 31 0;
v0x600002163ba0 .array "bank_addr", 3 0, 7 0;
v0x600002163c30_0 .net "bank_dma", 1 0, L_0x6000022a1f40;  1 drivers
v0x600002163cc0_0 .var "bank_dma_d", 1 0;
v0x600002163d50_0 .net "bank_mxu_a", 1 0, L_0x6000022a1d60;  1 drivers
v0x600002163de0_0 .var "bank_mxu_a_d", 1 0;
v0x600002163e70_0 .net "bank_mxu_o", 1 0, L_0x6000022a1e00;  1 drivers
v0x600002163f00_0 .net "bank_mxu_w", 1 0, L_0x6000022a1cc0;  1 drivers
v0x60000216c000_0 .var "bank_mxu_w_d", 1 0;
v0x60000216c090 .array "bank_rdata", 3 0;
v0x60000216c090_0 .net v0x60000216c090 0, 255 0, v0x600002162760_0; 1 drivers
v0x60000216c090_1 .net v0x60000216c090 1, 255 0, v0x600002162c70_0; 1 drivers
v0x60000216c090_2 .net v0x60000216c090 2, 255 0, v0x600002163180_0; 1 drivers
v0x60000216c090_3 .net v0x60000216c090 3, 255 0, v0x600002163690_0; 1 drivers
v0x60000216c120_0 .var "bank_re", 3 0;
v0x60000216c1b0_0 .net "bank_vpu", 1 0, L_0x6000022a1ea0;  1 drivers
v0x60000216c240_0 .var "bank_vpu_d", 1 0;
v0x60000216c2d0 .array "bank_wdata", 3 0, 255 0;
v0x60000216c360_0 .var "bank_we", 3 0;
v0x60000216c3f0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000216c480_0 .net "dma_addr", 19 0, v0x60000214e640_0;  alias, 1 drivers
v0x60000216c510_0 .net "dma_rdata", 255 0, L_0x6000038d39c0;  alias, 1 drivers
v0x60000216c5a0_0 .var "dma_rdata_reg", 255 0;
v0x60000216c630_0 .net "dma_re", 0 0, L_0x6000038d33a0;  alias, 1 drivers
v0x60000216c6c0_0 .net "dma_ready", 0 0, L_0x6000022a2580;  alias, 1 drivers
v0x60000216c750_0 .net "dma_wdata", 255 0, L_0x6000038d32c0;  alias, 1 drivers
v0x60000216c7e0_0 .net "dma_we", 0 0, L_0x6000038d3330;  alias, 1 drivers
v0x60000216c870_0 .var "grant_dma", 3 0;
v0x60000216c900_0 .var "grant_mxu_a", 3 0;
v0x60000216c990_0 .var "grant_mxu_o", 3 0;
v0x60000216ca20_0 .var "grant_mxu_w", 3 0;
v0x60000216cab0_0 .var "grant_vpu", 3 0;
v0x60000216cb40_0 .net "mxu_a_addr", 19 0, L_0x6000022a7160;  alias, 1 drivers
v0x60000216cbd0_0 .net "mxu_a_rdata", 255 0, L_0x6000038d38e0;  alias, 1 drivers
v0x60000216cc60_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000216ccf0_0 .net "mxu_a_re", 0 0, L_0x6000022a7200;  alias, 1 drivers
v0x60000216cd80_0 .net "mxu_a_ready", 0 0, L_0x6000022a2440;  alias, 1 drivers
v0x60000216ce10_0 .net "mxu_o_addr", 19 0, L_0x6000022a73e0;  alias, 1 drivers
v0x60000216cea0_0 .net "mxu_o_ready", 0 0, L_0x6000022a24e0;  alias, 1 drivers
v0x60000216cf30_0 .net "mxu_o_wdata", 255 0, L_0x6000022a75c0;  alias, 1 drivers
v0x60000216cfc0_0 .net "mxu_o_we", 0 0, L_0x6000038d2d80;  alias, 1 drivers
v0x60000216d050_0 .net "mxu_w_addr", 19 0, L_0x6000022a6ee0;  alias, 1 drivers
v0x60000216d0e0_0 .net "mxu_w_rdata", 255 0, v0x60000216d170_0;  alias, 1 drivers
v0x60000216d170_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000216d200_0 .net "mxu_w_re", 0 0, L_0x6000022a6f80;  alias, 1 drivers
v0x60000216d290_0 .net "mxu_w_ready", 0 0, L_0x6000022a2300;  alias, 1 drivers
v0x60000216d320_0 .var "req_dma", 3 0;
v0x60000216d3b0_0 .var "req_mxu_a", 3 0;
v0x60000216d440_0 .var "req_mxu_o", 3 0;
v0x60000216d4d0_0 .var "req_mxu_w", 3 0;
v0x60000216d560_0 .var "req_vpu", 3 0;
v0x60000216d5f0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000216d680_0 .net "vpu_addr", 19 0, v0x60000216ef40_0;  alias, 1 drivers
v0x60000216d710_0 .net "vpu_rdata", 255 0, L_0x6000038d3950;  alias, 1 drivers
v0x60000216d7a0_0 .var "vpu_rdata_reg", 255 0;
v0x60000216d830_0 .net "vpu_re", 0 0, L_0x6000038d3170;  alias, 1 drivers
v0x60000216d8c0_0 .net "vpu_ready", 0 0, L_0x6000022a23a0;  alias, 1 drivers
v0x60000216d950_0 .net "vpu_wdata", 255 0, L_0x6000038d3090;  alias, 1 drivers
v0x60000216d9e0_0 .net "vpu_we", 0 0, L_0x6000038d3100;  alias, 1 drivers
v0x60000216da70_0 .net "word_dma", 7 0, L_0x6000022a2260;  1 drivers
v0x60000216db00_0 .net "word_mxu_a", 7 0, L_0x6000022a2080;  1 drivers
v0x60000216db90_0 .net "word_mxu_o", 7 0, L_0x6000022a2120;  1 drivers
v0x60000216dc20_0 .net "word_mxu_w", 7 0, L_0x6000022a1fe0;  1 drivers
v0x60000216dcb0_0 .net "word_vpu", 7 0, L_0x6000022a21c0;  1 drivers
E_0x6000009fb780/0 .event anyedge, v0x60000216c000_0, v0x600002162760_0, v0x600002162c70_0, v0x600002163180_0;
E_0x6000009fb780/1 .event anyedge, v0x600002163690_0, v0x600002163de0_0, v0x60000216c240_0, v0x600002163cc0_0;
E_0x6000009fb780 .event/or E_0x6000009fb780/0, E_0x6000009fb780/1;
E_0x6000009fb800/0 .event anyedge, v0x60000216d4d0_0, v0x60000216d3b0_0, v0x60000216d440_0, v0x60000216d560_0;
E_0x6000009fb800/1 .event anyedge, v0x60000216d320_0, v0x60000216ca20_0, v0x60000216dc20_0, v0x60000216c900_0;
E_0x6000009fb800/2 .event anyedge, v0x60000216db00_0, v0x60000216c990_0, v0x60000216db90_0, v0x60000216cf30_0;
E_0x6000009fb800/3 .event anyedge, v0x60000216cab0_0, v0x60000216dcb0_0, v0x60000216d950_0, v0x60000216d9e0_0;
E_0x6000009fb800/4 .event anyedge, v0x60000216d830_0, v0x60000216c870_0, v0x60000216da70_0, v0x60000214e910_0;
E_0x6000009fb800/5 .event anyedge, v0x60000214ea30_0, v0x60000214e760_0;
E_0x6000009fb800 .event/or E_0x6000009fb800/0, E_0x6000009fb800/1, E_0x6000009fb800/2, E_0x6000009fb800/3, E_0x6000009fb800/4, E_0x6000009fb800/5;
E_0x6000009fb840/0 .event anyedge, v0x60000216d200_0, v0x600002163f00_0, v0x60000216ccf0_0, v0x600002163d50_0;
E_0x6000009fb840/1 .event anyedge, v0x60000216cfc0_0, v0x600002163e70_0, v0x60000216d9e0_0, v0x60000216d830_0;
E_0x6000009fb840/2 .event anyedge, v0x60000216c1b0_0, v0x60000214ea30_0, v0x60000214e760_0, v0x600002163c30_0;
E_0x6000009fb840 .event/or E_0x6000009fb840/0, E_0x6000009fb840/1, E_0x6000009fb840/2;
L_0x6000022a17c0 .part v0x60000216c360_0, 0, 1;
L_0x6000022a1860 .part v0x60000216c120_0, 0, 1;
L_0x6000022a1900 .part v0x60000216c360_0, 1, 1;
L_0x6000022a19a0 .part v0x60000216c120_0, 1, 1;
L_0x6000022a1a40 .part v0x60000216c360_0, 2, 1;
L_0x6000022a1ae0 .part v0x60000216c120_0, 2, 1;
L_0x6000022a1b80 .part v0x60000216c360_0, 3, 1;
L_0x6000022a1c20 .part v0x60000216c120_0, 3, 1;
L_0x6000022a1cc0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000022a6ee0 (v0x6000021638d0_0) S_0x160150810;
L_0x6000022a1d60 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000022a7160 (v0x6000021638d0_0) S_0x160150810;
L_0x6000022a1e00 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000022a73e0 (v0x6000021638d0_0) S_0x160150810;
L_0x6000022a1ea0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000216ef40_0 (v0x6000021638d0_0) S_0x160150810;
L_0x6000022a1f40 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000214e640_0 (v0x6000021638d0_0) S_0x160150810;
L_0x6000022a1fe0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000022a6ee0 (v0x6000021639f0_0) S_0x160150980;
L_0x6000022a2080 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000022a7160 (v0x6000021639f0_0) S_0x160150980;
L_0x6000022a2120 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000022a73e0 (v0x6000021639f0_0) S_0x160150980;
L_0x6000022a21c0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000216ef40_0 (v0x6000021639f0_0) S_0x160150980;
L_0x6000022a2260 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000214e640_0 (v0x6000021639f0_0) S_0x160150980;
L_0x6000022a2300 .part/v v0x60000216ca20_0, L_0x6000022a1cc0, 1;
L_0x6000022a2440 .part/v v0x60000216c900_0, L_0x6000022a1d60, 1;
L_0x6000022a24e0 .part/v v0x60000216c990_0, L_0x6000022a1e00, 1;
L_0x6000022a23a0 .part/v v0x60000216cab0_0, L_0x6000022a1ea0, 1;
L_0x6000022a2580 .part/v v0x60000216c870_0, L_0x6000022a1f40, 1;
S_0x16014fc90 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x16014f730;
 .timescale 0 0;
P_0x6000009fb880 .param/l "i" 1 12 184, +C4<00>;
S_0x16014fe00 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x16014fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de1600 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de1640 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002163ba0_0 .array/port v0x600002163ba0, 0;
v0x600002162520_0 .net "addr", 7 0, v0x600002163ba0_0;  1 drivers
v0x6000021625b0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002162640_0 .var/i "i", 31 0;
v0x6000021626d0 .array "mem", 255 0, 255 0;
v0x600002162760_0 .var "rdata", 255 0;
v0x6000021627f0_0 .net "re", 0 0, L_0x6000022a1860;  1 drivers
v0x60000216c2d0_0 .array/port v0x60000216c2d0, 0;
v0x600002162880_0 .net "wdata", 255 0, v0x60000216c2d0_0;  1 drivers
v0x600002162910_0 .net "we", 0 0, L_0x6000022a17c0;  1 drivers
S_0x16014ff70 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x16014f730;
 .timescale 0 0;
P_0x6000009fb9c0 .param/l "i" 1 12 184, +C4<01>;
S_0x1601500e0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x16014ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de2100 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de2140 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002163ba0_1 .array/port v0x600002163ba0, 1;
v0x600002162a30_0 .net "addr", 7 0, v0x600002163ba0_1;  1 drivers
v0x600002162ac0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002162b50_0 .var/i "i", 31 0;
v0x600002162be0 .array "mem", 255 0, 255 0;
v0x600002162c70_0 .var "rdata", 255 0;
v0x600002162d00_0 .net "re", 0 0, L_0x6000022a19a0;  1 drivers
v0x60000216c2d0_1 .array/port v0x60000216c2d0, 1;
v0x600002162d90_0 .net "wdata", 255 0, v0x60000216c2d0_1;  1 drivers
v0x600002162e20_0 .net "we", 0 0, L_0x6000022a1900;  1 drivers
S_0x160150250 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x16014f730;
 .timescale 0 0;
P_0x6000009fbb00 .param/l "i" 1 12 184, +C4<010>;
S_0x1601503c0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x160150250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de2180 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de21c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002163ba0_2 .array/port v0x600002163ba0, 2;
v0x600002162f40_0 .net "addr", 7 0, v0x600002163ba0_2;  1 drivers
v0x600002162fd0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002163060_0 .var/i "i", 31 0;
v0x6000021630f0 .array "mem", 255 0, 255 0;
v0x600002163180_0 .var "rdata", 255 0;
v0x600002163210_0 .net "re", 0 0, L_0x6000022a1ae0;  1 drivers
v0x60000216c2d0_2 .array/port v0x60000216c2d0, 2;
v0x6000021632a0_0 .net "wdata", 255 0, v0x60000216c2d0_2;  1 drivers
v0x600002163330_0 .net "we", 0 0, L_0x6000022a1a40;  1 drivers
S_0x160150530 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x16014f730;
 .timescale 0 0;
P_0x6000009fbc40 .param/l "i" 1 12 184, +C4<011>;
S_0x1601506a0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x160150530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de2200 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de2240 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x600002163ba0_3 .array/port v0x600002163ba0, 3;
v0x600002163450_0 .net "addr", 7 0, v0x600002163ba0_3;  1 drivers
v0x6000021634e0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002163570_0 .var/i "i", 31 0;
v0x600002163600 .array "mem", 255 0, 255 0;
v0x600002163690_0 .var "rdata", 255 0;
v0x600002163720_0 .net "re", 0 0, L_0x6000022a1c20;  1 drivers
v0x60000216c2d0_3 .array/port v0x60000216c2d0, 3;
v0x6000021637b0_0 .net "wdata", 255 0, v0x60000216c2d0_3;  1 drivers
v0x600002163840_0 .net "we", 0 0, L_0x6000022a1b80;  1 drivers
S_0x160150810 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x16014f730;
 .timescale 0 0;
v0x6000021638d0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x160150810
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x6000021638d0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000021638d0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x160150980 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x16014f730;
 .timescale 0 0;
v0x6000021639f0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x160150980
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x6000021639f0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x160150cf0 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x16010c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x160822600 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x160822640 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x160822680 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x1608226c0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x160822700 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x160822740 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x160822780 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x1608227c0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x160822800 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x160822840 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x160822880 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x1608228c0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x160822900 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x160822940 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x160822980 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x1608229c0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x160822a00 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x160822a40 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x160822a80 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x160822ac0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x160822b00 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x160822b40 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x160822b80 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x160822bc0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x160822c00 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x160822c40 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x160822c80 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x160822cc0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x160822d00 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x6000038d2ed0 .functor BUFZ 256, L_0x6000022a0fa0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d2f40 .functor BUFZ 256, L_0x6000022a10e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d2fb0 .functor BUFZ 1, v0x60000216e6d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d3090 .functor BUFZ 256, v0x60000216f2a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d3100 .functor BUFZ 1, v0x60000216f3c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d3170 .functor BUFZ 1, v0x60000216f0f0_0, C4<0>, C4<0>, C4<0>;
v0x60000216dd40_0 .net *"_ivl_48", 255 0, L_0x6000022a0fa0;  1 drivers
v0x60000216ddd0_0 .net *"_ivl_50", 6 0, L_0x6000022a1040;  1 drivers
L_0x148090008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000216de60_0 .net *"_ivl_53", 1 0, L_0x148090008;  1 drivers
v0x60000216def0_0 .net *"_ivl_56", 255 0, L_0x6000022a10e0;  1 drivers
v0x60000216df80_0 .net *"_ivl_58", 6 0, L_0x6000022a1180;  1 drivers
L_0x148090050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000216e010_0 .net *"_ivl_61", 1 0, L_0x148090050;  1 drivers
L_0x148090098 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000216e0a0_0 .net/2u *"_ivl_64", 2 0, L_0x148090098;  1 drivers
v0x60000216e130_0 .var "addr_reg", 19 0;
v0x60000216e1c0_0 .var "alu_result", 255 0;
v0x60000216e250_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000216e2e0_0 .net "cmd", 127 0, v0x600002149a70_0;  alias, 1 drivers
v0x60000216e370_0 .net "cmd_done", 0 0, L_0x6000038d2fb0;  alias, 1 drivers
v0x60000216e400_0 .net "cmd_ready", 0 0, L_0x6000022a1220;  alias, 1 drivers
v0x60000216e490_0 .var "cmd_reg", 127 0;
v0x60000216e520_0 .net "cmd_valid", 0 0, L_0x6000038d6c30;  alias, 1 drivers
v0x60000216e5b0_0 .net "count", 15 0, L_0x6000022a0f00;  1 drivers
v0x60000216e640_0 .var "count_reg", 15 0;
v0x60000216e6d0_0 .var "done_reg", 0 0;
v0x60000216e760_0 .var "elem_count", 15 0;
v0x60000216e7f0_0 .net "imm", 15 0, L_0x6000022a0dc0;  1 drivers
v0x60000216e880_0 .var "imm_reg", 15 0;
v0x60000216e910_0 .var/i "lane", 31 0;
v0x60000216e9a0 .array "lane_a", 15 0;
v0x60000216e9a0_0 .net v0x60000216e9a0 0, 15 0, L_0x6000022a7700; 1 drivers
v0x60000216e9a0_1 .net v0x60000216e9a0 1, 15 0, L_0x6000022a7840; 1 drivers
v0x60000216e9a0_2 .net v0x60000216e9a0 2, 15 0, L_0x6000022a7980; 1 drivers
v0x60000216e9a0_3 .net v0x60000216e9a0 3, 15 0, L_0x6000022a7ac0; 1 drivers
v0x60000216e9a0_4 .net v0x60000216e9a0 4, 15 0, L_0x6000022a7c00; 1 drivers
v0x60000216e9a0_5 .net v0x60000216e9a0 5, 15 0, L_0x6000022a7d40; 1 drivers
v0x60000216e9a0_6 .net v0x60000216e9a0 6, 15 0, L_0x6000022a7e80; 1 drivers
v0x60000216e9a0_7 .net v0x60000216e9a0 7, 15 0, L_0x6000022bb480; 1 drivers
v0x60000216e9a0_8 .net v0x60000216e9a0 8, 15 0, L_0x6000022a00a0; 1 drivers
v0x60000216e9a0_9 .net v0x60000216e9a0 9, 15 0, L_0x6000022a01e0; 1 drivers
v0x60000216e9a0_10 .net v0x60000216e9a0 10, 15 0, L_0x6000022a03c0; 1 drivers
v0x60000216e9a0_11 .net v0x60000216e9a0 11, 15 0, L_0x6000022a0460; 1 drivers
v0x60000216e9a0_12 .net v0x60000216e9a0 12, 15 0, L_0x6000022a05a0; 1 drivers
v0x60000216e9a0_13 .net v0x60000216e9a0 13, 15 0, L_0x6000022a06e0; 1 drivers
v0x60000216e9a0_14 .net v0x60000216e9a0 14, 15 0, L_0x6000022a0820; 1 drivers
v0x60000216e9a0_15 .net v0x60000216e9a0 15, 15 0, L_0x6000022a0960; 1 drivers
v0x60000216ea30 .array "lane_b", 15 0;
v0x60000216ea30_0 .net v0x60000216ea30 0, 15 0, L_0x6000022a77a0; 1 drivers
v0x60000216ea30_1 .net v0x60000216ea30 1, 15 0, L_0x6000022a78e0; 1 drivers
v0x60000216ea30_2 .net v0x60000216ea30 2, 15 0, L_0x6000022a7a20; 1 drivers
v0x60000216ea30_3 .net v0x60000216ea30 3, 15 0, L_0x6000022a7b60; 1 drivers
v0x60000216ea30_4 .net v0x60000216ea30 4, 15 0, L_0x6000022a7ca0; 1 drivers
v0x60000216ea30_5 .net v0x60000216ea30 5, 15 0, L_0x6000022a7de0; 1 drivers
v0x60000216ea30_6 .net v0x60000216ea30 6, 15 0, L_0x6000022a7f20; 1 drivers
v0x60000216ea30_7 .net v0x60000216ea30 7, 15 0, L_0x6000022a0000; 1 drivers
v0x60000216ea30_8 .net v0x60000216ea30 8, 15 0, L_0x6000022a0140; 1 drivers
v0x60000216ea30_9 .net v0x60000216ea30 9, 15 0, L_0x6000022a0320; 1 drivers
v0x60000216ea30_10 .net v0x60000216ea30 10, 15 0, L_0x6000022a0280; 1 drivers
v0x60000216ea30_11 .net v0x60000216ea30 11, 15 0, L_0x6000022a0500; 1 drivers
v0x60000216ea30_12 .net v0x60000216ea30 12, 15 0, L_0x6000022a0640; 1 drivers
v0x60000216ea30_13 .net v0x60000216ea30 13, 15 0, L_0x6000022a0780; 1 drivers
v0x60000216ea30_14 .net v0x60000216ea30 14, 15 0, L_0x6000022a08c0; 1 drivers
v0x60000216ea30_15 .net v0x60000216ea30 15, 15 0, L_0x6000022a0a00; 1 drivers
v0x60000216eac0 .array "lane_result", 15 0, 15 0;
v0x60000216eb50_0 .net "mem_addr", 19 0, L_0x6000022a0e60;  1 drivers
v0x60000216ebe0_0 .var "mem_addr_reg", 19 0;
v0x60000216ec70_0 .net "opcode", 7 0, L_0x6000022a0aa0;  1 drivers
v0x60000216ed00_0 .var "reduce_result", 15 0;
v0x60000216ed90 .array "reduce_tree", 79 0, 15 0;
v0x60000216ee20_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000216eeb0_0 .net "sram_addr", 19 0, v0x60000216ef40_0;  alias, 1 drivers
v0x60000216ef40_0 .var "sram_addr_reg", 19 0;
v0x60000216efd0_0 .net "sram_rdata", 255 0, L_0x6000038d3950;  alias, 1 drivers
v0x60000216f060_0 .net "sram_re", 0 0, L_0x6000038d3170;  alias, 1 drivers
v0x60000216f0f0_0 .var "sram_re_reg", 0 0;
v0x60000216f180_0 .net "sram_ready", 0 0, L_0x6000022a23a0;  alias, 1 drivers
v0x60000216f210_0 .net "sram_wdata", 255 0, L_0x6000038d3090;  alias, 1 drivers
v0x60000216f2a0_0 .var "sram_wdata_reg", 255 0;
v0x60000216f330_0 .net "sram_we", 0 0, L_0x6000038d3100;  alias, 1 drivers
v0x60000216f3c0_0 .var "sram_we_reg", 0 0;
v0x60000216f450_0 .var/i "stage", 31 0;
v0x60000216f4e0_0 .var "state", 2 0;
v0x60000216f570_0 .net "subop", 7 0, L_0x6000022a0b40;  1 drivers
v0x60000216f600_0 .var "subop_reg", 7 0;
v0x60000216f690_0 .net "vd", 4 0, L_0x6000022a0be0;  1 drivers
v0x60000216f720_0 .var "vd_reg", 4 0;
v0x60000216f7b0 .array "vrf", 31 0, 255 0;
v0x60000216f840_0 .net "vs1", 4 0, L_0x6000022a0c80;  1 drivers
v0x60000216f8d0_0 .net "vs1_data", 255 0, L_0x6000038d2ed0;  1 drivers
v0x60000216f960_0 .var "vs1_reg", 4 0;
v0x60000216f9f0_0 .net "vs2", 4 0, L_0x6000022a0d20;  1 drivers
v0x60000216fa80_0 .net "vs2_data", 255 0, L_0x6000038d2f40;  1 drivers
v0x60000216fb10_0 .var "vs2_reg", 4 0;
E_0x6000009e4540/0 .event anyedge, v0x60000216e9a0_0, v0x60000216e9a0_1, v0x60000216e9a0_2, v0x60000216e9a0_3;
E_0x6000009e4540/1 .event anyedge, v0x60000216e9a0_4, v0x60000216e9a0_5, v0x60000216e9a0_6, v0x60000216e9a0_7;
E_0x6000009e4540/2 .event anyedge, v0x60000216e9a0_8, v0x60000216e9a0_9, v0x60000216e9a0_10, v0x60000216e9a0_11;
E_0x6000009e4540/3 .event anyedge, v0x60000216e9a0_12, v0x60000216e9a0_13, v0x60000216e9a0_14, v0x60000216e9a0_15;
v0x60000216ed90_0 .array/port v0x60000216ed90, 0;
v0x60000216ed90_1 .array/port v0x60000216ed90, 1;
v0x60000216ed90_2 .array/port v0x60000216ed90, 2;
E_0x6000009e4540/4 .event anyedge, v0x60000216f600_0, v0x60000216ed90_0, v0x60000216ed90_1, v0x60000216ed90_2;
v0x60000216ed90_3 .array/port v0x60000216ed90, 3;
v0x60000216ed90_4 .array/port v0x60000216ed90, 4;
v0x60000216ed90_5 .array/port v0x60000216ed90, 5;
v0x60000216ed90_6 .array/port v0x60000216ed90, 6;
E_0x6000009e4540/5 .event anyedge, v0x60000216ed90_3, v0x60000216ed90_4, v0x60000216ed90_5, v0x60000216ed90_6;
v0x60000216ed90_7 .array/port v0x60000216ed90, 7;
v0x60000216ed90_8 .array/port v0x60000216ed90, 8;
v0x60000216ed90_9 .array/port v0x60000216ed90, 9;
v0x60000216ed90_10 .array/port v0x60000216ed90, 10;
E_0x6000009e4540/6 .event anyedge, v0x60000216ed90_7, v0x60000216ed90_8, v0x60000216ed90_9, v0x60000216ed90_10;
v0x60000216ed90_11 .array/port v0x60000216ed90, 11;
v0x60000216ed90_12 .array/port v0x60000216ed90, 12;
v0x60000216ed90_13 .array/port v0x60000216ed90, 13;
v0x60000216ed90_14 .array/port v0x60000216ed90, 14;
E_0x6000009e4540/7 .event anyedge, v0x60000216ed90_11, v0x60000216ed90_12, v0x60000216ed90_13, v0x60000216ed90_14;
v0x60000216ed90_15 .array/port v0x60000216ed90, 15;
v0x60000216ed90_16 .array/port v0x60000216ed90, 16;
v0x60000216ed90_17 .array/port v0x60000216ed90, 17;
v0x60000216ed90_18 .array/port v0x60000216ed90, 18;
E_0x6000009e4540/8 .event anyedge, v0x60000216ed90_15, v0x60000216ed90_16, v0x60000216ed90_17, v0x60000216ed90_18;
v0x60000216ed90_19 .array/port v0x60000216ed90, 19;
v0x60000216ed90_20 .array/port v0x60000216ed90, 20;
v0x60000216ed90_21 .array/port v0x60000216ed90, 21;
v0x60000216ed90_22 .array/port v0x60000216ed90, 22;
E_0x6000009e4540/9 .event anyedge, v0x60000216ed90_19, v0x60000216ed90_20, v0x60000216ed90_21, v0x60000216ed90_22;
v0x60000216ed90_23 .array/port v0x60000216ed90, 23;
v0x60000216ed90_24 .array/port v0x60000216ed90, 24;
v0x60000216ed90_25 .array/port v0x60000216ed90, 25;
v0x60000216ed90_26 .array/port v0x60000216ed90, 26;
E_0x6000009e4540/10 .event anyedge, v0x60000216ed90_23, v0x60000216ed90_24, v0x60000216ed90_25, v0x60000216ed90_26;
v0x60000216ed90_27 .array/port v0x60000216ed90, 27;
v0x60000216ed90_28 .array/port v0x60000216ed90, 28;
v0x60000216ed90_29 .array/port v0x60000216ed90, 29;
v0x60000216ed90_30 .array/port v0x60000216ed90, 30;
E_0x6000009e4540/11 .event anyedge, v0x60000216ed90_27, v0x60000216ed90_28, v0x60000216ed90_29, v0x60000216ed90_30;
v0x60000216ed90_31 .array/port v0x60000216ed90, 31;
v0x60000216ed90_32 .array/port v0x60000216ed90, 32;
v0x60000216ed90_33 .array/port v0x60000216ed90, 33;
v0x60000216ed90_34 .array/port v0x60000216ed90, 34;
E_0x6000009e4540/12 .event anyedge, v0x60000216ed90_31, v0x60000216ed90_32, v0x60000216ed90_33, v0x60000216ed90_34;
v0x60000216ed90_35 .array/port v0x60000216ed90, 35;
v0x60000216ed90_36 .array/port v0x60000216ed90, 36;
v0x60000216ed90_37 .array/port v0x60000216ed90, 37;
v0x60000216ed90_38 .array/port v0x60000216ed90, 38;
E_0x6000009e4540/13 .event anyedge, v0x60000216ed90_35, v0x60000216ed90_36, v0x60000216ed90_37, v0x60000216ed90_38;
v0x60000216ed90_39 .array/port v0x60000216ed90, 39;
v0x60000216ed90_40 .array/port v0x60000216ed90, 40;
v0x60000216ed90_41 .array/port v0x60000216ed90, 41;
v0x60000216ed90_42 .array/port v0x60000216ed90, 42;
E_0x6000009e4540/14 .event anyedge, v0x60000216ed90_39, v0x60000216ed90_40, v0x60000216ed90_41, v0x60000216ed90_42;
v0x60000216ed90_43 .array/port v0x60000216ed90, 43;
v0x60000216ed90_44 .array/port v0x60000216ed90, 44;
v0x60000216ed90_45 .array/port v0x60000216ed90, 45;
v0x60000216ed90_46 .array/port v0x60000216ed90, 46;
E_0x6000009e4540/15 .event anyedge, v0x60000216ed90_43, v0x60000216ed90_44, v0x60000216ed90_45, v0x60000216ed90_46;
v0x60000216ed90_47 .array/port v0x60000216ed90, 47;
v0x60000216ed90_48 .array/port v0x60000216ed90, 48;
v0x60000216ed90_49 .array/port v0x60000216ed90, 49;
v0x60000216ed90_50 .array/port v0x60000216ed90, 50;
E_0x6000009e4540/16 .event anyedge, v0x60000216ed90_47, v0x60000216ed90_48, v0x60000216ed90_49, v0x60000216ed90_50;
v0x60000216ed90_51 .array/port v0x60000216ed90, 51;
v0x60000216ed90_52 .array/port v0x60000216ed90, 52;
v0x60000216ed90_53 .array/port v0x60000216ed90, 53;
v0x60000216ed90_54 .array/port v0x60000216ed90, 54;
E_0x6000009e4540/17 .event anyedge, v0x60000216ed90_51, v0x60000216ed90_52, v0x60000216ed90_53, v0x60000216ed90_54;
v0x60000216ed90_55 .array/port v0x60000216ed90, 55;
v0x60000216ed90_56 .array/port v0x60000216ed90, 56;
v0x60000216ed90_57 .array/port v0x60000216ed90, 57;
v0x60000216ed90_58 .array/port v0x60000216ed90, 58;
E_0x6000009e4540/18 .event anyedge, v0x60000216ed90_55, v0x60000216ed90_56, v0x60000216ed90_57, v0x60000216ed90_58;
v0x60000216ed90_59 .array/port v0x60000216ed90, 59;
v0x60000216ed90_60 .array/port v0x60000216ed90, 60;
v0x60000216ed90_61 .array/port v0x60000216ed90, 61;
v0x60000216ed90_62 .array/port v0x60000216ed90, 62;
E_0x6000009e4540/19 .event anyedge, v0x60000216ed90_59, v0x60000216ed90_60, v0x60000216ed90_61, v0x60000216ed90_62;
v0x60000216ed90_63 .array/port v0x60000216ed90, 63;
v0x60000216ed90_64 .array/port v0x60000216ed90, 64;
v0x60000216ed90_65 .array/port v0x60000216ed90, 65;
v0x60000216ed90_66 .array/port v0x60000216ed90, 66;
E_0x6000009e4540/20 .event anyedge, v0x60000216ed90_63, v0x60000216ed90_64, v0x60000216ed90_65, v0x60000216ed90_66;
v0x60000216ed90_67 .array/port v0x60000216ed90, 67;
v0x60000216ed90_68 .array/port v0x60000216ed90, 68;
v0x60000216ed90_69 .array/port v0x60000216ed90, 69;
v0x60000216ed90_70 .array/port v0x60000216ed90, 70;
E_0x6000009e4540/21 .event anyedge, v0x60000216ed90_67, v0x60000216ed90_68, v0x60000216ed90_69, v0x60000216ed90_70;
v0x60000216ed90_71 .array/port v0x60000216ed90, 71;
v0x60000216ed90_72 .array/port v0x60000216ed90, 72;
v0x60000216ed90_73 .array/port v0x60000216ed90, 73;
v0x60000216ed90_74 .array/port v0x60000216ed90, 74;
E_0x6000009e4540/22 .event anyedge, v0x60000216ed90_71, v0x60000216ed90_72, v0x60000216ed90_73, v0x60000216ed90_74;
v0x60000216ed90_75 .array/port v0x60000216ed90, 75;
v0x60000216ed90_76 .array/port v0x60000216ed90, 76;
v0x60000216ed90_77 .array/port v0x60000216ed90, 77;
v0x60000216ed90_78 .array/port v0x60000216ed90, 78;
E_0x6000009e4540/23 .event anyedge, v0x60000216ed90_75, v0x60000216ed90_76, v0x60000216ed90_77, v0x60000216ed90_78;
v0x60000216ed90_79 .array/port v0x60000216ed90, 79;
E_0x6000009e4540/24 .event anyedge, v0x60000216ed90_79;
E_0x6000009e4540 .event/or E_0x6000009e4540/0, E_0x6000009e4540/1, E_0x6000009e4540/2, E_0x6000009e4540/3, E_0x6000009e4540/4, E_0x6000009e4540/5, E_0x6000009e4540/6, E_0x6000009e4540/7, E_0x6000009e4540/8, E_0x6000009e4540/9, E_0x6000009e4540/10, E_0x6000009e4540/11, E_0x6000009e4540/12, E_0x6000009e4540/13, E_0x6000009e4540/14, E_0x6000009e4540/15, E_0x6000009e4540/16, E_0x6000009e4540/17, E_0x6000009e4540/18, E_0x6000009e4540/19, E_0x6000009e4540/20, E_0x6000009e4540/21, E_0x6000009e4540/22, E_0x6000009e4540/23, E_0x6000009e4540/24;
L_0x6000022a7700 .part L_0x6000038d2ed0, 0, 16;
L_0x6000022a77a0 .part L_0x6000038d2f40, 0, 16;
L_0x6000022a7840 .part L_0x6000038d2ed0, 16, 16;
L_0x6000022a78e0 .part L_0x6000038d2f40, 16, 16;
L_0x6000022a7980 .part L_0x6000038d2ed0, 32, 16;
L_0x6000022a7a20 .part L_0x6000038d2f40, 32, 16;
L_0x6000022a7ac0 .part L_0x6000038d2ed0, 48, 16;
L_0x6000022a7b60 .part L_0x6000038d2f40, 48, 16;
L_0x6000022a7c00 .part L_0x6000038d2ed0, 64, 16;
L_0x6000022a7ca0 .part L_0x6000038d2f40, 64, 16;
L_0x6000022a7d40 .part L_0x6000038d2ed0, 80, 16;
L_0x6000022a7de0 .part L_0x6000038d2f40, 80, 16;
L_0x6000022a7e80 .part L_0x6000038d2ed0, 96, 16;
L_0x6000022a7f20 .part L_0x6000038d2f40, 96, 16;
L_0x6000022bb480 .part L_0x6000038d2ed0, 112, 16;
L_0x6000022a0000 .part L_0x6000038d2f40, 112, 16;
L_0x6000022a00a0 .part L_0x6000038d2ed0, 128, 16;
L_0x6000022a0140 .part L_0x6000038d2f40, 128, 16;
L_0x6000022a01e0 .part L_0x6000038d2ed0, 144, 16;
L_0x6000022a0320 .part L_0x6000038d2f40, 144, 16;
L_0x6000022a03c0 .part L_0x6000038d2ed0, 160, 16;
L_0x6000022a0280 .part L_0x6000038d2f40, 160, 16;
L_0x6000022a0460 .part L_0x6000038d2ed0, 176, 16;
L_0x6000022a0500 .part L_0x6000038d2f40, 176, 16;
L_0x6000022a05a0 .part L_0x6000038d2ed0, 192, 16;
L_0x6000022a0640 .part L_0x6000038d2f40, 192, 16;
L_0x6000022a06e0 .part L_0x6000038d2ed0, 208, 16;
L_0x6000022a0780 .part L_0x6000038d2f40, 208, 16;
L_0x6000022a0820 .part L_0x6000038d2ed0, 224, 16;
L_0x6000022a08c0 .part L_0x6000038d2f40, 224, 16;
L_0x6000022a0960 .part L_0x6000038d2ed0, 240, 16;
L_0x6000022a0a00 .part L_0x6000038d2f40, 240, 16;
L_0x6000022a0aa0 .part v0x600002149a70_0, 120, 8;
L_0x6000022a0b40 .part v0x600002149a70_0, 112, 8;
L_0x6000022a0be0 .part v0x600002149a70_0, 107, 5;
L_0x6000022a0c80 .part v0x600002149a70_0, 102, 5;
L_0x6000022a0d20 .part v0x600002149a70_0, 97, 5;
L_0x6000022a0dc0 .part v0x600002149a70_0, 32, 16;
L_0x6000022a0e60 .part v0x600002149a70_0, 76, 20;
L_0x6000022a0f00 .part v0x600002149a70_0, 48, 16;
L_0x6000022a0fa0 .array/port v0x60000216f7b0, L_0x6000022a1040;
L_0x6000022a1040 .concat [ 5 2 0 0], v0x60000216f960_0, L_0x148090008;
L_0x6000022a10e0 .array/port v0x60000216f7b0, L_0x6000022a1180;
L_0x6000022a1180 .concat [ 5 2 0 0], v0x60000216fb10_0, L_0x148090050;
L_0x6000022a1220 .cmp/eq 3, v0x60000216f4e0_0, L_0x148090098;
S_0x160151170 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4580 .param/l "i" 1 13 137, +C4<00>;
v0x60000216eac0_0 .array/port v0x60000216eac0, 0;
v0x60000216eac0_1 .array/port v0x60000216eac0, 1;
v0x60000216eac0_2 .array/port v0x60000216eac0, 2;
v0x60000216eac0_3 .array/port v0x60000216eac0, 3;
E_0x6000009e4600/0 .event anyedge, v0x60000216eac0_0, v0x60000216eac0_1, v0x60000216eac0_2, v0x60000216eac0_3;
v0x60000216eac0_4 .array/port v0x60000216eac0, 4;
v0x60000216eac0_5 .array/port v0x60000216eac0, 5;
v0x60000216eac0_6 .array/port v0x60000216eac0, 6;
v0x60000216eac0_7 .array/port v0x60000216eac0, 7;
E_0x6000009e4600/1 .event anyedge, v0x60000216eac0_4, v0x60000216eac0_5, v0x60000216eac0_6, v0x60000216eac0_7;
v0x60000216eac0_8 .array/port v0x60000216eac0, 8;
v0x60000216eac0_9 .array/port v0x60000216eac0, 9;
v0x60000216eac0_10 .array/port v0x60000216eac0, 10;
v0x60000216eac0_11 .array/port v0x60000216eac0, 11;
E_0x6000009e4600/2 .event anyedge, v0x60000216eac0_8, v0x60000216eac0_9, v0x60000216eac0_10, v0x60000216eac0_11;
v0x60000216eac0_12 .array/port v0x60000216eac0, 12;
v0x60000216eac0_13 .array/port v0x60000216eac0, 13;
v0x60000216eac0_14 .array/port v0x60000216eac0, 14;
v0x60000216eac0_15 .array/port v0x60000216eac0, 15;
E_0x6000009e4600/3 .event anyedge, v0x60000216eac0_12, v0x60000216eac0_13, v0x60000216eac0_14, v0x60000216eac0_15;
E_0x6000009e4600 .event/or E_0x6000009e4600/0, E_0x6000009e4600/1, E_0x6000009e4600/2, E_0x6000009e4600/3;
E_0x6000009e4640/0 .event anyedge, v0x60000216f600_0, v0x60000216e9a0_0, v0x60000216e9a0_1, v0x60000216e9a0_2;
E_0x6000009e4640/1 .event anyedge, v0x60000216e9a0_3, v0x60000216e9a0_4, v0x60000216e9a0_5, v0x60000216e9a0_6;
E_0x6000009e4640/2 .event anyedge, v0x60000216e9a0_7, v0x60000216e9a0_8, v0x60000216e9a0_9, v0x60000216e9a0_10;
E_0x6000009e4640/3 .event anyedge, v0x60000216e9a0_11, v0x60000216e9a0_12, v0x60000216e9a0_13, v0x60000216e9a0_14;
E_0x6000009e4640/4 .event anyedge, v0x60000216e9a0_15, v0x60000216ea30_0, v0x60000216ea30_1, v0x60000216ea30_2;
E_0x6000009e4640/5 .event anyedge, v0x60000216ea30_3, v0x60000216ea30_4, v0x60000216ea30_5, v0x60000216ea30_6;
E_0x6000009e4640/6 .event anyedge, v0x60000216ea30_7, v0x60000216ea30_8, v0x60000216ea30_9, v0x60000216ea30_10;
E_0x6000009e4640/7 .event anyedge, v0x60000216ea30_11, v0x60000216ea30_12, v0x60000216ea30_13, v0x60000216ea30_14;
E_0x6000009e4640/8 .event anyedge, v0x60000216ea30_15, v0x60000216e880_0;
E_0x6000009e4640 .event/or E_0x6000009e4640/0, E_0x6000009e4640/1, E_0x6000009e4640/2, E_0x6000009e4640/3, E_0x6000009e4640/4, E_0x6000009e4640/5, E_0x6000009e4640/6, E_0x6000009e4640/7, E_0x6000009e4640/8;
S_0x1601512e0 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4680 .param/l "i" 1 13 137, +C4<01>;
S_0x160151450 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4700 .param/l "i" 1 13 137, +C4<010>;
S_0x1601515c0 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4780 .param/l "i" 1 13 137, +C4<011>;
S_0x160151730 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4840 .param/l "i" 1 13 137, +C4<0100>;
S_0x1601518a0 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e48c0 .param/l "i" 1 13 137, +C4<0101>;
S_0x160151a10 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4940 .param/l "i" 1 13 137, +C4<0110>;
S_0x160151b80 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e49c0 .param/l "i" 1 13 137, +C4<0111>;
S_0x160151cf0 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4800 .param/l "i" 1 13 137, +C4<01000>;
S_0x160151e60 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4a80 .param/l "i" 1 13 137, +C4<01001>;
S_0x160151fd0 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4b00 .param/l "i" 1 13 137, +C4<01010>;
S_0x160152140 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4b80 .param/l "i" 1 13 137, +C4<01011>;
S_0x1601522b0 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4c00 .param/l "i" 1 13 137, +C4<01100>;
S_0x160152420 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4c80 .param/l "i" 1 13 137, +C4<01101>;
S_0x160152590 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4d00 .param/l "i" 1 13 137, +C4<01110>;
S_0x160152700 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x160150cf0;
 .timescale 0 0;
P_0x6000009e4d80 .param/l "i" 1 13 137, +C4<01111>;
S_0x160152ef0 .scope generate, "tpc_gen[3]" "tpc_gen[3]" 5 212, 5 212 0, S_0x1601398e0;
 .timescale -9 -12;
P_0x6000009e5300 .param/l "t" 1 5 212, +C4<011>;
v0x6000020bc480_0 .net/2u *"_ivl_28", 0 0, L_0x148092f00;  1 drivers
v0x6000020bc510_0 .net/2u *"_ivl_30", 0 0, L_0x148092f48;  1 drivers
S_0x160153060 .scope module, "tpc_inst" "tensor_processing_cluster" 5 226, 7 15 0, S_0x160152ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x160823600 .param/l "ACC_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x160823640 .param/l "ARRAY_SIZE" 0 7 17, +C4<00000000000000000000000000000100>;
P_0x160823680 .param/l "DATA_WIDTH" 0 7 18, +C4<00000000000000000000000000001000>;
P_0x1608236c0 .param/l "EXT_ADDR_W" 0 7 32, +C4<00000000000000000000000000101000>;
P_0x160823700 .param/l "EXT_DATA_W" 0 7 33, +C4<00000000000000000000000100000000>;
P_0x160823740 .param/l "MXU_COMPUTE" 1 7 250, C4<010>;
P_0x160823780 .param/l "MXU_DONE" 1 7 252, C4<100>;
P_0x1608237c0 .param/l "MXU_DRAIN" 1 7 251, C4<011>;
P_0x160823800 .param/l "MXU_IDLE" 1 7 248, C4<000>;
P_0x160823840 .param/l "MXU_LOAD_W" 1 7 249, C4<001>;
P_0x160823880 .param/l "SRAM_ADDR_W" 0 7 29, +C4<00000000000000000000000000010100>;
P_0x1608238c0 .param/l "SRAM_BANKS" 0 7 26, +C4<00000000000000000000000000000100>;
P_0x160823900 .param/l "SRAM_DEPTH" 0 7 27, +C4<00000000000000000000000100000000>;
P_0x160823940 .param/l "SRAM_WIDTH" 0 7 28, +C4<00000000000000000000000100000000>;
P_0x160823980 .param/l "TPC_ID" 0 7 36, +C4<00000000000000000000000000000011>;
P_0x1608239c0 .param/l "VPU_DATA_W" 0 7 23, +C4<00000000000000000000000000010000>;
P_0x160823a00 .param/l "VPU_LANES" 0 7 22, +C4<00000000000000000000000000010000>;
L_0x6000038d3b80 .functor BUFZ 1, v0x6000020b1b90_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d8000 .functor OR 1, L_0x6000022d55e0, L_0x6000022d57c0, C4<0>, C4<0>;
L_0x6000038d8070 .functor AND 1, L_0x6000038dff70, L_0x6000038d8000, C4<1>, C4<1>;
L_0x6000038d80e0 .functor BUFZ 1, v0x6000020b2be0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d8150 .functor BUFZ 1, v0x6000020b26d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d8d20 .functor AND 1, L_0x6000022d0d20, L_0x6000022d0820, C4<1>, C4<1>;
L_0x6000038d8d90 .functor AND 1, L_0x6000038d8d20, L_0x6000022d08c0, C4<1>, C4<1>;
v0x6000020b7b10_0 .net *"_ivl_24", 19 0, L_0x6000022d4f00;  1 drivers
L_0x1480928d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000020b7ba0_0 .net *"_ivl_27", 3 0, L_0x1480928d0;  1 drivers
v0x6000020b7c30_0 .net *"_ivl_28", 19 0, L_0x6000022d4fa0;  1 drivers
L_0x148092918 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020b7cc0_0 .net *"_ivl_31", 14 0, L_0x148092918;  1 drivers
L_0x148092960 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000020b7d50_0 .net/2u *"_ivl_34", 2 0, L_0x148092960;  1 drivers
v0x6000020b7de0_0 .net *"_ivl_38", 19 0, L_0x6000022d5180;  1 drivers
L_0x1480929a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000020b7e70_0 .net *"_ivl_41", 3 0, L_0x1480929a8;  1 drivers
v0x6000020b7f00_0 .net *"_ivl_42", 19 0, L_0x6000022d5220;  1 drivers
L_0x1480929f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000020b0000_0 .net *"_ivl_45", 3 0, L_0x1480929f0;  1 drivers
L_0x148092a38 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000020b0090_0 .net/2u *"_ivl_48", 2 0, L_0x148092a38;  1 drivers
v0x6000020b0120_0 .net *"_ivl_52", 19 0, L_0x6000022d5400;  1 drivers
L_0x148092a80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000020b01b0_0 .net *"_ivl_55", 3 0, L_0x148092a80;  1 drivers
v0x6000020b0240_0 .net *"_ivl_56", 19 0, L_0x6000022d54a0;  1 drivers
L_0x148092ac8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000020b02d0_0 .net *"_ivl_59", 3 0, L_0x148092ac8;  1 drivers
L_0x148092b10 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000020b0360_0 .net *"_ivl_63", 127 0, L_0x148092b10;  1 drivers
v0x6000020b03f0_0 .net *"_ivl_65", 127 0, L_0x6000022d5680;  1 drivers
L_0x148092b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000020b0480_0 .net/2u *"_ivl_68", 2 0, L_0x148092b58;  1 drivers
v0x6000020b0510_0 .net *"_ivl_70", 0 0, L_0x6000022d55e0;  1 drivers
L_0x148092ba0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000020b05a0_0 .net/2u *"_ivl_72", 2 0, L_0x148092ba0;  1 drivers
v0x6000020b0630_0 .net *"_ivl_74", 0 0, L_0x6000022d57c0;  1 drivers
v0x6000020b06c0_0 .net *"_ivl_77", 0 0, L_0x6000038d8000;  1 drivers
v0x6000020b0750_0 .net *"_ivl_87", 0 0, L_0x6000038d8d20;  1 drivers
v0x6000020b07e0_0 .net *"_ivl_89", 0 0, L_0x6000022d08c0;  1 drivers
v0x6000020b0870_0 .var "act_data_d", 31 0;
v0x6000020b0900_0 .var "act_valid_d", 0 0;
v0x6000020b0990_0 .var "act_valid_d2", 0 0;
v0x6000020b0a20_0 .net "axi_araddr", 39 0, L_0x6000038d89a0;  alias, 1 drivers
v0x6000020b0ab0_0 .net "axi_arlen", 7 0, L_0x6000038d8a10;  alias, 1 drivers
v0x6000020b0b40_0 .net "axi_arready", 0 0, L_0x6000022d1400;  1 drivers
v0x6000020b0bd0_0 .net "axi_arvalid", 0 0, v0x600002094a20_0;  1 drivers
v0x6000020b0c60_0 .net "axi_awaddr", 39 0, L_0x6000038d8700;  alias, 1 drivers
v0x6000020b0cf0_0 .net "axi_awlen", 7 0, L_0x6000038d8770;  alias, 1 drivers
v0x6000020b0d80_0 .net "axi_awready", 0 0, L_0x6000022d0fa0;  1 drivers
v0x6000020b0e10_0 .net "axi_awvalid", 0 0, v0x600002094e10_0;  1 drivers
v0x6000020b0ea0_0 .net "axi_bready", 0 0, L_0x148092d08;  1 drivers
v0x6000020b0f30_0 .net "axi_bresp", 1 0, L_0x6000038da220;  alias, 1 drivers
v0x6000020b0fc0_0 .net "axi_bvalid", 0 0, L_0x6000022d1220;  1 drivers
v0x6000020b1050_0 .net "axi_rdata", 255 0, L_0x6000038da450;  alias, 1 drivers
v0x6000020b10e0_0 .net "axi_rlast", 0 0, L_0x6000022d14a0;  1 drivers
v0x6000020b1170_0 .net "axi_rready", 0 0, v0x600002095200_0;  1 drivers
v0x6000020b1200_0 .net "axi_rvalid", 0 0, L_0x6000022d1540;  1 drivers
v0x6000020b1290_0 .net "axi_wdata", 255 0, L_0x6000038d8850;  alias, 1 drivers
v0x6000020b1320_0 .net "axi_wlast", 0 0, v0x6000020954d0_0;  1 drivers
v0x6000020b13b0_0 .net "axi_wready", 0 0, L_0x6000022d1180;  1 drivers
v0x6000020b1440_0 .net "axi_wvalid", 0 0, v0x600002095680_0;  1 drivers
v0x6000020b14d0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000020b1560_0 .net "dma_lcp_done", 0 0, L_0x6000038d84d0;  1 drivers
v0x6000020b15f0_0 .net "dma_lcp_ready", 0 0, L_0x6000022d78e0;  1 drivers
v0x6000020b1680_0 .net "dma_sram_addr", 19 0, v0x6000020965b0_0;  1 drivers
v0x6000020b1710_0 .net "dma_sram_rdata", 255 0, L_0x6000038d8cb0;  1 drivers
v0x6000020b17a0_0 .net "dma_sram_re", 0 0, L_0x6000038d8690;  1 drivers
v0x6000020b1830_0 .net "dma_sram_ready", 0 0, L_0x6000022d0780;  1 drivers
v0x6000020b18c0_0 .net "dma_sram_wdata", 255 0, L_0x6000038d85b0;  1 drivers
v0x6000020b1950_0 .net "dma_sram_we", 0 0, L_0x6000038d8620;  1 drivers
v0x6000020b19e0_0 .net "global_sync_in", 0 0, L_0x6000038db170;  alias, 1 drivers
v0x6000020b1a70 .array "instr_mem", 4095 0, 127 0;
v0x6000020b1b00_0 .var "instr_rdata_reg", 127 0;
v0x6000020b1b90_0 .var "instr_valid_reg", 0 0;
v0x6000020b1c20_0 .net "lcp_dma_cmd", 127 0, v0x600002090120_0;  1 drivers
v0x6000020b1cb0_0 .net "lcp_dma_valid", 0 0, L_0x6000038dc000;  1 drivers
v0x6000020b1d40_0 .net "lcp_imem_addr", 19 0, L_0x6000038d3cd0;  1 drivers
v0x6000020b1dd0_0 .net "lcp_imem_data", 127 0, v0x6000020b1b00_0;  1 drivers
v0x6000020b1e60_0 .net "lcp_imem_re", 0 0, L_0x6000038d3d40;  1 drivers
v0x6000020b1ef0_0 .net "lcp_imem_valid", 0 0, L_0x6000038d3b80;  1 drivers
v0x6000020b1f80_0 .net "lcp_mxu_cmd", 127 0, v0x600002090e10_0;  1 drivers
v0x6000020b2010_0 .net "lcp_mxu_valid", 0 0, L_0x6000038d3e20;  1 drivers
v0x6000020b20a0_0 .net "lcp_vpu_cmd", 127 0, v0x6000020919e0_0;  1 drivers
v0x6000020b2130_0 .net "lcp_vpu_valid", 0 0, L_0x6000038d3f00;  1 drivers
v0x6000020b21c0_0 .net "mxu_a_addr", 19 0, L_0x6000022d52c0;  1 drivers
v0x6000020b2250_0 .net "mxu_a_rdata", 255 0, L_0x6000038d8bd0;  1 drivers
v0x6000020b22e0_0 .net "mxu_a_re", 0 0, L_0x6000022d5360;  1 drivers
v0x6000020b2370_0 .net "mxu_a_ready", 0 0, L_0x6000022d0640;  1 drivers
v0x6000020b2400_0 .net "mxu_cfg_k", 15 0, L_0x6000022a3de0;  1 drivers
v0x6000020b2490_0 .net "mxu_cfg_m", 15 0, L_0x6000022a3ca0;  1 drivers
v0x6000020b2520_0 .net "mxu_cfg_n", 15 0, L_0x6000022a3d40;  1 drivers
v0x6000020b25b0_0 .var "mxu_col_cnt", 4 0;
v0x6000020b2640_0 .var "mxu_cycle_cnt", 15 0;
v0x6000020b26d0_0 .var "mxu_done_reg", 0 0;
v0x6000020b2760_0 .net "mxu_dst_addr", 15 0, L_0x6000022a3ac0;  1 drivers
v0x6000020b27f0_0 .net "mxu_lcp_done", 0 0, L_0x6000038d8150;  1 drivers
v0x6000020b2880_0 .net "mxu_lcp_ready", 0 0, L_0x6000038d80e0;  1 drivers
v0x6000020b2910_0 .net "mxu_o_addr", 19 0, L_0x6000022d5540;  1 drivers
v0x6000020b29a0_0 .net "mxu_o_ready", 0 0, L_0x6000022d06e0;  1 drivers
v0x6000020b2a30_0 .net "mxu_o_wdata", 255 0, L_0x6000022d5720;  1 drivers
v0x6000020b2ac0_0 .net "mxu_o_we", 0 0, L_0x6000038d8070;  1 drivers
v0x6000020b2b50_0 .var "mxu_out_cnt", 15 0;
v0x6000020b2be0_0 .var "mxu_ready_reg", 0 0;
v0x6000020b2c70_0 .net "mxu_src0_addr", 15 0, L_0x6000022a3b60;  1 drivers
v0x6000020b2d00_0 .net "mxu_src1_addr", 15 0, L_0x6000022a3c00;  1 drivers
v0x6000020b2d90_0 .var "mxu_start_array", 0 0;
v0x6000020b2e20_0 .var "mxu_start_array_d", 0 0;
v0x6000020b2eb0_0 .var "mxu_state", 2 0;
v0x6000020b2f40_0 .net "mxu_subop", 7 0, L_0x6000022a3a20;  1 drivers
v0x6000020b2fd0_0 .net "mxu_w_addr", 19 0, L_0x6000022d5040;  1 drivers
v0x6000020b3060_0 .net "mxu_w_rdata", 255 0, v0x6000020b50e0_0;  1 drivers
v0x6000020b30f0_0 .net "mxu_w_re", 0 0, L_0x6000022d50e0;  1 drivers
v0x6000020b3180_0 .net "mxu_w_ready", 0 0, L_0x6000022d0500;  1 drivers
v0x6000020b3210_0 .net "noc_data_write", 0 0, L_0x6000038d8d90;  1 drivers
v0x6000020b32a0_0 .net "noc_rx_addr", 19 0, L_0x148092eb8;  alias, 1 drivers
v0x6000020b3330_0 .net "noc_rx_data", 255 0, L_0x148092e70;  alias, 1 drivers
v0x6000020b33c0_0 .net "noc_rx_is_instr", 0 0, L_0x6000022d0e60;  1 drivers
v0x6000020b3450_0 .net "noc_rx_ready", 0 0, L_0x6000022d0820;  1 drivers
v0x6000020b34e0_0 .net "noc_rx_valid", 0 0, L_0x6000022d0d20;  1 drivers
L_0x148092d98 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020b3570_0 .net "noc_tx_addr", 19 0, L_0x148092d98;  1 drivers
L_0x148092d50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020b3600_0 .net "noc_tx_data", 255 0, L_0x148092d50;  1 drivers
L_0x148092e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000020b3690_0 .net "noc_tx_ready", 0 0, L_0x148092e28;  1 drivers
L_0x148092de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000020b3720_0 .net "noc_tx_valid", 0 0, L_0x148092de0;  1 drivers
v0x6000020b37b0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000020b3840_0 .net "sync_grant", 0 0, L_0x6000022d0c80;  1 drivers
v0x6000020b38d0_0 .net "sync_request", 0 0, v0x600002091830_0;  1 drivers
v0x6000020b3960_0 .net "systolic_busy", 0 0, L_0x6000038dfe90;  1 drivers
v0x6000020b39f0_0 .net "systolic_done", 0 0, L_0x6000022d4a00;  1 drivers
v0x6000020b3a80_0 .net "systolic_result", 127 0, L_0x6000022d45a0;  1 drivers
v0x6000020b3b10_0 .net "systolic_result_valid", 0 0, L_0x6000038dff70;  1 drivers
v0x6000020b3ba0_0 .net "tpc_busy", 0 0, L_0x6000038dc0e0;  1 drivers
v0x6000020b3c30_0 .net "tpc_done", 0 0, v0x600002090480_0;  1 drivers
v0x6000020b3cc0_0 .net "tpc_error", 0 0, v0x6000020905a0_0;  1 drivers
v0x6000020b3d50_0 .net "tpc_start", 0 0, L_0x6000022d0960;  1 drivers
v0x6000020b3de0_0 .net "tpc_start_pc", 19 0, L_0x6000038db410;  alias, 1 drivers
v0x6000020b3e70_0 .net "vpu_lcp_done", 0 0, L_0x6000038d82a0;  1 drivers
v0x6000020b3f00_0 .net "vpu_lcp_ready", 0 0, L_0x6000022d73e0;  1 drivers
v0x6000020bc000_0 .net "vpu_sram_addr", 19 0, v0x6000020b6eb0_0;  1 drivers
v0x6000020bc090_0 .net "vpu_sram_rdata", 255 0, L_0x6000038d8c40;  1 drivers
v0x6000020bc120_0 .net "vpu_sram_re", 0 0, L_0x6000038d8460;  1 drivers
v0x6000020bc1b0_0 .net "vpu_sram_ready", 0 0, L_0x6000022d05a0;  1 drivers
v0x6000020bc240_0 .net "vpu_sram_wdata", 255 0, L_0x6000038d8380;  1 drivers
v0x6000020bc2d0_0 .net "vpu_sram_we", 0 0, L_0x6000038d83f0;  1 drivers
v0x6000020bc360_0 .var "weight_load_col_d", 1 0;
v0x6000020bc3f0_0 .var "weight_load_en_d", 0 0;
L_0x6000022a3a20 .part v0x600002090e10_0, 112, 8;
L_0x6000022a3ac0 .part v0x600002090e10_0, 96, 16;
L_0x6000022a3b60 .part v0x600002090e10_0, 80, 16;
L_0x6000022a3c00 .part v0x600002090e10_0, 64, 16;
L_0x6000022a3ca0 .part v0x600002090e10_0, 48, 16;
L_0x6000022a3d40 .part v0x600002090e10_0, 32, 16;
L_0x6000022a3de0 .part v0x600002090e10_0, 16, 16;
L_0x6000022d4e60 .part v0x6000020b50e0_0, 0, 32;
L_0x6000022d4f00 .concat [ 16 4 0 0], L_0x6000022a3c00, L_0x1480928d0;
L_0x6000022d4fa0 .concat [ 5 15 0 0], v0x6000020b25b0_0, L_0x148092918;
L_0x6000022d5040 .arith/sum 20, L_0x6000022d4f00, L_0x6000022d4fa0;
L_0x6000022d50e0 .cmp/eq 3, v0x6000020b2eb0_0, L_0x148092960;
L_0x6000022d5180 .concat [ 16 4 0 0], L_0x6000022a3b60, L_0x1480929a8;
L_0x6000022d5220 .concat [ 16 4 0 0], v0x6000020b2640_0, L_0x1480929f0;
L_0x6000022d52c0 .arith/sum 20, L_0x6000022d5180, L_0x6000022d5220;
L_0x6000022d5360 .cmp/eq 3, v0x6000020b2eb0_0, L_0x148092a38;
L_0x6000022d5400 .concat [ 16 4 0 0], L_0x6000022a3ac0, L_0x148092a80;
L_0x6000022d54a0 .concat [ 16 4 0 0], v0x6000020b2b50_0, L_0x148092ac8;
L_0x6000022d5540 .arith/sum 20, L_0x6000022d5400, L_0x6000022d54a0;
L_0x6000022d5680 .part L_0x6000022d45a0, 0, 128;
L_0x6000022d5720 .concat [ 128 128 0 0], L_0x6000022d5680, L_0x148092b10;
L_0x6000022d55e0 .cmp/eq 3, v0x6000020b2eb0_0, L_0x148092b58;
L_0x6000022d57c0 .cmp/eq 3, v0x6000020b2eb0_0, L_0x148092ba0;
L_0x6000022d0820 .reduce/nor L_0x6000038dc0e0;
L_0x6000022d08c0 .reduce/nor L_0x6000022d0e60;
S_0x160153560 .scope module, "dma_inst" "dma_engine" 7 431, 8 14 0, S_0x160153060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x160823c00 .param/l "BYTES_PER_WORD" 1 8 101, +C4<00000000000000000000000000100000>;
P_0x160823c40 .param/l "DATA_WIDTH" 0 8 17, +C4<00000000000000000000000100000000>;
P_0x160823c80 .param/l "DMA_LOAD" 1 8 98, C4<00000001>;
P_0x160823cc0 .param/l "DMA_STORE" 1 8 99, C4<00000010>;
P_0x160823d00 .param/l "EXT_ADDR_W" 0 8 15, +C4<00000000000000000000000000101000>;
P_0x160823d40 .param/l "INT_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x160823d80 .param/l "MAX_BURST" 0 8 18, +C4<00000000000000000000000000010000>;
P_0x160823dc0 .param/l "S_DECODE" 1 8 108, C4<0001>;
P_0x160823e00 .param/l "S_DONE" 1 8 123, C4<1100>;
P_0x160823e40 .param/l "S_IDLE" 1 8 107, C4<0000>;
P_0x160823e80 .param/l "S_LOAD_ADDR" 1 8 110, C4<0010>;
P_0x160823ec0 .param/l "S_LOAD_DATA" 1 8 111, C4<0011>;
P_0x160823f00 .param/l "S_LOAD_WRITE" 1 8 112, C4<0100>;
P_0x160823f40 .param/l "S_NEXT_COL" 1 8 121, C4<1010>;
P_0x160823f80 .param/l "S_NEXT_ROW" 1 8 122, C4<1011>;
P_0x160823fc0 .param/l "S_STORE_ADDR" 1 8 117, C4<0111>;
P_0x160824000 .param/l "S_STORE_CAP" 1 8 116, C4<1101>;
P_0x160824040 .param/l "S_STORE_DATA" 1 8 118, C4<1000>;
P_0x160824080 .param/l "S_STORE_REQ" 1 8 114, C4<0101>;
P_0x1608240c0 .param/l "S_STORE_RESP" 1 8 119, C4<1001>;
P_0x160824100 .param/l "S_STORE_WAIT" 1 8 115, C4<0110>;
L_0x6000038d84d0 .functor BUFZ 1, v0x600002095cb0_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d85b0 .functor BUFZ 256, v0x600002096910_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d8620 .functor BUFZ 1, v0x600002096a30_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d8690 .functor BUFZ 1, v0x600002096760_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d8700 .functor BUFZ 40, v0x600002094b40_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000038d8770 .functor BUFZ 8, v0x600002094c60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000038d8850 .functor BUFZ 256, v0x6000020953b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d89a0 .functor BUFZ 40, v0x600002094750_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000038d8a10 .functor BUFZ 8, v0x600002094870_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x148092cc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002094630_0 .net/2u *"_ivl_14", 3 0, L_0x148092cc0;  1 drivers
v0x6000020946c0_0 .net "axi_araddr", 39 0, L_0x6000038d89a0;  alias, 1 drivers
v0x600002094750_0 .var "axi_araddr_reg", 39 0;
v0x6000020947e0_0 .net "axi_arlen", 7 0, L_0x6000038d8a10;  alias, 1 drivers
v0x600002094870_0 .var "axi_arlen_reg", 7 0;
v0x600002094900_0 .net "axi_arready", 0 0, L_0x6000022d1400;  alias, 1 drivers
v0x600002094990_0 .net "axi_arvalid", 0 0, v0x600002094a20_0;  alias, 1 drivers
v0x600002094a20_0 .var "axi_arvalid_reg", 0 0;
v0x600002094ab0_0 .net "axi_awaddr", 39 0, L_0x6000038d8700;  alias, 1 drivers
v0x600002094b40_0 .var "axi_awaddr_reg", 39 0;
v0x600002094bd0_0 .net "axi_awlen", 7 0, L_0x6000038d8770;  alias, 1 drivers
v0x600002094c60_0 .var "axi_awlen_reg", 7 0;
v0x600002094cf0_0 .net "axi_awready", 0 0, L_0x6000022d0fa0;  alias, 1 drivers
v0x600002094d80_0 .net "axi_awvalid", 0 0, v0x600002094e10_0;  alias, 1 drivers
v0x600002094e10_0 .var "axi_awvalid_reg", 0 0;
v0x600002094ea0_0 .net "axi_bready", 0 0, L_0x148092d08;  alias, 1 drivers
v0x600002094f30_0 .net "axi_bresp", 1 0, L_0x6000038da220;  alias, 1 drivers
v0x600002094fc0_0 .net "axi_bvalid", 0 0, L_0x6000022d1220;  alias, 1 drivers
v0x600002095050_0 .net "axi_rdata", 255 0, L_0x6000038da450;  alias, 1 drivers
v0x6000020950e0_0 .net "axi_rlast", 0 0, L_0x6000022d14a0;  alias, 1 drivers
v0x600002095170_0 .net "axi_rready", 0 0, v0x600002095200_0;  alias, 1 drivers
v0x600002095200_0 .var "axi_rready_reg", 0 0;
v0x600002095290_0 .net "axi_rvalid", 0 0, L_0x6000022d1540;  alias, 1 drivers
v0x600002095320_0 .net "axi_wdata", 255 0, L_0x6000038d8850;  alias, 1 drivers
v0x6000020953b0_0 .var "axi_wdata_reg", 255 0;
v0x600002095440_0 .net "axi_wlast", 0 0, v0x6000020954d0_0;  alias, 1 drivers
v0x6000020954d0_0 .var "axi_wlast_reg", 0 0;
v0x600002095560_0 .net "axi_wready", 0 0, L_0x6000022d1180;  alias, 1 drivers
v0x6000020955f0_0 .net "axi_wvalid", 0 0, v0x600002095680_0;  alias, 1 drivers
v0x600002095680_0 .var "axi_wvalid_reg", 0 0;
v0x600002095710_0 .net "cfg_cols", 11 0, L_0x6000022d7700;  1 drivers
v0x6000020957a0_0 .net "cfg_rows", 11 0, L_0x6000022d7660;  1 drivers
v0x600002095830_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000020958c0_0 .net "cmd", 127 0, v0x600002090120_0;  alias, 1 drivers
v0x600002095950_0 .net "cmd_done", 0 0, L_0x6000038d84d0;  alias, 1 drivers
v0x6000020959e0_0 .net "cmd_ready", 0 0, L_0x6000022d78e0;  alias, 1 drivers
v0x600002095a70_0 .net "cmd_valid", 0 0, L_0x6000038dc000;  alias, 1 drivers
v0x600002095b00_0 .var "col_count", 11 0;
v0x600002095b90_0 .var "cols_cfg", 11 0;
v0x600002095c20_0 .var "data_buf", 255 0;
v0x600002095cb0_0 .var "done_reg", 0 0;
v0x600002095d40_0 .net "ext_addr", 39 0, L_0x6000022d7520;  1 drivers
v0x600002095dd0_0 .var "ext_base", 39 0;
v0x600002095e60_0 .var "ext_ptr", 39 0;
v0x600002095ef0_0 .net "ext_stride", 11 0, L_0x6000022d77a0;  1 drivers
v0x600002095f80_0 .var "ext_stride_cfg", 11 0;
v0x600002096010_0 .net "int_addr", 19 0, L_0x6000022d75c0;  1 drivers
v0x6000020960a0_0 .var "int_base", 19 0;
v0x600002096130_0 .var "int_ptr", 19 0;
v0x6000020961c0_0 .net "int_stride", 11 0, L_0x6000022d7840;  1 drivers
v0x600002096250_0 .var "int_stride_cfg", 11 0;
v0x6000020962e0_0 .var "op_type", 7 0;
v0x600002096370_0 .var "row_count", 11 0;
v0x600002096400_0 .var "rows_cfg", 11 0;
v0x600002096490_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002096520_0 .net "sram_addr", 19 0, v0x6000020965b0_0;  alias, 1 drivers
v0x6000020965b0_0 .var "sram_addr_reg", 19 0;
v0x600002096640_0 .net "sram_rdata", 255 0, L_0x6000038d8cb0;  alias, 1 drivers
v0x6000020966d0_0 .net "sram_re", 0 0, L_0x6000038d8690;  alias, 1 drivers
v0x600002096760_0 .var "sram_re_reg", 0 0;
v0x6000020967f0_0 .net "sram_ready", 0 0, L_0x6000022d0780;  alias, 1 drivers
v0x600002096880_0 .net "sram_wdata", 255 0, L_0x6000038d85b0;  alias, 1 drivers
v0x600002096910_0 .var "sram_wdata_reg", 255 0;
v0x6000020969a0_0 .net "sram_we", 0 0, L_0x6000038d8620;  alias, 1 drivers
v0x600002096a30_0 .var "sram_we_reg", 0 0;
v0x600002096ac0_0 .var "state", 3 0;
v0x600002096b50_0 .net "subop", 7 0, L_0x6000022d7480;  1 drivers
L_0x6000022d7480 .part v0x600002090120_0, 112, 8;
L_0x6000022d7520 .part v0x600002090120_0, 72, 40;
L_0x6000022d75c0 .part v0x600002090120_0, 52, 20;
L_0x6000022d7660 .part v0x600002090120_0, 40, 12;
L_0x6000022d7700 .part v0x600002090120_0, 28, 12;
L_0x6000022d77a0 .part v0x600002090120_0, 16, 12;
L_0x6000022d7840 .part v0x600002090120_0, 4, 12;
L_0x6000022d78e0 .cmp/eq 4, v0x600002096ac0_0, L_0x148092cc0;
S_0x1601539c0 .scope module, "lcp_inst" "local_cmd_processor" 7 193, 9 12 0, S_0x160153060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x160824200 .param/l "INSTR_DEPTH" 0 9 14, +C4<00000000000000000001000000000000>;
P_0x160824240 .param/l "INSTR_WIDTH" 0 9 13, +C4<00000000000000000000000010000000>;
P_0x160824280 .param/l "MAX_LOOP_NEST" 0 9 15, +C4<00000000000000000000000000000100>;
P_0x1608242c0 .param/l "OP_BARRIER" 1 9 87, C4<00000111>;
P_0x160824300 .param/l "OP_DMA" 1 9 83, C4<00000011>;
P_0x160824340 .param/l "OP_ENDLOOP" 1 9 86, C4<00000110>;
P_0x160824380 .param/l "OP_HALT" 1 9 88, C4<11111111>;
P_0x1608243c0 .param/l "OP_LOOP" 1 9 85, C4<00000101>;
P_0x160824400 .param/l "OP_NOP" 1 9 80, C4<00000000>;
P_0x160824440 .param/l "OP_SYNC" 1 9 84, C4<00000100>;
P_0x160824480 .param/l "OP_TENSOR" 1 9 81, C4<00000001>;
P_0x1608244c0 .param/l "OP_VECTOR" 1 9 82, C4<00000010>;
P_0x160824500 .param/l "SRAM_ADDR_W" 0 9 16, +C4<00000000000000000000000000010100>;
P_0x160824540 .param/l "SYNC_ALL" 1 9 94, C4<11111111>;
P_0x160824580 .param/l "SYNC_DMA" 1 9 93, C4<00000011>;
P_0x1608245c0 .param/l "SYNC_MXU" 1 9 91, C4<00000001>;
P_0x160824600 .param/l "SYNC_VPU" 1 9 92, C4<00000010>;
P_0x160824640 .param/l "S_BARRIER" 1 9 107, C4<0111>;
P_0x160824680 .param/l "S_CHECK_DEP" 1 9 104, C4<0100>;
P_0x1608246c0 .param/l "S_DECODE" 1 9 103, C4<0011>;
P_0x160824700 .param/l "S_ERROR" 1 9 109, C4<1001>;
P_0x160824740 .param/l "S_FETCH" 1 9 101, C4<0001>;
P_0x160824780 .param/l "S_FETCH_WAIT" 1 9 102, C4<0010>;
P_0x1608247c0 .param/l "S_HALTED" 1 9 108, C4<1000>;
P_0x160824800 .param/l "S_IDLE" 1 9 100, C4<0000>;
P_0x160824840 .param/l "S_ISSUE" 1 9 105, C4<0101>;
P_0x160824880 .param/l "S_WAIT_SYNC" 1 9 106, C4<0110>;
L_0x6000038d3bf0 .functor AND 1, L_0x6000022a30c0, L_0x6000022a3200, C4<1>, C4<1>;
L_0x6000038d3c60 .functor AND 1, L_0x6000038d3bf0, L_0x6000022a3340, C4<1>, C4<1>;
L_0x6000038d3cd0 .functor BUFZ 20, v0x600002090750_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000038d3d40 .functor BUFZ 1, v0x600002090900_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d3e20 .functor BUFZ 1, v0x600002091050_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d3f00 .functor BUFZ 1, v0x600002091c20_0, C4<0>, C4<0>, C4<0>;
L_0x6000038dc000 .functor BUFZ 1, v0x600002090360_0, C4<0>, C4<0>, C4<0>;
L_0x6000038dc070 .functor AND 1, L_0x6000022a37a0, L_0x6000022a3840, C4<1>, C4<1>;
L_0x6000038dc0e0 .functor AND 1, L_0x6000038dc070, L_0x6000022a38e0, C4<1>, C4<1>;
L_0x1480903b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002096c70_0 .net *"_ivl_11", 23 0, L_0x1480903b0;  1 drivers
L_0x1480903f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002096d00_0 .net/2u *"_ivl_12", 31 0, L_0x1480903f8;  1 drivers
v0x600002096d90_0 .net *"_ivl_14", 0 0, L_0x6000022a30c0;  1 drivers
v0x600002096e20_0 .net *"_ivl_16", 31 0, L_0x6000022a3160;  1 drivers
L_0x148090440 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002096eb0_0 .net *"_ivl_19", 23 0, L_0x148090440;  1 drivers
L_0x148090488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002096f40_0 .net/2u *"_ivl_20", 31 0, L_0x148090488;  1 drivers
v0x600002096fd0_0 .net *"_ivl_22", 0 0, L_0x6000022a3200;  1 drivers
v0x600002097060_0 .net *"_ivl_25", 0 0, L_0x6000038d3bf0;  1 drivers
v0x6000020970f0_0 .net *"_ivl_26", 31 0, L_0x6000022a32a0;  1 drivers
L_0x1480904d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002097180_0 .net *"_ivl_29", 23 0, L_0x1480904d0;  1 drivers
L_0x148090518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002097210_0 .net/2u *"_ivl_30", 31 0, L_0x148090518;  1 drivers
v0x6000020972a0_0 .net *"_ivl_32", 0 0, L_0x6000022a3340;  1 drivers
v0x600002097330_0 .net *"_ivl_36", 31 0, L_0x6000022a33e0;  1 drivers
L_0x148090560 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020973c0_0 .net *"_ivl_39", 23 0, L_0x148090560;  1 drivers
L_0x1480905a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002097450_0 .net/2u *"_ivl_40", 31 0, L_0x1480905a8;  1 drivers
v0x6000020974e0_0 .net *"_ivl_44", 31 0, L_0x6000022a3520;  1 drivers
L_0x1480905f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002097570_0 .net *"_ivl_47", 23 0, L_0x1480905f0;  1 drivers
L_0x148090638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002097600_0 .net/2u *"_ivl_48", 31 0, L_0x148090638;  1 drivers
v0x600002097690_0 .net *"_ivl_52", 31 0, L_0x6000022a3660;  1 drivers
L_0x148090680 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002097720_0 .net *"_ivl_55", 23 0, L_0x148090680;  1 drivers
L_0x1480906c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020977b0_0 .net/2u *"_ivl_56", 31 0, L_0x1480906c8;  1 drivers
L_0x148090710 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002097840_0 .net/2u *"_ivl_76", 3 0, L_0x148090710;  1 drivers
v0x6000020978d0_0 .net *"_ivl_78", 0 0, L_0x6000022a37a0;  1 drivers
v0x600002097960_0 .net *"_ivl_8", 31 0, L_0x6000022a3020;  1 drivers
L_0x148090758 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000020979f0_0 .net/2u *"_ivl_80", 3 0, L_0x148090758;  1 drivers
v0x600002097a80_0 .net *"_ivl_82", 0 0, L_0x6000022a3840;  1 drivers
v0x600002097b10_0 .net *"_ivl_85", 0 0, L_0x6000038dc070;  1 drivers
L_0x1480907a0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002097ba0_0 .net/2u *"_ivl_86", 3 0, L_0x1480907a0;  1 drivers
v0x600002097c30_0 .net *"_ivl_88", 0 0, L_0x6000022a38e0;  1 drivers
v0x600002097cc0_0 .net "all_done", 0 0, L_0x6000038d3c60;  1 drivers
v0x600002097d50_0 .net "busy", 0 0, L_0x6000038dc0e0;  alias, 1 drivers
v0x600002097de0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002097e70_0 .var "decoded_opcode", 7 0;
v0x600002097f00_0 .var "decoded_subop", 7 0;
v0x600002090000_0 .net "dma_clear", 0 0, L_0x6000022a3700;  1 drivers
v0x600002090090_0 .net "dma_cmd", 127 0, v0x600002090120_0;  alias, 1 drivers
v0x600002090120_0 .var "dma_cmd_reg", 127 0;
v0x6000020901b0_0 .net "dma_done", 0 0, L_0x6000038d84d0;  alias, 1 drivers
v0x600002090240_0 .net "dma_ready", 0 0, L_0x6000022d78e0;  alias, 1 drivers
v0x6000020902d0_0 .net "dma_valid", 0 0, L_0x6000038dc000;  alias, 1 drivers
v0x600002090360_0 .var "dma_valid_reg", 0 0;
v0x6000020903f0_0 .net "done", 0 0, v0x600002090480_0;  alias, 1 drivers
v0x600002090480_0 .var "done_reg", 0 0;
v0x600002090510_0 .net "error", 0 0, v0x6000020905a0_0;  alias, 1 drivers
v0x6000020905a0_0 .var "error_reg", 0 0;
v0x600002090630_0 .net "global_sync_in", 0 0, L_0x6000038db170;  alias, 1 drivers
v0x6000020906c0_0 .net "imem_addr", 19 0, L_0x6000038d3cd0;  alias, 1 drivers
v0x600002090750_0 .var "imem_addr_reg", 19 0;
v0x6000020907e0_0 .net "imem_data", 127 0, v0x6000020b1b00_0;  alias, 1 drivers
v0x600002090870_0 .net "imem_re", 0 0, L_0x6000038d3d40;  alias, 1 drivers
v0x600002090900_0 .var "imem_re_reg", 0 0;
v0x600002090990_0 .net "imem_valid", 0 0, L_0x6000038d3b80;  alias, 1 drivers
v0x600002090a20_0 .var "instr_reg", 127 0;
v0x600002090ab0_0 .net "loop_count", 15 0, L_0x6000022a2ee0;  1 drivers
v0x600002090b40 .array "loop_counter", 3 0, 15 0;
v0x600002090bd0_0 .var "loop_sp", 1 0;
v0x600002090c60 .array "loop_start_addr", 3 0, 19 0;
v0x600002090cf0_0 .net "mxu_clear", 0 0, L_0x6000022a3480;  1 drivers
v0x600002090d80_0 .net "mxu_cmd", 127 0, v0x600002090e10_0;  alias, 1 drivers
v0x600002090e10_0 .var "mxu_cmd_reg", 127 0;
v0x600002090ea0_0 .net "mxu_done", 0 0, L_0x6000038d8150;  alias, 1 drivers
v0x600002090f30_0 .net "mxu_ready", 0 0, L_0x6000038d80e0;  alias, 1 drivers
v0x600002090fc0_0 .net "mxu_valid", 0 0, L_0x6000038d3e20;  alias, 1 drivers
v0x600002091050_0 .var "mxu_valid_reg", 0 0;
v0x6000020910e0_0 .net "opcode", 7 0, L_0x6000022a2da0;  1 drivers
v0x600002091170_0 .var "pc", 19 0;
v0x600002091200_0 .var "pending_dma", 7 0;
v0x600002091290_0 .var "pending_mxu", 7 0;
v0x600002091320_0 .var "pending_vpu", 7 0;
v0x6000020913b0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002091440_0 .net "start", 0 0, L_0x6000022d0960;  alias, 1 drivers
v0x6000020914d0_0 .net "start_pc", 19 0, L_0x6000038db410;  alias, 1 drivers
v0x600002091560_0 .var "state", 3 0;
v0x6000020915f0_0 .net "subop", 7 0, L_0x6000022a2e40;  1 drivers
v0x600002091680_0 .net "sync_grant", 0 0, L_0x6000022d0c80;  alias, 1 drivers
v0x600002091710_0 .net "sync_mask", 7 0, L_0x6000022a2f80;  1 drivers
v0x6000020917a0_0 .net "sync_request", 0 0, v0x600002091830_0;  alias, 1 drivers
v0x600002091830_0 .var "sync_request_reg", 0 0;
v0x6000020918c0_0 .net "vpu_clear", 0 0, L_0x6000022a35c0;  1 drivers
v0x600002091950_0 .net "vpu_cmd", 127 0, v0x6000020919e0_0;  alias, 1 drivers
v0x6000020919e0_0 .var "vpu_cmd_reg", 127 0;
v0x600002091a70_0 .net "vpu_done", 0 0, L_0x6000038d82a0;  alias, 1 drivers
v0x600002091b00_0 .net "vpu_ready", 0 0, L_0x6000022d73e0;  alias, 1 drivers
v0x600002091b90_0 .net "vpu_valid", 0 0, L_0x6000038d3f00;  alias, 1 drivers
v0x600002091c20_0 .var "vpu_valid_reg", 0 0;
L_0x6000022a2da0 .part v0x6000020b1b00_0, 120, 8;
L_0x6000022a2e40 .part v0x6000020b1b00_0, 112, 8;
L_0x6000022a2ee0 .part v0x6000020b1b00_0, 32, 16;
L_0x6000022a2f80 .part v0x6000020b1b00_0, 104, 8;
L_0x6000022a3020 .concat [ 8 24 0 0], v0x600002091290_0, L_0x1480903b0;
L_0x6000022a30c0 .cmp/eq 32, L_0x6000022a3020, L_0x1480903f8;
L_0x6000022a3160 .concat [ 8 24 0 0], v0x600002091320_0, L_0x148090440;
L_0x6000022a3200 .cmp/eq 32, L_0x6000022a3160, L_0x148090488;
L_0x6000022a32a0 .concat [ 8 24 0 0], v0x600002091200_0, L_0x1480904d0;
L_0x6000022a3340 .cmp/eq 32, L_0x6000022a32a0, L_0x148090518;
L_0x6000022a33e0 .concat [ 8 24 0 0], v0x600002091290_0, L_0x148090560;
L_0x6000022a3480 .cmp/eq 32, L_0x6000022a33e0, L_0x1480905a8;
L_0x6000022a3520 .concat [ 8 24 0 0], v0x600002091320_0, L_0x1480905f0;
L_0x6000022a35c0 .cmp/eq 32, L_0x6000022a3520, L_0x148090638;
L_0x6000022a3660 .concat [ 8 24 0 0], v0x600002091200_0, L_0x148090680;
L_0x6000022a3700 .cmp/eq 32, L_0x6000022a3660, L_0x1480906c8;
L_0x6000022a37a0 .cmp/ne 4, v0x600002091560_0, L_0x148090710;
L_0x6000022a3840 .cmp/ne 4, v0x600002091560_0, L_0x148090758;
L_0x6000022a38e0 .cmp/ne 4, v0x600002091560_0, L_0x1480907a0;
S_0x160153e30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 212, 9 212 0, S_0x1601539c0;
 .timescale 0 0;
v0x600002096be0_0 .var/i "i", 31 0;
S_0x160153fa0 .scope module, "mxu_array" "systolic_array" 7 296, 10 13 0, S_0x160153060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x1601541a0 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x1601541e0 .param/l "ARRAY_SIZE" 0 10 14, +C4<00000000000000000000000000000100>;
P_0x160154220 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
P_0x160154260 .param/l "S_COMPUTE" 1 10 51, C4<010>;
P_0x1601542a0 .param/l "S_DONE" 1 10 53, C4<100>;
P_0x1601542e0 .param/l "S_DRAIN" 1 10 52, C4<011>;
P_0x160154320 .param/l "S_IDLE" 1 10 49, C4<000>;
P_0x160154360 .param/l "S_LOAD" 1 10 50, C4<001>;
L_0x6000038dfc60 .functor OR 1, L_0x6000022d4640, L_0x6000022d46e0, C4<0>, C4<0>;
L_0x6000038dfcd0 .functor AND 1, L_0x6000022d4780, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038dfd40 .functor AND 1, L_0x6000038dfcd0, L_0x6000022d4820, C4<1>, C4<1>;
L_0x6000038dfdb0 .functor OR 1, L_0x6000038dfc60, L_0x6000038dfd40, C4<0>, C4<0>;
L_0x6000038dfe20 .functor BUFZ 1, L_0x6000038dfdb0, C4<0>, C4<0>, C4<0>;
L_0x6000038dfe90 .functor AND 1, L_0x6000022d48c0, L_0x6000022d4960, C4<1>, C4<1>;
L_0x6000038dff00 .functor AND 1, L_0x6000022d4b40, L_0x6000022d4be0, C4<1>, C4<1>;
L_0x6000038dff70 .functor AND 1, L_0x6000038dff00, L_0x6000022d4dc0, C4<1>, C4<1>;
v0x600002088510_0 .net *"_ivl_101", 0 0, L_0x6000022d4dc0;  1 drivers
L_0x148092528 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000020885a0_0 .net/2u *"_ivl_37", 2 0, L_0x148092528;  1 drivers
v0x600002088630_0 .net *"_ivl_39", 0 0, L_0x6000022d4640;  1 drivers
L_0x148092570 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000020886c0_0 .net/2u *"_ivl_41", 2 0, L_0x148092570;  1 drivers
v0x600002088750_0 .net *"_ivl_43", 0 0, L_0x6000022d46e0;  1 drivers
v0x6000020887e0_0 .net *"_ivl_46", 0 0, L_0x6000038dfc60;  1 drivers
L_0x1480925b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002088870_0 .net/2u *"_ivl_47", 2 0, L_0x1480925b8;  1 drivers
v0x600002088900_0 .net *"_ivl_49", 0 0, L_0x6000022d4780;  1 drivers
v0x600002088990_0 .net *"_ivl_52", 0 0, L_0x6000038dfcd0;  1 drivers
v0x600002088a20_0 .net *"_ivl_54", 0 0, L_0x6000022d4820;  1 drivers
v0x600002088ab0_0 .net *"_ivl_56", 0 0, L_0x6000038dfd40;  1 drivers
L_0x148092600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002088b40_0 .net/2u *"_ivl_61", 2 0, L_0x148092600;  1 drivers
v0x600002088bd0_0 .net *"_ivl_63", 0 0, L_0x6000022d48c0;  1 drivers
L_0x148092648 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002088c60_0 .net/2u *"_ivl_65", 2 0, L_0x148092648;  1 drivers
v0x600002088cf0_0 .net *"_ivl_67", 0 0, L_0x6000022d4960;  1 drivers
L_0x148092690 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002088d80_0 .net/2u *"_ivl_71", 2 0, L_0x148092690;  1 drivers
L_0x1480926d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002088e10_0 .net/2u *"_ivl_75", 2 0, L_0x1480926d8;  1 drivers
L_0x148092768 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002088ea0_0 .net/2u *"_ivl_81", 2 0, L_0x148092768;  1 drivers
v0x600002088f30_0 .net *"_ivl_83", 0 0, L_0x6000022d4b40;  1 drivers
v0x600002088fc0_0 .net *"_ivl_85", 0 0, L_0x6000022d4be0;  1 drivers
v0x600002089050_0 .net *"_ivl_88", 0 0, L_0x6000038dff00;  1 drivers
v0x6000020890e0_0 .net *"_ivl_89", 31 0, L_0x6000022d4c80;  1 drivers
L_0x1480927b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002089170_0 .net *"_ivl_92", 15 0, L_0x1480927b0;  1 drivers
L_0x148094028 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002089200_0 .net *"_ivl_93", 31 0, L_0x148094028;  1 drivers
L_0x1480927f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002089290_0 .net/2u *"_ivl_97", 31 0, L_0x1480927f8;  1 drivers
v0x600002089320_0 .net *"_ivl_99", 31 0, L_0x6000022d4d20;  1 drivers
v0x6000020893b0_0 .net "act_data", 31 0, v0x6000020b0870_0;  1 drivers
v0x600002089440 .array "act_h", 19 0;
v0x600002089440_0 .net v0x600002089440 0, 7 0, L_0x6000038dc460; 1 drivers
v0x600002089440_1 .net v0x600002089440 1, 7 0, v0x600002092d90_0; 1 drivers
v0x600002089440_2 .net v0x600002089440 2, 7 0, v0x60000209c360_0; 1 drivers
v0x600002089440_3 .net v0x600002089440 3, 7 0, v0x60000209d8c0_0; 1 drivers
v0x600002089440_4 .net v0x600002089440 4, 7 0, v0x60000209ee20_0; 1 drivers
v0x600002089440_5 .net v0x600002089440 5, 7 0, L_0x6000038dc4d0; 1 drivers
v0x600002089440_6 .net v0x600002089440 6, 7 0, v0x6000020983f0_0; 1 drivers
v0x600002089440_7 .net v0x600002089440 7, 7 0, v0x600002099950_0; 1 drivers
v0x600002089440_8 .net v0x600002089440 8, 7 0, v0x60000209aeb0_0; 1 drivers
v0x600002089440_9 .net v0x600002089440 9, 7 0, v0x600002084480_0; 1 drivers
v0x600002089440_10 .net v0x600002089440 10, 7 0, L_0x6000038dc540; 1 drivers
v0x600002089440_11 .net v0x600002089440 11, 7 0, v0x6000020859e0_0; 1 drivers
v0x600002089440_12 .net v0x600002089440 12, 7 0, v0x600002086f40_0; 1 drivers
v0x600002089440_13 .net v0x600002089440 13, 7 0, v0x600002080510_0; 1 drivers
v0x600002089440_14 .net v0x600002089440 14, 7 0, v0x600002081a70_0; 1 drivers
v0x600002089440_15 .net v0x600002089440 15, 7 0, L_0x6000038dc5b0; 1 drivers
v0x600002089440_16 .net v0x600002089440 16, 7 0, v0x600002082fd0_0; 1 drivers
v0x600002089440_17 .net v0x600002089440 17, 7 0, v0x60000208c5a0_0; 1 drivers
v0x600002089440_18 .net v0x600002089440 18, 7 0, v0x60000208db00_0; 1 drivers
v0x600002089440_19 .net v0x600002089440 19, 7 0, v0x60000208f060_0; 1 drivers
v0x6000020894d0_0 .net "act_ready", 0 0, L_0x6000022d4aa0;  1 drivers
v0x600002089560_0 .net "act_valid", 0 0, v0x6000020b0990_0;  1 drivers
v0x6000020895f0_0 .net "busy", 0 0, L_0x6000038dfe90;  alias, 1 drivers
v0x600002089680_0 .net "cfg_k_tiles", 15 0, L_0x6000022a3de0;  alias, 1 drivers
L_0x148092840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002089710_0 .net "clear_acc", 0 0, L_0x148092840;  1 drivers
v0x6000020897a0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002089830_0 .var "cycle_count", 15 0;
v0x6000020898c0_0 .var "cycle_count_next", 15 0;
v0x600002091cb0_5 .array/port v0x600002091cb0, 5;
v0x600002089950 .array "deskew_output", 3 0;
v0x600002089950_0 .net v0x600002089950 0, 31 0, v0x600002091cb0_5; 1 drivers
v0x600002091dd0_3 .array/port v0x600002091dd0, 3;
v0x600002089950_1 .net v0x600002089950 1, 31 0, v0x600002091dd0_3; 1 drivers
v0x600002091ef0_1 .array/port v0x600002091ef0, 1;
v0x600002089950_2 .net v0x600002089950 2, 31 0, v0x600002091ef0_1; 1 drivers
v0x600002089950_3 .net v0x600002089950 3, 31 0, L_0x6000038dfa30; 1 drivers
v0x6000020899e0_0 .net "done", 0 0, L_0x6000022d4a00;  alias, 1 drivers
L_0x148092720 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002089a70_0 .net "drain_delay", 15 0, L_0x148092720;  1 drivers
v0x600002089b00_0 .net "pe_enable", 0 0, L_0x6000038dfdb0;  1 drivers
v0x600002089b90 .array "psum_bottom", 3 0;
v0x600002089b90_0 .net v0x600002089b90 0, 31 0, L_0x6000038df720; 1 drivers
v0x600002089b90_1 .net v0x600002089b90 1, 31 0, L_0x6000038df800; 1 drivers
v0x600002089b90_2 .net v0x600002089b90 2, 31 0, L_0x6000038df8e0; 1 drivers
v0x600002089b90_3 .net v0x600002089b90 3, 31 0, L_0x6000038df9c0; 1 drivers
L_0x148090908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002089c20 .array "psum_v", 19 0;
v0x600002089c20_0 .net v0x600002089c20 0, 31 0, L_0x148090908; 1 drivers
L_0x148090950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002089c20_1 .net v0x600002089c20 1, 31 0, L_0x148090950; 1 drivers
L_0x148090998 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002089c20_2 .net v0x600002089c20 2, 31 0, L_0x148090998; 1 drivers
L_0x1480909e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002089c20_3 .net v0x600002089c20 3, 31 0, L_0x1480909e0; 1 drivers
v0x600002089c20_4 .net v0x600002089c20 4, 31 0, v0x6000020932a0_0; 1 drivers
v0x600002089c20_5 .net v0x600002089c20 5, 31 0, v0x60000209c870_0; 1 drivers
v0x600002089c20_6 .net v0x600002089c20 6, 31 0, v0x60000209ddd0_0; 1 drivers
v0x600002089c20_7 .net v0x600002089c20 7, 31 0, v0x60000209f330_0; 1 drivers
v0x600002089c20_8 .net v0x600002089c20 8, 31 0, v0x600002098900_0; 1 drivers
v0x600002089c20_9 .net v0x600002089c20 9, 31 0, v0x600002099e60_0; 1 drivers
v0x600002089c20_10 .net v0x600002089c20 10, 31 0, v0x60000209b3c0_0; 1 drivers
v0x600002089c20_11 .net v0x600002089c20 11, 31 0, v0x600002084990_0; 1 drivers
v0x600002089c20_12 .net v0x600002089c20 12, 31 0, v0x600002085ef0_0; 1 drivers
v0x600002089c20_13 .net v0x600002089c20 13, 31 0, v0x600002087450_0; 1 drivers
v0x600002089c20_14 .net v0x600002089c20 14, 31 0, v0x600002080a20_0; 1 drivers
v0x600002089c20_15 .net v0x600002089c20 15, 31 0, v0x600002081f80_0; 1 drivers
v0x600002089c20_16 .net v0x600002089c20 16, 31 0, v0x6000020834e0_0; 1 drivers
v0x600002089c20_17 .net v0x600002089c20 17, 31 0, v0x60000208cab0_0; 1 drivers
v0x600002089c20_18 .net v0x600002089c20 18, 31 0, v0x60000208e010_0; 1 drivers
v0x600002089c20_19 .net v0x600002089c20 19, 31 0, v0x60000208f570_0; 1 drivers
v0x600002089cb0_0 .net "result_data", 127 0, L_0x6000022d45a0;  alias, 1 drivers
L_0x148092888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002089d40_0 .net "result_ready", 0 0, L_0x148092888;  1 drivers
v0x600002089dd0_0 .net "result_valid", 0 0, L_0x6000038dff70;  alias, 1 drivers
v0x600002089e60_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002089ef0_0 .net "skew_enable", 0 0, L_0x6000038dfe20;  1 drivers
v0x600002089f80 .array "skew_input", 3 0;
v0x600002089f80_0 .net v0x600002089f80 0, 7 0, L_0x6000022a3f20; 1 drivers
v0x600002089f80_1 .net v0x600002089f80 1, 7 0, L_0x6000022ac000; 1 drivers
v0x600002089f80_2 .net v0x600002089f80 2, 7 0, L_0x6000022ac140; 1 drivers
v0x600002089f80_3 .net v0x600002089f80 3, 7 0, L_0x6000022ac280; 1 drivers
v0x60000208a010 .array "skew_output", 3 0;
v0x60000208a010_0 .net v0x60000208a010 0, 7 0, v0x600002092010_0; 1 drivers
v0x60000208a010_1 .net v0x60000208a010 1, 7 0, v0x6000020922e0_0; 1 drivers
v0x60000208a010_2 .net v0x60000208a010 2, 7 0, v0x6000020925b0_0; 1 drivers
v0x60000208a010_3 .net v0x60000208a010 3, 7 0, v0x600002092880_0; 1 drivers
v0x60000208a0a0_0 .net "start", 0 0, v0x6000020b2e20_0;  1 drivers
v0x60000208a130_0 .var "state", 2 0;
v0x60000208a1c0_0 .var "state_next", 2 0;
v0x60000208a250_0 .net "weight_load_col", 1 0, v0x6000020bc360_0;  1 drivers
v0x60000208a2e0_0 .net "weight_load_data", 31 0, L_0x6000022d4e60;  1 drivers
v0x60000208a370_0 .net "weight_load_en", 0 0, v0x6000020bc3f0_0;  1 drivers
E_0x6000009e65c0/0 .event anyedge, v0x60000208a130_0, v0x600002089830_0, v0x60000208a0a0_0, v0x60000208a370_0;
E_0x6000009e65c0/1 .event anyedge, v0x600002089680_0, v0x600002089a70_0;
E_0x6000009e65c0 .event/or E_0x6000009e65c0/0, E_0x6000009e65c0/1;
L_0x6000022a3e80 .part v0x6000020b0870_0, 0, 8;
L_0x1480907e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000022a3f20 .functor MUXZ 8, L_0x1480907e8, L_0x6000022a3e80, v0x6000020b0990_0, C4<>;
L_0x6000022bca00 .part v0x6000020b0870_0, 8, 8;
L_0x148090830 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000022ac000 .functor MUXZ 8, L_0x148090830, L_0x6000022bca00, v0x6000020b0990_0, C4<>;
L_0x6000022ac0a0 .part v0x6000020b0870_0, 16, 8;
L_0x148090878 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000022ac140 .functor MUXZ 8, L_0x148090878, L_0x6000022ac0a0, v0x6000020b0990_0, C4<>;
L_0x6000022ac1e0 .part v0x6000020b0870_0, 24, 8;
L_0x1480908c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000022ac280 .functor MUXZ 8, L_0x1480908c0, L_0x6000022ac1e0, v0x6000020b0990_0, C4<>;
L_0x6000022ac460 .part L_0x6000022d4e60, 0, 8;
L_0x6000022acc80 .part L_0x6000022d4e60, 0, 8;
L_0x6000022ad4a0 .part L_0x6000022d4e60, 0, 8;
L_0x6000022adcc0 .part L_0x6000022d4e60, 0, 8;
L_0x6000022ae4e0 .part L_0x6000022d4e60, 8, 8;
L_0x6000022aed00 .part L_0x6000022d4e60, 8, 8;
L_0x6000022af520 .part L_0x6000022d4e60, 8, 8;
L_0x6000022afd40 .part L_0x6000022d4e60, 8, 8;
L_0x6000022a85a0 .part L_0x6000022d4e60, 16, 8;
L_0x6000022a8dc0 .part L_0x6000022d4e60, 16, 8;
L_0x6000022a95e0 .part L_0x6000022d4e60, 16, 8;
L_0x6000022a9ea0 .part L_0x6000022d4e60, 16, 8;
L_0x6000022aa6c0 .part L_0x6000022d4e60, 24, 8;
L_0x6000022aae40 .part L_0x6000022d4e60, 24, 8;
L_0x6000022ab660 .part L_0x6000022d4e60, 24, 8;
L_0x6000022abe80 .part L_0x6000022d4e60, 24, 8;
L_0x6000022d45a0 .concat8 [ 32 32 32 32], L_0x6000038dfaa0, L_0x6000038dfb10, L_0x6000038dfb80, L_0x6000038dfbf0;
L_0x6000022d4640 .cmp/eq 3, v0x60000208a130_0, L_0x148092528;
L_0x6000022d46e0 .cmp/eq 3, v0x60000208a130_0, L_0x148092570;
L_0x6000022d4780 .cmp/eq 3, v0x60000208a130_0, L_0x1480925b8;
L_0x6000022d4820 .reduce/nor v0x6000020bc3f0_0;
L_0x6000022d48c0 .cmp/ne 3, v0x60000208a130_0, L_0x148092600;
L_0x6000022d4960 .cmp/ne 3, v0x60000208a130_0, L_0x148092648;
L_0x6000022d4a00 .cmp/eq 3, v0x60000208a130_0, L_0x148092690;
L_0x6000022d4aa0 .cmp/eq 3, v0x60000208a130_0, L_0x1480926d8;
L_0x6000022d4b40 .cmp/eq 3, v0x60000208a130_0, L_0x148092768;
L_0x6000022d4be0 .cmp/ge 16, v0x600002089830_0, L_0x148092720;
L_0x6000022d4c80 .concat [ 16 16 0 0], v0x600002089830_0, L_0x1480927b0;
L_0x6000022d4d20 .arith/sum 32, L_0x148094028, L_0x1480927f8;
L_0x6000022d4dc0 .cmp/gt 32, L_0x6000022d4d20, L_0x6000022d4c80;
S_0x160154520 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 10 248, 10 248 0, S_0x160153fa0;
 .timescale 0 0;
P_0x600003de2600 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000110>;
P_0x600003de2640 .param/l "col" 1 10 248, +C4<00>;
L_0x6000038df720 .functor BUFZ 32, v0x6000020834e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160154690 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x160154520;
 .timescale 0 0;
v0x600002091cb0 .array "delay_stages", 5 0, 31 0;
v0x600002091d40_0 .var/i "i", 31 0;
S_0x160154800 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 10 248, 10 248 0, S_0x160153fa0;
 .timescale 0 0;
P_0x600003de2680 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000100>;
P_0x600003de26c0 .param/l "col" 1 10 248, +C4<01>;
L_0x6000038df800 .functor BUFZ 32, v0x60000208cab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160154970 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x160154800;
 .timescale 0 0;
v0x600002091dd0 .array "delay_stages", 3 0, 31 0;
v0x600002091e60_0 .var/i "i", 31 0;
S_0x160154ae0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 10 248, 10 248 0, S_0x160153fa0;
 .timescale 0 0;
P_0x600003de2700 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000010>;
P_0x600003de2740 .param/l "col" 1 10 248, +C4<010>;
L_0x6000038df8e0 .functor BUFZ 32, v0x60000208e010_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160154c50 .scope generate, "col_with_delay" "col_with_delay" 10 253, 10 253 0, S_0x160154ae0;
 .timescale 0 0;
v0x600002091ef0 .array "delay_stages", 1 0, 31 0;
v0x600002091f80_0 .var/i "i", 31 0;
S_0x160154dc0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 10 248, 10 248 0, S_0x160153fa0;
 .timescale 0 0;
P_0x600003de2780 .param/l "NUM_STAGES" 1 10 251, +C4<00000000000000000000000000000000>;
P_0x600003de27c0 .param/l "col" 1 10 248, +C4<011>;
L_0x6000038df9c0 .functor BUFZ 32, v0x60000208f570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x160154f30 .scope generate, "col_no_delay" "col_no_delay" 10 253, 10 253 0, S_0x160154dc0;
 .timescale 0 0;
L_0x6000038dfa30 .functor BUFZ 32, L_0x6000038df9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1601550a0 .scope generate, "gen_skew[0]" "gen_skew[0]" 10 142, 10 142 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e6840 .param/l "row" 1 10 142, +C4<00>;
v0x6000020920a0_0 .net *"_ivl_1", 7 0, L_0x6000022a3e80;  1 drivers
v0x600002092130_0 .net/2u *"_ivl_2", 7 0, L_0x1480907e8;  1 drivers
S_0x160155210 .scope generate, "row0_skew" "row0_skew" 10 146, 10 146 0, S_0x1601550a0;
 .timescale 0 0;
v0x600002092010_0 .var "out_reg", 7 0;
S_0x160155380 .scope generate, "gen_skew[1]" "gen_skew[1]" 10 142, 10 142 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e68c0 .param/l "row" 1 10 142, +C4<01>;
v0x600002092370_0 .net *"_ivl_1", 7 0, L_0x6000022bca00;  1 drivers
v0x600002092400_0 .net/2u *"_ivl_2", 7 0, L_0x148090830;  1 drivers
S_0x1601554f0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x160155380;
 .timescale 0 0;
v0x6000020921c0 .array "delay_stages", 0 0, 7 0;
v0x600002092250_0 .var/i "i", 31 0;
v0x6000020922e0_0 .var "out_reg", 7 0;
S_0x160155660 .scope generate, "gen_skew[2]" "gen_skew[2]" 10 142, 10 142 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e6940 .param/l "row" 1 10 142, +C4<010>;
v0x600002092640_0 .net *"_ivl_1", 7 0, L_0x6000022ac0a0;  1 drivers
v0x6000020926d0_0 .net/2u *"_ivl_2", 7 0, L_0x148090878;  1 drivers
S_0x1601557d0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x160155660;
 .timescale 0 0;
v0x600002092490 .array "delay_stages", 1 0, 7 0;
v0x600002092520_0 .var/i "i", 31 0;
v0x6000020925b0_0 .var "out_reg", 7 0;
S_0x160155940 .scope generate, "gen_skew[3]" "gen_skew[3]" 10 142, 10 142 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e69c0 .param/l "row" 1 10 142, +C4<011>;
v0x600002092910_0 .net *"_ivl_1", 7 0, L_0x6000022ac1e0;  1 drivers
v0x6000020929a0_0 .net/2u *"_ivl_2", 7 0, L_0x1480908c0;  1 drivers
S_0x160155ab0 .scope generate, "rowN_skew" "rowN_skew" 10 146, 10 146 0, S_0x160155940;
 .timescale 0 0;
v0x600002092760 .array "delay_stages", 2 0, 7 0;
v0x6000020927f0_0 .var/i "i", 31 0;
v0x600002092880_0 .var "out_reg", 7 0;
S_0x160155c20 .scope generate, "pe_row[0]" "pe_row[0]" 10 213, 10 213 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e6800 .param/l "row" 1 10 213, +C4<00>;
S_0x160155d90 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x160155c20;
 .timescale 0 0;
P_0x6000009e6a80 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038dc620 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022ac3c0, C4<1>, C4<1>;
L_0x6000038dc690 .functor AND 1, L_0x6000022ac5a0, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038dc700 .functor OR 1, L_0x6000022ac500, L_0x6000038dc690, C4<0>, C4<0>;
L_0x6000038dc770 .functor AND 1, L_0x148092840, L_0x6000038dc700, C4<1>, C4<1>;
L_0x6000038dc7e0 .functor AND 1, L_0x6000038dc770, L_0x6000022ac6e0, C4<1>, C4<1>;
v0x600002093570_0 .net *"_ivl_0", 2 0, L_0x6000022ac320;  1 drivers
L_0x148090ab8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002093600_0 .net/2u *"_ivl_11", 2 0, L_0x148090ab8;  1 drivers
v0x600002093690_0 .net *"_ivl_13", 0 0, L_0x6000022ac500;  1 drivers
L_0x148090b00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002093720_0 .net/2u *"_ivl_15", 2 0, L_0x148090b00;  1 drivers
v0x6000020937b0_0 .net *"_ivl_17", 0 0, L_0x6000022ac5a0;  1 drivers
v0x600002093840_0 .net *"_ivl_20", 0 0, L_0x6000038dc690;  1 drivers
v0x6000020938d0_0 .net *"_ivl_22", 0 0, L_0x6000038dc700;  1 drivers
v0x600002093960_0 .net *"_ivl_24", 0 0, L_0x6000038dc770;  1 drivers
v0x6000020939f0_0 .net *"_ivl_25", 31 0, L_0x6000022ac640;  1 drivers
L_0x148090b48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002093a80_0 .net *"_ivl_28", 15 0, L_0x148090b48;  1 drivers
L_0x148090b90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002093b10_0 .net/2u *"_ivl_29", 31 0, L_0x148090b90;  1 drivers
L_0x148090a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002093ba0_0 .net *"_ivl_3", 0 0, L_0x148090a28;  1 drivers
v0x600002093c30_0 .net *"_ivl_31", 0 0, L_0x6000022ac6e0;  1 drivers
L_0x148090a70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002093cc0_0 .net/2u *"_ivl_4", 2 0, L_0x148090a70;  1 drivers
v0x600002093d50_0 .net *"_ivl_6", 0 0, L_0x6000022ac3c0;  1 drivers
v0x600002093de0_0 .net "do_clear", 0 0, L_0x6000038dc7e0;  1 drivers
v0x600002093e70_0 .net "load_weight", 0 0, L_0x6000038dc620;  1 drivers
v0x600002093f00_0 .net "weight_in", 7 0, L_0x6000022ac460;  1 drivers
L_0x6000022ac320 .concat [ 2 1 0 0], v0x6000020bc360_0, L_0x148090a28;
L_0x6000022ac3c0 .cmp/eq 3, L_0x6000022ac320, L_0x148090a70;
L_0x6000022ac500 .cmp/eq 3, v0x60000208a130_0, L_0x148090ab8;
L_0x6000022ac5a0 .cmp/eq 3, v0x60000208a130_0, L_0x148090b00;
L_0x6000022ac640 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148090b48;
L_0x6000022ac6e0 .cmp/eq 32, L_0x6000022ac640, L_0x148090b90;
S_0x160155f00 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160155d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2880 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de28c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002092a30_0 .net *"_ivl_11", 0 0, L_0x6000022ac960;  1 drivers
v0x600002092ac0_0 .net *"_ivl_12", 15 0, L_0x6000022aca00;  1 drivers
v0x600002092b50_0 .net/s *"_ivl_4", 15 0, L_0x6000022ac780;  1 drivers
v0x600002092be0_0 .net/s *"_ivl_6", 15 0, L_0x6000022ac820;  1 drivers
v0x600002092c70_0 .net/s "a_signed", 7 0, v0x600002092e20_0;  1 drivers
v0x600002092d00_0 .net "act_in", 7 0, L_0x6000038dc460;  alias, 1 drivers
v0x600002092d90_0 .var "act_out", 7 0;
v0x600002092e20_0 .var "act_reg", 7 0;
v0x600002092eb0_0 .net "clear_acc", 0 0, L_0x6000038dc7e0;  alias, 1 drivers
v0x600002092f40_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002092fd0_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x600002093060_0 .net "load_weight", 0 0, L_0x6000038dc620;  alias, 1 drivers
v0x6000020930f0_0 .net/s "product", 15 0, L_0x6000022ac8c0;  1 drivers
v0x600002093180_0 .net/s "product_ext", 31 0, L_0x6000022acaa0;  1 drivers
v0x600002093210_0 .net "psum_in", 31 0, L_0x148090908;  alias, 1 drivers
v0x6000020932a0_0 .var "psum_out", 31 0;
v0x600002093330_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000020933c0_0 .net/s "w_signed", 7 0, v0x6000020934e0_0;  1 drivers
v0x600002093450_0 .net "weight_in", 7 0, L_0x6000022ac460;  alias, 1 drivers
v0x6000020934e0_0 .var "weight_reg", 7 0;
L_0x6000022ac780 .extend/s 16, v0x600002092e20_0;
L_0x6000022ac820 .extend/s 16, v0x6000020934e0_0;
L_0x6000022ac8c0 .arith/mult 16, L_0x6000022ac780, L_0x6000022ac820;
L_0x6000022ac960 .part L_0x6000022ac8c0, 15, 1;
LS_0x6000022aca00_0_0 .concat [ 1 1 1 1], L_0x6000022ac960, L_0x6000022ac960, L_0x6000022ac960, L_0x6000022ac960;
LS_0x6000022aca00_0_4 .concat [ 1 1 1 1], L_0x6000022ac960, L_0x6000022ac960, L_0x6000022ac960, L_0x6000022ac960;
LS_0x6000022aca00_0_8 .concat [ 1 1 1 1], L_0x6000022ac960, L_0x6000022ac960, L_0x6000022ac960, L_0x6000022ac960;
LS_0x6000022aca00_0_12 .concat [ 1 1 1 1], L_0x6000022ac960, L_0x6000022ac960, L_0x6000022ac960, L_0x6000022ac960;
L_0x6000022aca00 .concat [ 4 4 4 4], LS_0x6000022aca00_0_0, LS_0x6000022aca00_0_4, LS_0x6000022aca00_0_8, LS_0x6000022aca00_0_12;
L_0x6000022acaa0 .concat [ 16 16 0 0], L_0x6000022ac8c0, L_0x6000022aca00;
S_0x160156070 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x160155c20;
 .timescale 0 0;
P_0x6000009e6b80 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038dc930 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022acbe0, C4<1>, C4<1>;
L_0x6000038dc9a0 .functor AND 1, L_0x6000022acdc0, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038dca10 .functor OR 1, L_0x6000022acd20, L_0x6000038dc9a0, C4<0>, C4<0>;
L_0x6000038dca80 .functor AND 1, L_0x148092840, L_0x6000038dca10, C4<1>, C4<1>;
L_0x6000038dcaf0 .functor AND 1, L_0x6000038dca80, L_0x6000022acf00, C4<1>, C4<1>;
v0x60000209cb40_0 .net *"_ivl_0", 2 0, L_0x6000022acb40;  1 drivers
L_0x148090c68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000209cbd0_0 .net/2u *"_ivl_11", 2 0, L_0x148090c68;  1 drivers
v0x60000209cc60_0 .net *"_ivl_13", 0 0, L_0x6000022acd20;  1 drivers
L_0x148090cb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000209ccf0_0 .net/2u *"_ivl_15", 2 0, L_0x148090cb0;  1 drivers
v0x60000209cd80_0 .net *"_ivl_17", 0 0, L_0x6000022acdc0;  1 drivers
v0x60000209ce10_0 .net *"_ivl_20", 0 0, L_0x6000038dc9a0;  1 drivers
v0x60000209cea0_0 .net *"_ivl_22", 0 0, L_0x6000038dca10;  1 drivers
v0x60000209cf30_0 .net *"_ivl_24", 0 0, L_0x6000038dca80;  1 drivers
v0x60000209cfc0_0 .net *"_ivl_25", 31 0, L_0x6000022ace60;  1 drivers
L_0x148090cf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000209d050_0 .net *"_ivl_28", 15 0, L_0x148090cf8;  1 drivers
L_0x148090d40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000209d0e0_0 .net/2u *"_ivl_29", 31 0, L_0x148090d40;  1 drivers
L_0x148090bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000209d170_0 .net *"_ivl_3", 0 0, L_0x148090bd8;  1 drivers
v0x60000209d200_0 .net *"_ivl_31", 0 0, L_0x6000022acf00;  1 drivers
L_0x148090c20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000209d290_0 .net/2u *"_ivl_4", 2 0, L_0x148090c20;  1 drivers
v0x60000209d320_0 .net *"_ivl_6", 0 0, L_0x6000022acbe0;  1 drivers
v0x60000209d3b0_0 .net "do_clear", 0 0, L_0x6000038dcaf0;  1 drivers
v0x60000209d440_0 .net "load_weight", 0 0, L_0x6000038dc930;  1 drivers
v0x60000209d4d0_0 .net "weight_in", 7 0, L_0x6000022acc80;  1 drivers
L_0x6000022acb40 .concat [ 2 1 0 0], v0x6000020bc360_0, L_0x148090bd8;
L_0x6000022acbe0 .cmp/eq 3, L_0x6000022acb40, L_0x148090c20;
L_0x6000022acd20 .cmp/eq 3, v0x60000208a130_0, L_0x148090c68;
L_0x6000022acdc0 .cmp/eq 3, v0x60000208a130_0, L_0x148090cb0;
L_0x6000022ace60 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148090cf8;
L_0x6000022acf00 .cmp/eq 32, L_0x6000022ace60, L_0x148090d40;
S_0x1601561e0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160156070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2900 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2940 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000209c000_0 .net *"_ivl_11", 0 0, L_0x6000022ad180;  1 drivers
v0x60000209c090_0 .net *"_ivl_12", 15 0, L_0x6000022ad220;  1 drivers
v0x60000209c120_0 .net/s *"_ivl_4", 15 0, L_0x6000022acfa0;  1 drivers
v0x60000209c1b0_0 .net/s *"_ivl_6", 15 0, L_0x6000022ad040;  1 drivers
v0x60000209c240_0 .net/s "a_signed", 7 0, v0x60000209c3f0_0;  1 drivers
v0x60000209c2d0_0 .net "act_in", 7 0, v0x600002092d90_0;  alias, 1 drivers
v0x60000209c360_0 .var "act_out", 7 0;
v0x60000209c3f0_0 .var "act_reg", 7 0;
v0x60000209c480_0 .net "clear_acc", 0 0, L_0x6000038dcaf0;  alias, 1 drivers
v0x60000209c510_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000209c5a0_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x60000209c630_0 .net "load_weight", 0 0, L_0x6000038dc930;  alias, 1 drivers
v0x60000209c6c0_0 .net/s "product", 15 0, L_0x6000022ad0e0;  1 drivers
v0x60000209c750_0 .net/s "product_ext", 31 0, L_0x6000022ad2c0;  1 drivers
v0x60000209c7e0_0 .net "psum_in", 31 0, L_0x148090950;  alias, 1 drivers
v0x60000209c870_0 .var "psum_out", 31 0;
v0x60000209c900_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000209c990_0 .net/s "w_signed", 7 0, v0x60000209cab0_0;  1 drivers
v0x60000209ca20_0 .net "weight_in", 7 0, L_0x6000022acc80;  alias, 1 drivers
v0x60000209cab0_0 .var "weight_reg", 7 0;
L_0x6000022acfa0 .extend/s 16, v0x60000209c3f0_0;
L_0x6000022ad040 .extend/s 16, v0x60000209cab0_0;
L_0x6000022ad0e0 .arith/mult 16, L_0x6000022acfa0, L_0x6000022ad040;
L_0x6000022ad180 .part L_0x6000022ad0e0, 15, 1;
LS_0x6000022ad220_0_0 .concat [ 1 1 1 1], L_0x6000022ad180, L_0x6000022ad180, L_0x6000022ad180, L_0x6000022ad180;
LS_0x6000022ad220_0_4 .concat [ 1 1 1 1], L_0x6000022ad180, L_0x6000022ad180, L_0x6000022ad180, L_0x6000022ad180;
LS_0x6000022ad220_0_8 .concat [ 1 1 1 1], L_0x6000022ad180, L_0x6000022ad180, L_0x6000022ad180, L_0x6000022ad180;
LS_0x6000022ad220_0_12 .concat [ 1 1 1 1], L_0x6000022ad180, L_0x6000022ad180, L_0x6000022ad180, L_0x6000022ad180;
L_0x6000022ad220 .concat [ 4 4 4 4], LS_0x6000022ad220_0_0, LS_0x6000022ad220_0_4, LS_0x6000022ad220_0_8, LS_0x6000022ad220_0_12;
L_0x6000022ad2c0 .concat [ 16 16 0 0], L_0x6000022ad0e0, L_0x6000022ad220;
S_0x160156350 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x160155c20;
 .timescale 0 0;
P_0x6000009e6c80 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038dcc40 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022ad400, C4<1>, C4<1>;
L_0x6000038dccb0 .functor AND 1, L_0x6000022ad5e0, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038dcd20 .functor OR 1, L_0x6000022ad540, L_0x6000038dccb0, C4<0>, C4<0>;
L_0x6000038dcd90 .functor AND 1, L_0x148092840, L_0x6000038dcd20, C4<1>, C4<1>;
L_0x6000038dce00 .functor AND 1, L_0x6000038dcd90, L_0x6000022ad720, C4<1>, C4<1>;
v0x60000209e0a0_0 .net *"_ivl_0", 3 0, L_0x6000022ad360;  1 drivers
L_0x148090e18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000209e130_0 .net/2u *"_ivl_11", 2 0, L_0x148090e18;  1 drivers
v0x60000209e1c0_0 .net *"_ivl_13", 0 0, L_0x6000022ad540;  1 drivers
L_0x148090e60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000209e250_0 .net/2u *"_ivl_15", 2 0, L_0x148090e60;  1 drivers
v0x60000209e2e0_0 .net *"_ivl_17", 0 0, L_0x6000022ad5e0;  1 drivers
v0x60000209e370_0 .net *"_ivl_20", 0 0, L_0x6000038dccb0;  1 drivers
v0x60000209e400_0 .net *"_ivl_22", 0 0, L_0x6000038dcd20;  1 drivers
v0x60000209e490_0 .net *"_ivl_24", 0 0, L_0x6000038dcd90;  1 drivers
v0x60000209e520_0 .net *"_ivl_25", 31 0, L_0x6000022ad680;  1 drivers
L_0x148090ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000209e5b0_0 .net *"_ivl_28", 15 0, L_0x148090ea8;  1 drivers
L_0x148090ef0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000209e640_0 .net/2u *"_ivl_29", 31 0, L_0x148090ef0;  1 drivers
L_0x148090d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000209e6d0_0 .net *"_ivl_3", 1 0, L_0x148090d88;  1 drivers
v0x60000209e760_0 .net *"_ivl_31", 0 0, L_0x6000022ad720;  1 drivers
L_0x148090dd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000209e7f0_0 .net/2u *"_ivl_4", 3 0, L_0x148090dd0;  1 drivers
v0x60000209e880_0 .net *"_ivl_6", 0 0, L_0x6000022ad400;  1 drivers
v0x60000209e910_0 .net "do_clear", 0 0, L_0x6000038dce00;  1 drivers
v0x60000209e9a0_0 .net "load_weight", 0 0, L_0x6000038dcc40;  1 drivers
v0x60000209ea30_0 .net "weight_in", 7 0, L_0x6000022ad4a0;  1 drivers
L_0x6000022ad360 .concat [ 2 2 0 0], v0x6000020bc360_0, L_0x148090d88;
L_0x6000022ad400 .cmp/eq 4, L_0x6000022ad360, L_0x148090dd0;
L_0x6000022ad540 .cmp/eq 3, v0x60000208a130_0, L_0x148090e18;
L_0x6000022ad5e0 .cmp/eq 3, v0x60000208a130_0, L_0x148090e60;
L_0x6000022ad680 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148090ea8;
L_0x6000022ad720 .cmp/eq 32, L_0x6000022ad680, L_0x148090ef0;
S_0x1601564c0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160156350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2980 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de29c0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000209d560_0 .net *"_ivl_11", 0 0, L_0x6000022ad9a0;  1 drivers
v0x60000209d5f0_0 .net *"_ivl_12", 15 0, L_0x6000022ada40;  1 drivers
v0x60000209d680_0 .net/s *"_ivl_4", 15 0, L_0x6000022ad7c0;  1 drivers
v0x60000209d710_0 .net/s *"_ivl_6", 15 0, L_0x6000022ad860;  1 drivers
v0x60000209d7a0_0 .net/s "a_signed", 7 0, v0x60000209d950_0;  1 drivers
v0x60000209d830_0 .net "act_in", 7 0, v0x60000209c360_0;  alias, 1 drivers
v0x60000209d8c0_0 .var "act_out", 7 0;
v0x60000209d950_0 .var "act_reg", 7 0;
v0x60000209d9e0_0 .net "clear_acc", 0 0, L_0x6000038dce00;  alias, 1 drivers
v0x60000209da70_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000209db00_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x60000209db90_0 .net "load_weight", 0 0, L_0x6000038dcc40;  alias, 1 drivers
v0x60000209dc20_0 .net/s "product", 15 0, L_0x6000022ad900;  1 drivers
v0x60000209dcb0_0 .net/s "product_ext", 31 0, L_0x6000022adae0;  1 drivers
v0x60000209dd40_0 .net "psum_in", 31 0, L_0x148090998;  alias, 1 drivers
v0x60000209ddd0_0 .var "psum_out", 31 0;
v0x60000209de60_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000209def0_0 .net/s "w_signed", 7 0, v0x60000209e010_0;  1 drivers
v0x60000209df80_0 .net "weight_in", 7 0, L_0x6000022ad4a0;  alias, 1 drivers
v0x60000209e010_0 .var "weight_reg", 7 0;
L_0x6000022ad7c0 .extend/s 16, v0x60000209d950_0;
L_0x6000022ad860 .extend/s 16, v0x60000209e010_0;
L_0x6000022ad900 .arith/mult 16, L_0x6000022ad7c0, L_0x6000022ad860;
L_0x6000022ad9a0 .part L_0x6000022ad900, 15, 1;
LS_0x6000022ada40_0_0 .concat [ 1 1 1 1], L_0x6000022ad9a0, L_0x6000022ad9a0, L_0x6000022ad9a0, L_0x6000022ad9a0;
LS_0x6000022ada40_0_4 .concat [ 1 1 1 1], L_0x6000022ad9a0, L_0x6000022ad9a0, L_0x6000022ad9a0, L_0x6000022ad9a0;
LS_0x6000022ada40_0_8 .concat [ 1 1 1 1], L_0x6000022ad9a0, L_0x6000022ad9a0, L_0x6000022ad9a0, L_0x6000022ad9a0;
LS_0x6000022ada40_0_12 .concat [ 1 1 1 1], L_0x6000022ad9a0, L_0x6000022ad9a0, L_0x6000022ad9a0, L_0x6000022ad9a0;
L_0x6000022ada40 .concat [ 4 4 4 4], LS_0x6000022ada40_0_0, LS_0x6000022ada40_0_4, LS_0x6000022ada40_0_8, LS_0x6000022ada40_0_12;
L_0x6000022adae0 .concat [ 16 16 0 0], L_0x6000022ad900, L_0x6000022ada40;
S_0x160156630 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x160155c20;
 .timescale 0 0;
P_0x6000009e6dc0 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038dcf50 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022adc20, C4<1>, C4<1>;
L_0x6000038dcfc0 .functor AND 1, L_0x6000022ade00, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038dd030 .functor OR 1, L_0x6000022add60, L_0x6000038dcfc0, C4<0>, C4<0>;
L_0x6000038dd0a0 .functor AND 1, L_0x148092840, L_0x6000038dd030, C4<1>, C4<1>;
L_0x6000038dd110 .functor AND 1, L_0x6000038dd0a0, L_0x6000022adf40, C4<1>, C4<1>;
v0x60000209f600_0 .net *"_ivl_0", 3 0, L_0x6000022adb80;  1 drivers
L_0x148090fc8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000209f690_0 .net/2u *"_ivl_11", 2 0, L_0x148090fc8;  1 drivers
v0x60000209f720_0 .net *"_ivl_13", 0 0, L_0x6000022add60;  1 drivers
L_0x148091010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000209f7b0_0 .net/2u *"_ivl_15", 2 0, L_0x148091010;  1 drivers
v0x60000209f840_0 .net *"_ivl_17", 0 0, L_0x6000022ade00;  1 drivers
v0x60000209f8d0_0 .net *"_ivl_20", 0 0, L_0x6000038dcfc0;  1 drivers
v0x60000209f960_0 .net *"_ivl_22", 0 0, L_0x6000038dd030;  1 drivers
v0x60000209f9f0_0 .net *"_ivl_24", 0 0, L_0x6000038dd0a0;  1 drivers
v0x60000209fa80_0 .net *"_ivl_25", 31 0, L_0x6000022adea0;  1 drivers
L_0x148091058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000209fb10_0 .net *"_ivl_28", 15 0, L_0x148091058;  1 drivers
L_0x1480910a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000209fba0_0 .net/2u *"_ivl_29", 31 0, L_0x1480910a0;  1 drivers
L_0x148090f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000209fc30_0 .net *"_ivl_3", 1 0, L_0x148090f38;  1 drivers
v0x60000209fcc0_0 .net *"_ivl_31", 0 0, L_0x6000022adf40;  1 drivers
L_0x148090f80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000209fd50_0 .net/2u *"_ivl_4", 3 0, L_0x148090f80;  1 drivers
v0x60000209fde0_0 .net *"_ivl_6", 0 0, L_0x6000022adc20;  1 drivers
v0x60000209fe70_0 .net "do_clear", 0 0, L_0x6000038dd110;  1 drivers
v0x60000209ff00_0 .net "load_weight", 0 0, L_0x6000038dcf50;  1 drivers
v0x600002098000_0 .net "weight_in", 7 0, L_0x6000022adcc0;  1 drivers
L_0x6000022adb80 .concat [ 2 2 0 0], v0x6000020bc360_0, L_0x148090f38;
L_0x6000022adc20 .cmp/eq 4, L_0x6000022adb80, L_0x148090f80;
L_0x6000022add60 .cmp/eq 3, v0x60000208a130_0, L_0x148090fc8;
L_0x6000022ade00 .cmp/eq 3, v0x60000208a130_0, L_0x148091010;
L_0x6000022adea0 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148091058;
L_0x6000022adf40 .cmp/eq 32, L_0x6000022adea0, L_0x1480910a0;
S_0x1601567a0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160156630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2a00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2a40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000209eac0_0 .net *"_ivl_11", 0 0, L_0x6000022ae1c0;  1 drivers
v0x60000209eb50_0 .net *"_ivl_12", 15 0, L_0x6000022ae260;  1 drivers
v0x60000209ebe0_0 .net/s *"_ivl_4", 15 0, L_0x6000022adfe0;  1 drivers
v0x60000209ec70_0 .net/s *"_ivl_6", 15 0, L_0x6000022ae080;  1 drivers
v0x60000209ed00_0 .net/s "a_signed", 7 0, v0x60000209eeb0_0;  1 drivers
v0x60000209ed90_0 .net "act_in", 7 0, v0x60000209d8c0_0;  alias, 1 drivers
v0x60000209ee20_0 .var "act_out", 7 0;
v0x60000209eeb0_0 .var "act_reg", 7 0;
v0x60000209ef40_0 .net "clear_acc", 0 0, L_0x6000038dd110;  alias, 1 drivers
v0x60000209efd0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000209f060_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x60000209f0f0_0 .net "load_weight", 0 0, L_0x6000038dcf50;  alias, 1 drivers
v0x60000209f180_0 .net/s "product", 15 0, L_0x6000022ae120;  1 drivers
v0x60000209f210_0 .net/s "product_ext", 31 0, L_0x6000022ae300;  1 drivers
v0x60000209f2a0_0 .net "psum_in", 31 0, L_0x1480909e0;  alias, 1 drivers
v0x60000209f330_0 .var "psum_out", 31 0;
v0x60000209f3c0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000209f450_0 .net/s "w_signed", 7 0, v0x60000209f570_0;  1 drivers
v0x60000209f4e0_0 .net "weight_in", 7 0, L_0x6000022adcc0;  alias, 1 drivers
v0x60000209f570_0 .var "weight_reg", 7 0;
L_0x6000022adfe0 .extend/s 16, v0x60000209eeb0_0;
L_0x6000022ae080 .extend/s 16, v0x60000209f570_0;
L_0x6000022ae120 .arith/mult 16, L_0x6000022adfe0, L_0x6000022ae080;
L_0x6000022ae1c0 .part L_0x6000022ae120, 15, 1;
LS_0x6000022ae260_0_0 .concat [ 1 1 1 1], L_0x6000022ae1c0, L_0x6000022ae1c0, L_0x6000022ae1c0, L_0x6000022ae1c0;
LS_0x6000022ae260_0_4 .concat [ 1 1 1 1], L_0x6000022ae1c0, L_0x6000022ae1c0, L_0x6000022ae1c0, L_0x6000022ae1c0;
LS_0x6000022ae260_0_8 .concat [ 1 1 1 1], L_0x6000022ae1c0, L_0x6000022ae1c0, L_0x6000022ae1c0, L_0x6000022ae1c0;
LS_0x6000022ae260_0_12 .concat [ 1 1 1 1], L_0x6000022ae1c0, L_0x6000022ae1c0, L_0x6000022ae1c0, L_0x6000022ae1c0;
L_0x6000022ae260 .concat [ 4 4 4 4], LS_0x6000022ae260_0_0, LS_0x6000022ae260_0_4, LS_0x6000022ae260_0_8, LS_0x6000022ae260_0_12;
L_0x6000022ae300 .concat [ 16 16 0 0], L_0x6000022ae120, L_0x6000022ae260;
S_0x160156910 .scope generate, "pe_row[1]" "pe_row[1]" 10 213, 10 213 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e6ec0 .param/l "row" 1 10 213, +C4<01>;
S_0x160156a80 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x160156910;
 .timescale 0 0;
P_0x6000009e6f40 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038dd260 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022ae440, C4<1>, C4<1>;
L_0x6000038dd340 .functor AND 1, L_0x6000022ae620, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038dd3b0 .functor OR 1, L_0x6000022ae580, L_0x6000038dd340, C4<0>, C4<0>;
L_0x6000038dd420 .functor AND 1, L_0x148092840, L_0x6000038dd3b0, C4<1>, C4<1>;
L_0x6000038dd490 .functor AND 1, L_0x6000038dd420, L_0x6000022ae760, C4<1>, C4<1>;
v0x600002098bd0_0 .net *"_ivl_0", 2 0, L_0x6000022ae3a0;  1 drivers
L_0x148091178 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002098c60_0 .net/2u *"_ivl_11", 2 0, L_0x148091178;  1 drivers
v0x600002098cf0_0 .net *"_ivl_13", 0 0, L_0x6000022ae580;  1 drivers
L_0x1480911c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002098d80_0 .net/2u *"_ivl_15", 2 0, L_0x1480911c0;  1 drivers
v0x600002098e10_0 .net *"_ivl_17", 0 0, L_0x6000022ae620;  1 drivers
v0x600002098ea0_0 .net *"_ivl_20", 0 0, L_0x6000038dd340;  1 drivers
v0x600002098f30_0 .net *"_ivl_22", 0 0, L_0x6000038dd3b0;  1 drivers
v0x600002098fc0_0 .net *"_ivl_24", 0 0, L_0x6000038dd420;  1 drivers
v0x600002099050_0 .net *"_ivl_25", 31 0, L_0x6000022ae6c0;  1 drivers
L_0x148091208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020990e0_0 .net *"_ivl_28", 15 0, L_0x148091208;  1 drivers
L_0x148091250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002099170_0 .net/2u *"_ivl_29", 31 0, L_0x148091250;  1 drivers
L_0x1480910e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002099200_0 .net *"_ivl_3", 0 0, L_0x1480910e8;  1 drivers
v0x600002099290_0 .net *"_ivl_31", 0 0, L_0x6000022ae760;  1 drivers
L_0x148091130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002099320_0 .net/2u *"_ivl_4", 2 0, L_0x148091130;  1 drivers
v0x6000020993b0_0 .net *"_ivl_6", 0 0, L_0x6000022ae440;  1 drivers
v0x600002099440_0 .net "do_clear", 0 0, L_0x6000038dd490;  1 drivers
v0x6000020994d0_0 .net "load_weight", 0 0, L_0x6000038dd260;  1 drivers
v0x600002099560_0 .net "weight_in", 7 0, L_0x6000022ae4e0;  1 drivers
L_0x6000022ae3a0 .concat [ 2 1 0 0], v0x6000020bc360_0, L_0x1480910e8;
L_0x6000022ae440 .cmp/eq 3, L_0x6000022ae3a0, L_0x148091130;
L_0x6000022ae580 .cmp/eq 3, v0x60000208a130_0, L_0x148091178;
L_0x6000022ae620 .cmp/eq 3, v0x60000208a130_0, L_0x1480911c0;
L_0x6000022ae6c0 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148091208;
L_0x6000022ae760 .cmp/eq 32, L_0x6000022ae6c0, L_0x148091250;
S_0x160156bf0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160156a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2a80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2ac0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002098090_0 .net *"_ivl_11", 0 0, L_0x6000022ae9e0;  1 drivers
v0x600002098120_0 .net *"_ivl_12", 15 0, L_0x6000022aea80;  1 drivers
v0x6000020981b0_0 .net/s *"_ivl_4", 15 0, L_0x6000022ae800;  1 drivers
v0x600002098240_0 .net/s *"_ivl_6", 15 0, L_0x6000022ae8a0;  1 drivers
v0x6000020982d0_0 .net/s "a_signed", 7 0, v0x600002098480_0;  1 drivers
v0x600002098360_0 .net "act_in", 7 0, L_0x6000038dc4d0;  alias, 1 drivers
v0x6000020983f0_0 .var "act_out", 7 0;
v0x600002098480_0 .var "act_reg", 7 0;
v0x600002098510_0 .net "clear_acc", 0 0, L_0x6000038dd490;  alias, 1 drivers
v0x6000020985a0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002098630_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x6000020986c0_0 .net "load_weight", 0 0, L_0x6000038dd260;  alias, 1 drivers
v0x600002098750_0 .net/s "product", 15 0, L_0x6000022ae940;  1 drivers
v0x6000020987e0_0 .net/s "product_ext", 31 0, L_0x6000022aeb20;  1 drivers
v0x600002098870_0 .net "psum_in", 31 0, v0x6000020932a0_0;  alias, 1 drivers
v0x600002098900_0 .var "psum_out", 31 0;
v0x600002098990_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002098a20_0 .net/s "w_signed", 7 0, v0x600002098b40_0;  1 drivers
v0x600002098ab0_0 .net "weight_in", 7 0, L_0x6000022ae4e0;  alias, 1 drivers
v0x600002098b40_0 .var "weight_reg", 7 0;
L_0x6000022ae800 .extend/s 16, v0x600002098480_0;
L_0x6000022ae8a0 .extend/s 16, v0x600002098b40_0;
L_0x6000022ae940 .arith/mult 16, L_0x6000022ae800, L_0x6000022ae8a0;
L_0x6000022ae9e0 .part L_0x6000022ae940, 15, 1;
LS_0x6000022aea80_0_0 .concat [ 1 1 1 1], L_0x6000022ae9e0, L_0x6000022ae9e0, L_0x6000022ae9e0, L_0x6000022ae9e0;
LS_0x6000022aea80_0_4 .concat [ 1 1 1 1], L_0x6000022ae9e0, L_0x6000022ae9e0, L_0x6000022ae9e0, L_0x6000022ae9e0;
LS_0x6000022aea80_0_8 .concat [ 1 1 1 1], L_0x6000022ae9e0, L_0x6000022ae9e0, L_0x6000022ae9e0, L_0x6000022ae9e0;
LS_0x6000022aea80_0_12 .concat [ 1 1 1 1], L_0x6000022ae9e0, L_0x6000022ae9e0, L_0x6000022ae9e0, L_0x6000022ae9e0;
L_0x6000022aea80 .concat [ 4 4 4 4], LS_0x6000022aea80_0_0, LS_0x6000022aea80_0_4, LS_0x6000022aea80_0_8, LS_0x6000022aea80_0_12;
L_0x6000022aeb20 .concat [ 16 16 0 0], L_0x6000022ae940, L_0x6000022aea80;
S_0x160156d60 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x160156910;
 .timescale 0 0;
P_0x6000009e6d80 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038dd5e0 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022aec60, C4<1>, C4<1>;
L_0x6000038dd650 .functor AND 1, L_0x6000022aee40, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038dd6c0 .functor OR 1, L_0x6000022aeda0, L_0x6000038dd650, C4<0>, C4<0>;
L_0x6000038dd730 .functor AND 1, L_0x148092840, L_0x6000038dd6c0, C4<1>, C4<1>;
L_0x6000038dd7a0 .functor AND 1, L_0x6000038dd730, L_0x6000022aef80, C4<1>, C4<1>;
v0x60000209a130_0 .net *"_ivl_0", 2 0, L_0x6000022aebc0;  1 drivers
L_0x148091328 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000209a1c0_0 .net/2u *"_ivl_11", 2 0, L_0x148091328;  1 drivers
v0x60000209a250_0 .net *"_ivl_13", 0 0, L_0x6000022aeda0;  1 drivers
L_0x148091370 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000209a2e0_0 .net/2u *"_ivl_15", 2 0, L_0x148091370;  1 drivers
v0x60000209a370_0 .net *"_ivl_17", 0 0, L_0x6000022aee40;  1 drivers
v0x60000209a400_0 .net *"_ivl_20", 0 0, L_0x6000038dd650;  1 drivers
v0x60000209a490_0 .net *"_ivl_22", 0 0, L_0x6000038dd6c0;  1 drivers
v0x60000209a520_0 .net *"_ivl_24", 0 0, L_0x6000038dd730;  1 drivers
v0x60000209a5b0_0 .net *"_ivl_25", 31 0, L_0x6000022aeee0;  1 drivers
L_0x1480913b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000209a640_0 .net *"_ivl_28", 15 0, L_0x1480913b8;  1 drivers
L_0x148091400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000209a6d0_0 .net/2u *"_ivl_29", 31 0, L_0x148091400;  1 drivers
L_0x148091298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000209a760_0 .net *"_ivl_3", 0 0, L_0x148091298;  1 drivers
v0x60000209a7f0_0 .net *"_ivl_31", 0 0, L_0x6000022aef80;  1 drivers
L_0x1480912e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000209a880_0 .net/2u *"_ivl_4", 2 0, L_0x1480912e0;  1 drivers
v0x60000209a910_0 .net *"_ivl_6", 0 0, L_0x6000022aec60;  1 drivers
v0x60000209a9a0_0 .net "do_clear", 0 0, L_0x6000038dd7a0;  1 drivers
v0x60000209aa30_0 .net "load_weight", 0 0, L_0x6000038dd5e0;  1 drivers
v0x60000209aac0_0 .net "weight_in", 7 0, L_0x6000022aed00;  1 drivers
L_0x6000022aebc0 .concat [ 2 1 0 0], v0x6000020bc360_0, L_0x148091298;
L_0x6000022aec60 .cmp/eq 3, L_0x6000022aebc0, L_0x1480912e0;
L_0x6000022aeda0 .cmp/eq 3, v0x60000208a130_0, L_0x148091328;
L_0x6000022aee40 .cmp/eq 3, v0x60000208a130_0, L_0x148091370;
L_0x6000022aeee0 .concat [ 16 16 0 0], v0x600002089830_0, L_0x1480913b8;
L_0x6000022aef80 .cmp/eq 32, L_0x6000022aeee0, L_0x148091400;
S_0x160156ed0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160156d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2b00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2b40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000020995f0_0 .net *"_ivl_11", 0 0, L_0x6000022af200;  1 drivers
v0x600002099680_0 .net *"_ivl_12", 15 0, L_0x6000022af2a0;  1 drivers
v0x600002099710_0 .net/s *"_ivl_4", 15 0, L_0x6000022af020;  1 drivers
v0x6000020997a0_0 .net/s *"_ivl_6", 15 0, L_0x6000022af0c0;  1 drivers
v0x600002099830_0 .net/s "a_signed", 7 0, v0x6000020999e0_0;  1 drivers
v0x6000020998c0_0 .net "act_in", 7 0, v0x6000020983f0_0;  alias, 1 drivers
v0x600002099950_0 .var "act_out", 7 0;
v0x6000020999e0_0 .var "act_reg", 7 0;
v0x600002099a70_0 .net "clear_acc", 0 0, L_0x6000038dd7a0;  alias, 1 drivers
v0x600002099b00_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002099b90_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x600002099c20_0 .net "load_weight", 0 0, L_0x6000038dd5e0;  alias, 1 drivers
v0x600002099cb0_0 .net/s "product", 15 0, L_0x6000022af160;  1 drivers
v0x600002099d40_0 .net/s "product_ext", 31 0, L_0x6000022af340;  1 drivers
v0x600002099dd0_0 .net "psum_in", 31 0, v0x60000209c870_0;  alias, 1 drivers
v0x600002099e60_0 .var "psum_out", 31 0;
v0x600002099ef0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002099f80_0 .net/s "w_signed", 7 0, v0x60000209a0a0_0;  1 drivers
v0x60000209a010_0 .net "weight_in", 7 0, L_0x6000022aed00;  alias, 1 drivers
v0x60000209a0a0_0 .var "weight_reg", 7 0;
L_0x6000022af020 .extend/s 16, v0x6000020999e0_0;
L_0x6000022af0c0 .extend/s 16, v0x60000209a0a0_0;
L_0x6000022af160 .arith/mult 16, L_0x6000022af020, L_0x6000022af0c0;
L_0x6000022af200 .part L_0x6000022af160, 15, 1;
LS_0x6000022af2a0_0_0 .concat [ 1 1 1 1], L_0x6000022af200, L_0x6000022af200, L_0x6000022af200, L_0x6000022af200;
LS_0x6000022af2a0_0_4 .concat [ 1 1 1 1], L_0x6000022af200, L_0x6000022af200, L_0x6000022af200, L_0x6000022af200;
LS_0x6000022af2a0_0_8 .concat [ 1 1 1 1], L_0x6000022af200, L_0x6000022af200, L_0x6000022af200, L_0x6000022af200;
LS_0x6000022af2a0_0_12 .concat [ 1 1 1 1], L_0x6000022af200, L_0x6000022af200, L_0x6000022af200, L_0x6000022af200;
L_0x6000022af2a0 .concat [ 4 4 4 4], LS_0x6000022af2a0_0_0, LS_0x6000022af2a0_0_4, LS_0x6000022af2a0_0_8, LS_0x6000022af2a0_0_12;
L_0x6000022af340 .concat [ 16 16 0 0], L_0x6000022af160, L_0x6000022af2a0;
S_0x160157040 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x160156910;
 .timescale 0 0;
P_0x6000009e7100 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038dd8f0 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022af480, C4<1>, C4<1>;
L_0x6000038dd2d0 .functor AND 1, L_0x6000022af660, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038dd960 .functor OR 1, L_0x6000022af5c0, L_0x6000038dd2d0, C4<0>, C4<0>;
L_0x6000038dd9d0 .functor AND 1, L_0x148092840, L_0x6000038dd960, C4<1>, C4<1>;
L_0x6000038dda40 .functor AND 1, L_0x6000038dd9d0, L_0x6000022af7a0, C4<1>, C4<1>;
v0x60000209b690_0 .net *"_ivl_0", 3 0, L_0x6000022af3e0;  1 drivers
L_0x1480914d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000209b720_0 .net/2u *"_ivl_11", 2 0, L_0x1480914d8;  1 drivers
v0x60000209b7b0_0 .net *"_ivl_13", 0 0, L_0x6000022af5c0;  1 drivers
L_0x148091520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000209b840_0 .net/2u *"_ivl_15", 2 0, L_0x148091520;  1 drivers
v0x60000209b8d0_0 .net *"_ivl_17", 0 0, L_0x6000022af660;  1 drivers
v0x60000209b960_0 .net *"_ivl_20", 0 0, L_0x6000038dd2d0;  1 drivers
v0x60000209b9f0_0 .net *"_ivl_22", 0 0, L_0x6000038dd960;  1 drivers
v0x60000209ba80_0 .net *"_ivl_24", 0 0, L_0x6000038dd9d0;  1 drivers
v0x60000209bb10_0 .net *"_ivl_25", 31 0, L_0x6000022af700;  1 drivers
L_0x148091568 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000209bba0_0 .net *"_ivl_28", 15 0, L_0x148091568;  1 drivers
L_0x1480915b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000209bc30_0 .net/2u *"_ivl_29", 31 0, L_0x1480915b0;  1 drivers
L_0x148091448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000209bcc0_0 .net *"_ivl_3", 1 0, L_0x148091448;  1 drivers
v0x60000209bd50_0 .net *"_ivl_31", 0 0, L_0x6000022af7a0;  1 drivers
L_0x148091490 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000209bde0_0 .net/2u *"_ivl_4", 3 0, L_0x148091490;  1 drivers
v0x60000209be70_0 .net *"_ivl_6", 0 0, L_0x6000022af480;  1 drivers
v0x60000209bf00_0 .net "do_clear", 0 0, L_0x6000038dda40;  1 drivers
v0x600002084000_0 .net "load_weight", 0 0, L_0x6000038dd8f0;  1 drivers
v0x600002084090_0 .net "weight_in", 7 0, L_0x6000022af520;  1 drivers
L_0x6000022af3e0 .concat [ 2 2 0 0], v0x6000020bc360_0, L_0x148091448;
L_0x6000022af480 .cmp/eq 4, L_0x6000022af3e0, L_0x148091490;
L_0x6000022af5c0 .cmp/eq 3, v0x60000208a130_0, L_0x1480914d8;
L_0x6000022af660 .cmp/eq 3, v0x60000208a130_0, L_0x148091520;
L_0x6000022af700 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148091568;
L_0x6000022af7a0 .cmp/eq 32, L_0x6000022af700, L_0x1480915b0;
S_0x1601571b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160157040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2c00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2c40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000209ab50_0 .net *"_ivl_11", 0 0, L_0x6000022afa20;  1 drivers
v0x60000209abe0_0 .net *"_ivl_12", 15 0, L_0x6000022afac0;  1 drivers
v0x60000209ac70_0 .net/s *"_ivl_4", 15 0, L_0x6000022af840;  1 drivers
v0x60000209ad00_0 .net/s *"_ivl_6", 15 0, L_0x6000022af8e0;  1 drivers
v0x60000209ad90_0 .net/s "a_signed", 7 0, v0x60000209af40_0;  1 drivers
v0x60000209ae20_0 .net "act_in", 7 0, v0x600002099950_0;  alias, 1 drivers
v0x60000209aeb0_0 .var "act_out", 7 0;
v0x60000209af40_0 .var "act_reg", 7 0;
v0x60000209afd0_0 .net "clear_acc", 0 0, L_0x6000038dda40;  alias, 1 drivers
v0x60000209b060_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000209b0f0_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x60000209b180_0 .net "load_weight", 0 0, L_0x6000038dd8f0;  alias, 1 drivers
v0x60000209b210_0 .net/s "product", 15 0, L_0x6000022af980;  1 drivers
v0x60000209b2a0_0 .net/s "product_ext", 31 0, L_0x6000022afb60;  1 drivers
v0x60000209b330_0 .net "psum_in", 31 0, v0x60000209ddd0_0;  alias, 1 drivers
v0x60000209b3c0_0 .var "psum_out", 31 0;
v0x60000209b450_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000209b4e0_0 .net/s "w_signed", 7 0, v0x60000209b600_0;  1 drivers
v0x60000209b570_0 .net "weight_in", 7 0, L_0x6000022af520;  alias, 1 drivers
v0x60000209b600_0 .var "weight_reg", 7 0;
L_0x6000022af840 .extend/s 16, v0x60000209af40_0;
L_0x6000022af8e0 .extend/s 16, v0x60000209b600_0;
L_0x6000022af980 .arith/mult 16, L_0x6000022af840, L_0x6000022af8e0;
L_0x6000022afa20 .part L_0x6000022af980, 15, 1;
LS_0x6000022afac0_0_0 .concat [ 1 1 1 1], L_0x6000022afa20, L_0x6000022afa20, L_0x6000022afa20, L_0x6000022afa20;
LS_0x6000022afac0_0_4 .concat [ 1 1 1 1], L_0x6000022afa20, L_0x6000022afa20, L_0x6000022afa20, L_0x6000022afa20;
LS_0x6000022afac0_0_8 .concat [ 1 1 1 1], L_0x6000022afa20, L_0x6000022afa20, L_0x6000022afa20, L_0x6000022afa20;
LS_0x6000022afac0_0_12 .concat [ 1 1 1 1], L_0x6000022afa20, L_0x6000022afa20, L_0x6000022afa20, L_0x6000022afa20;
L_0x6000022afac0 .concat [ 4 4 4 4], LS_0x6000022afac0_0_0, LS_0x6000022afac0_0_4, LS_0x6000022afac0_0_8, LS_0x6000022afac0_0_12;
L_0x6000022afb60 .concat [ 16 16 0 0], L_0x6000022af980, L_0x6000022afac0;
S_0x160157320 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x160156910;
 .timescale 0 0;
P_0x6000009e7200 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038ddb90 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022afca0, C4<1>, C4<1>;
L_0x6000038ddc00 .functor AND 1, L_0x6000022afe80, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038ddc70 .functor OR 1, L_0x6000022afde0, L_0x6000038ddc00, C4<0>, C4<0>;
L_0x6000038ddce0 .functor AND 1, L_0x148092840, L_0x6000038ddc70, C4<1>, C4<1>;
L_0x6000038ddd50 .functor AND 1, L_0x6000038ddce0, L_0x6000022a8000, C4<1>, C4<1>;
v0x600002084c60_0 .net *"_ivl_0", 3 0, L_0x6000022afc00;  1 drivers
L_0x148091688 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002084cf0_0 .net/2u *"_ivl_11", 2 0, L_0x148091688;  1 drivers
v0x600002084d80_0 .net *"_ivl_13", 0 0, L_0x6000022afde0;  1 drivers
L_0x1480916d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002084e10_0 .net/2u *"_ivl_15", 2 0, L_0x1480916d0;  1 drivers
v0x600002084ea0_0 .net *"_ivl_17", 0 0, L_0x6000022afe80;  1 drivers
v0x600002084f30_0 .net *"_ivl_20", 0 0, L_0x6000038ddc00;  1 drivers
v0x600002084fc0_0 .net *"_ivl_22", 0 0, L_0x6000038ddc70;  1 drivers
v0x600002085050_0 .net *"_ivl_24", 0 0, L_0x6000038ddce0;  1 drivers
v0x6000020850e0_0 .net *"_ivl_25", 31 0, L_0x6000022aff20;  1 drivers
L_0x148091718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002085170_0 .net *"_ivl_28", 15 0, L_0x148091718;  1 drivers
L_0x148091760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002085200_0 .net/2u *"_ivl_29", 31 0, L_0x148091760;  1 drivers
L_0x1480915f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002085290_0 .net *"_ivl_3", 1 0, L_0x1480915f8;  1 drivers
v0x600002085320_0 .net *"_ivl_31", 0 0, L_0x6000022a8000;  1 drivers
L_0x148091640 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000020853b0_0 .net/2u *"_ivl_4", 3 0, L_0x148091640;  1 drivers
v0x600002085440_0 .net *"_ivl_6", 0 0, L_0x6000022afca0;  1 drivers
v0x6000020854d0_0 .net "do_clear", 0 0, L_0x6000038ddd50;  1 drivers
v0x600002085560_0 .net "load_weight", 0 0, L_0x6000038ddb90;  1 drivers
v0x6000020855f0_0 .net "weight_in", 7 0, L_0x6000022afd40;  1 drivers
L_0x6000022afc00 .concat [ 2 2 0 0], v0x6000020bc360_0, L_0x1480915f8;
L_0x6000022afca0 .cmp/eq 4, L_0x6000022afc00, L_0x148091640;
L_0x6000022afde0 .cmp/eq 3, v0x60000208a130_0, L_0x148091688;
L_0x6000022afe80 .cmp/eq 3, v0x60000208a130_0, L_0x1480916d0;
L_0x6000022aff20 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148091718;
L_0x6000022a8000 .cmp/eq 32, L_0x6000022aff20, L_0x148091760;
S_0x160157490 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160157320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2c80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2cc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002084120_0 .net *"_ivl_11", 0 0, L_0x6000022a8280;  1 drivers
v0x6000020841b0_0 .net *"_ivl_12", 15 0, L_0x6000022a8320;  1 drivers
v0x600002084240_0 .net/s *"_ivl_4", 15 0, L_0x6000022a80a0;  1 drivers
v0x6000020842d0_0 .net/s *"_ivl_6", 15 0, L_0x6000022a8140;  1 drivers
v0x600002084360_0 .net/s "a_signed", 7 0, v0x600002084510_0;  1 drivers
v0x6000020843f0_0 .net "act_in", 7 0, v0x60000209aeb0_0;  alias, 1 drivers
v0x600002084480_0 .var "act_out", 7 0;
v0x600002084510_0 .var "act_reg", 7 0;
v0x6000020845a0_0 .net "clear_acc", 0 0, L_0x6000038ddd50;  alias, 1 drivers
v0x600002084630_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000020846c0_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x600002084750_0 .net "load_weight", 0 0, L_0x6000038ddb90;  alias, 1 drivers
v0x6000020847e0_0 .net/s "product", 15 0, L_0x6000022a81e0;  1 drivers
v0x600002084870_0 .net/s "product_ext", 31 0, L_0x6000022a83c0;  1 drivers
v0x600002084900_0 .net "psum_in", 31 0, v0x60000209f330_0;  alias, 1 drivers
v0x600002084990_0 .var "psum_out", 31 0;
v0x600002084a20_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002084ab0_0 .net/s "w_signed", 7 0, v0x600002084bd0_0;  1 drivers
v0x600002084b40_0 .net "weight_in", 7 0, L_0x6000022afd40;  alias, 1 drivers
v0x600002084bd0_0 .var "weight_reg", 7 0;
L_0x6000022a80a0 .extend/s 16, v0x600002084510_0;
L_0x6000022a8140 .extend/s 16, v0x600002084bd0_0;
L_0x6000022a81e0 .arith/mult 16, L_0x6000022a80a0, L_0x6000022a8140;
L_0x6000022a8280 .part L_0x6000022a81e0, 15, 1;
LS_0x6000022a8320_0_0 .concat [ 1 1 1 1], L_0x6000022a8280, L_0x6000022a8280, L_0x6000022a8280, L_0x6000022a8280;
LS_0x6000022a8320_0_4 .concat [ 1 1 1 1], L_0x6000022a8280, L_0x6000022a8280, L_0x6000022a8280, L_0x6000022a8280;
LS_0x6000022a8320_0_8 .concat [ 1 1 1 1], L_0x6000022a8280, L_0x6000022a8280, L_0x6000022a8280, L_0x6000022a8280;
LS_0x6000022a8320_0_12 .concat [ 1 1 1 1], L_0x6000022a8280, L_0x6000022a8280, L_0x6000022a8280, L_0x6000022a8280;
L_0x6000022a8320 .concat [ 4 4 4 4], LS_0x6000022a8320_0_0, LS_0x6000022a8320_0_4, LS_0x6000022a8320_0_8, LS_0x6000022a8320_0_12;
L_0x6000022a83c0 .concat [ 16 16 0 0], L_0x6000022a81e0, L_0x6000022a8320;
S_0x160157600 .scope generate, "pe_row[2]" "pe_row[2]" 10 213, 10 213 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e7300 .param/l "row" 1 10 213, +C4<010>;
S_0x160157770 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x160157600;
 .timescale 0 0;
P_0x6000009e7380 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038ddea0 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022a8500, C4<1>, C4<1>;
L_0x6000038ddf10 .functor AND 1, L_0x6000022a86e0, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038ddf80 .functor OR 1, L_0x6000022a8640, L_0x6000038ddf10, C4<0>, C4<0>;
L_0x6000038ddff0 .functor AND 1, L_0x148092840, L_0x6000038ddf80, C4<1>, C4<1>;
L_0x6000038de060 .functor AND 1, L_0x6000038ddff0, L_0x6000022a8820, C4<1>, C4<1>;
v0x6000020861c0_0 .net *"_ivl_0", 2 0, L_0x6000022a8460;  1 drivers
L_0x148091838 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002086250_0 .net/2u *"_ivl_11", 2 0, L_0x148091838;  1 drivers
v0x6000020862e0_0 .net *"_ivl_13", 0 0, L_0x6000022a8640;  1 drivers
L_0x148091880 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002086370_0 .net/2u *"_ivl_15", 2 0, L_0x148091880;  1 drivers
v0x600002086400_0 .net *"_ivl_17", 0 0, L_0x6000022a86e0;  1 drivers
v0x600002086490_0 .net *"_ivl_20", 0 0, L_0x6000038ddf10;  1 drivers
v0x600002086520_0 .net *"_ivl_22", 0 0, L_0x6000038ddf80;  1 drivers
v0x6000020865b0_0 .net *"_ivl_24", 0 0, L_0x6000038ddff0;  1 drivers
v0x600002086640_0 .net *"_ivl_25", 31 0, L_0x6000022a8780;  1 drivers
L_0x1480918c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020866d0_0 .net *"_ivl_28", 15 0, L_0x1480918c8;  1 drivers
L_0x148091910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002086760_0 .net/2u *"_ivl_29", 31 0, L_0x148091910;  1 drivers
L_0x1480917a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000020867f0_0 .net *"_ivl_3", 0 0, L_0x1480917a8;  1 drivers
v0x600002086880_0 .net *"_ivl_31", 0 0, L_0x6000022a8820;  1 drivers
L_0x1480917f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002086910_0 .net/2u *"_ivl_4", 2 0, L_0x1480917f0;  1 drivers
v0x6000020869a0_0 .net *"_ivl_6", 0 0, L_0x6000022a8500;  1 drivers
v0x600002086a30_0 .net "do_clear", 0 0, L_0x6000038de060;  1 drivers
v0x600002086ac0_0 .net "load_weight", 0 0, L_0x6000038ddea0;  1 drivers
v0x600002086b50_0 .net "weight_in", 7 0, L_0x6000022a85a0;  1 drivers
L_0x6000022a8460 .concat [ 2 1 0 0], v0x6000020bc360_0, L_0x1480917a8;
L_0x6000022a8500 .cmp/eq 3, L_0x6000022a8460, L_0x1480917f0;
L_0x6000022a8640 .cmp/eq 3, v0x60000208a130_0, L_0x148091838;
L_0x6000022a86e0 .cmp/eq 3, v0x60000208a130_0, L_0x148091880;
L_0x6000022a8780 .concat [ 16 16 0 0], v0x600002089830_0, L_0x1480918c8;
L_0x6000022a8820 .cmp/eq 32, L_0x6000022a8780, L_0x148091910;
S_0x1601578e0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160157770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2d00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2d40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002085680_0 .net *"_ivl_11", 0 0, L_0x6000022a8aa0;  1 drivers
v0x600002085710_0 .net *"_ivl_12", 15 0, L_0x6000022a8b40;  1 drivers
v0x6000020857a0_0 .net/s *"_ivl_4", 15 0, L_0x6000022a88c0;  1 drivers
v0x600002085830_0 .net/s *"_ivl_6", 15 0, L_0x6000022a8960;  1 drivers
v0x6000020858c0_0 .net/s "a_signed", 7 0, v0x600002085a70_0;  1 drivers
v0x600002085950_0 .net "act_in", 7 0, L_0x6000038dc540;  alias, 1 drivers
v0x6000020859e0_0 .var "act_out", 7 0;
v0x600002085a70_0 .var "act_reg", 7 0;
v0x600002085b00_0 .net "clear_acc", 0 0, L_0x6000038de060;  alias, 1 drivers
v0x600002085b90_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002085c20_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x600002085cb0_0 .net "load_weight", 0 0, L_0x6000038ddea0;  alias, 1 drivers
v0x600002085d40_0 .net/s "product", 15 0, L_0x6000022a8a00;  1 drivers
v0x600002085dd0_0 .net/s "product_ext", 31 0, L_0x6000022a8be0;  1 drivers
v0x600002085e60_0 .net "psum_in", 31 0, v0x600002098900_0;  alias, 1 drivers
v0x600002085ef0_0 .var "psum_out", 31 0;
v0x600002085f80_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002086010_0 .net/s "w_signed", 7 0, v0x600002086130_0;  1 drivers
v0x6000020860a0_0 .net "weight_in", 7 0, L_0x6000022a85a0;  alias, 1 drivers
v0x600002086130_0 .var "weight_reg", 7 0;
L_0x6000022a88c0 .extend/s 16, v0x600002085a70_0;
L_0x6000022a8960 .extend/s 16, v0x600002086130_0;
L_0x6000022a8a00 .arith/mult 16, L_0x6000022a88c0, L_0x6000022a8960;
L_0x6000022a8aa0 .part L_0x6000022a8a00, 15, 1;
LS_0x6000022a8b40_0_0 .concat [ 1 1 1 1], L_0x6000022a8aa0, L_0x6000022a8aa0, L_0x6000022a8aa0, L_0x6000022a8aa0;
LS_0x6000022a8b40_0_4 .concat [ 1 1 1 1], L_0x6000022a8aa0, L_0x6000022a8aa0, L_0x6000022a8aa0, L_0x6000022a8aa0;
LS_0x6000022a8b40_0_8 .concat [ 1 1 1 1], L_0x6000022a8aa0, L_0x6000022a8aa0, L_0x6000022a8aa0, L_0x6000022a8aa0;
LS_0x6000022a8b40_0_12 .concat [ 1 1 1 1], L_0x6000022a8aa0, L_0x6000022a8aa0, L_0x6000022a8aa0, L_0x6000022a8aa0;
L_0x6000022a8b40 .concat [ 4 4 4 4], LS_0x6000022a8b40_0_0, LS_0x6000022a8b40_0_4, LS_0x6000022a8b40_0_8, LS_0x6000022a8b40_0_12;
L_0x6000022a8be0 .concat [ 16 16 0 0], L_0x6000022a8a00, L_0x6000022a8b40;
S_0x160157a50 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x160157600;
 .timescale 0 0;
P_0x6000009e7480 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038de1b0 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022a8d20, C4<1>, C4<1>;
L_0x6000038de220 .functor AND 1, L_0x6000022a8f00, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038de290 .functor OR 1, L_0x6000022a8e60, L_0x6000038de220, C4<0>, C4<0>;
L_0x6000038de300 .functor AND 1, L_0x148092840, L_0x6000038de290, C4<1>, C4<1>;
L_0x6000038de370 .functor AND 1, L_0x6000038de300, L_0x6000022a9040, C4<1>, C4<1>;
v0x600002087720_0 .net *"_ivl_0", 2 0, L_0x6000022a8c80;  1 drivers
L_0x1480919e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000020877b0_0 .net/2u *"_ivl_11", 2 0, L_0x1480919e8;  1 drivers
v0x600002087840_0 .net *"_ivl_13", 0 0, L_0x6000022a8e60;  1 drivers
L_0x148091a30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000020878d0_0 .net/2u *"_ivl_15", 2 0, L_0x148091a30;  1 drivers
v0x600002087960_0 .net *"_ivl_17", 0 0, L_0x6000022a8f00;  1 drivers
v0x6000020879f0_0 .net *"_ivl_20", 0 0, L_0x6000038de220;  1 drivers
v0x600002087a80_0 .net *"_ivl_22", 0 0, L_0x6000038de290;  1 drivers
v0x600002087b10_0 .net *"_ivl_24", 0 0, L_0x6000038de300;  1 drivers
v0x600002087ba0_0 .net *"_ivl_25", 31 0, L_0x6000022a8fa0;  1 drivers
L_0x148091a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002087c30_0 .net *"_ivl_28", 15 0, L_0x148091a78;  1 drivers
L_0x148091ac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002087cc0_0 .net/2u *"_ivl_29", 31 0, L_0x148091ac0;  1 drivers
L_0x148091958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002087d50_0 .net *"_ivl_3", 0 0, L_0x148091958;  1 drivers
v0x600002087de0_0 .net *"_ivl_31", 0 0, L_0x6000022a9040;  1 drivers
L_0x1480919a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002087e70_0 .net/2u *"_ivl_4", 2 0, L_0x1480919a0;  1 drivers
v0x600002087f00_0 .net *"_ivl_6", 0 0, L_0x6000022a8d20;  1 drivers
v0x600002080000_0 .net "do_clear", 0 0, L_0x6000038de370;  1 drivers
v0x600002080090_0 .net "load_weight", 0 0, L_0x6000038de1b0;  1 drivers
v0x600002080120_0 .net "weight_in", 7 0, L_0x6000022a8dc0;  1 drivers
L_0x6000022a8c80 .concat [ 2 1 0 0], v0x6000020bc360_0, L_0x148091958;
L_0x6000022a8d20 .cmp/eq 3, L_0x6000022a8c80, L_0x1480919a0;
L_0x6000022a8e60 .cmp/eq 3, v0x60000208a130_0, L_0x1480919e8;
L_0x6000022a8f00 .cmp/eq 3, v0x60000208a130_0, L_0x148091a30;
L_0x6000022a8fa0 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148091a78;
L_0x6000022a9040 .cmp/eq 32, L_0x6000022a8fa0, L_0x148091ac0;
S_0x160157bc0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160157a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2d80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2dc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002086be0_0 .net *"_ivl_11", 0 0, L_0x6000022a92c0;  1 drivers
v0x600002086c70_0 .net *"_ivl_12", 15 0, L_0x6000022a9360;  1 drivers
v0x600002086d00_0 .net/s *"_ivl_4", 15 0, L_0x6000022a90e0;  1 drivers
v0x600002086d90_0 .net/s *"_ivl_6", 15 0, L_0x6000022a9180;  1 drivers
v0x600002086e20_0 .net/s "a_signed", 7 0, v0x600002086fd0_0;  1 drivers
v0x600002086eb0_0 .net "act_in", 7 0, v0x6000020859e0_0;  alias, 1 drivers
v0x600002086f40_0 .var "act_out", 7 0;
v0x600002086fd0_0 .var "act_reg", 7 0;
v0x600002087060_0 .net "clear_acc", 0 0, L_0x6000038de370;  alias, 1 drivers
v0x6000020870f0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002087180_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x600002087210_0 .net "load_weight", 0 0, L_0x6000038de1b0;  alias, 1 drivers
v0x6000020872a0_0 .net/s "product", 15 0, L_0x6000022a9220;  1 drivers
v0x600002087330_0 .net/s "product_ext", 31 0, L_0x6000022a9400;  1 drivers
v0x6000020873c0_0 .net "psum_in", 31 0, v0x600002099e60_0;  alias, 1 drivers
v0x600002087450_0 .var "psum_out", 31 0;
v0x6000020874e0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002087570_0 .net/s "w_signed", 7 0, v0x600002087690_0;  1 drivers
v0x600002087600_0 .net "weight_in", 7 0, L_0x6000022a8dc0;  alias, 1 drivers
v0x600002087690_0 .var "weight_reg", 7 0;
L_0x6000022a90e0 .extend/s 16, v0x600002086fd0_0;
L_0x6000022a9180 .extend/s 16, v0x600002087690_0;
L_0x6000022a9220 .arith/mult 16, L_0x6000022a90e0, L_0x6000022a9180;
L_0x6000022a92c0 .part L_0x6000022a9220, 15, 1;
LS_0x6000022a9360_0_0 .concat [ 1 1 1 1], L_0x6000022a92c0, L_0x6000022a92c0, L_0x6000022a92c0, L_0x6000022a92c0;
LS_0x6000022a9360_0_4 .concat [ 1 1 1 1], L_0x6000022a92c0, L_0x6000022a92c0, L_0x6000022a92c0, L_0x6000022a92c0;
LS_0x6000022a9360_0_8 .concat [ 1 1 1 1], L_0x6000022a92c0, L_0x6000022a92c0, L_0x6000022a92c0, L_0x6000022a92c0;
LS_0x6000022a9360_0_12 .concat [ 1 1 1 1], L_0x6000022a92c0, L_0x6000022a92c0, L_0x6000022a92c0, L_0x6000022a92c0;
L_0x6000022a9360 .concat [ 4 4 4 4], LS_0x6000022a9360_0_0, LS_0x6000022a9360_0_4, LS_0x6000022a9360_0_8, LS_0x6000022a9360_0_12;
L_0x6000022a9400 .concat [ 16 16 0 0], L_0x6000022a9220, L_0x6000022a9360;
S_0x160157d30 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x160157600;
 .timescale 0 0;
P_0x6000009e7580 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038de4c0 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022a9540, C4<1>, C4<1>;
L_0x6000038de530 .functor AND 1, L_0x6000022a97c0, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038de5a0 .functor OR 1, L_0x6000022a9720, L_0x6000038de530, C4<0>, C4<0>;
L_0x6000038de610 .functor AND 1, L_0x148092840, L_0x6000038de5a0, C4<1>, C4<1>;
L_0x6000038de680 .functor AND 1, L_0x6000038de610, L_0x6000022a9900, C4<1>, C4<1>;
v0x600002080cf0_0 .net *"_ivl_0", 3 0, L_0x6000022a94a0;  1 drivers
L_0x148091b98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002080d80_0 .net/2u *"_ivl_11", 2 0, L_0x148091b98;  1 drivers
v0x600002080e10_0 .net *"_ivl_13", 0 0, L_0x6000022a9720;  1 drivers
L_0x148091be0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002080ea0_0 .net/2u *"_ivl_15", 2 0, L_0x148091be0;  1 drivers
v0x600002080f30_0 .net *"_ivl_17", 0 0, L_0x6000022a97c0;  1 drivers
v0x600002080fc0_0 .net *"_ivl_20", 0 0, L_0x6000038de530;  1 drivers
v0x600002081050_0 .net *"_ivl_22", 0 0, L_0x6000038de5a0;  1 drivers
v0x6000020810e0_0 .net *"_ivl_24", 0 0, L_0x6000038de610;  1 drivers
v0x600002081170_0 .net *"_ivl_25", 31 0, L_0x6000022a9860;  1 drivers
L_0x148091c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002081200_0 .net *"_ivl_28", 15 0, L_0x148091c28;  1 drivers
L_0x148091c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002081290_0 .net/2u *"_ivl_29", 31 0, L_0x148091c70;  1 drivers
L_0x148091b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002081320_0 .net *"_ivl_3", 1 0, L_0x148091b08;  1 drivers
v0x6000020813b0_0 .net *"_ivl_31", 0 0, L_0x6000022a9900;  1 drivers
L_0x148091b50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002081440_0 .net/2u *"_ivl_4", 3 0, L_0x148091b50;  1 drivers
v0x6000020814d0_0 .net *"_ivl_6", 0 0, L_0x6000022a9540;  1 drivers
v0x600002081560_0 .net "do_clear", 0 0, L_0x6000038de680;  1 drivers
v0x6000020815f0_0 .net "load_weight", 0 0, L_0x6000038de4c0;  1 drivers
v0x600002081680_0 .net "weight_in", 7 0, L_0x6000022a95e0;  1 drivers
L_0x6000022a94a0 .concat [ 2 2 0 0], v0x6000020bc360_0, L_0x148091b08;
L_0x6000022a9540 .cmp/eq 4, L_0x6000022a94a0, L_0x148091b50;
L_0x6000022a9720 .cmp/eq 3, v0x60000208a130_0, L_0x148091b98;
L_0x6000022a97c0 .cmp/eq 3, v0x60000208a130_0, L_0x148091be0;
L_0x6000022a9860 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148091c28;
L_0x6000022a9900 .cmp/eq 32, L_0x6000022a9860, L_0x148091c70;
S_0x160157ea0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160157d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2b80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2bc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x6000020801b0_0 .net *"_ivl_11", 0 0, L_0x6000022a9b80;  1 drivers
v0x600002080240_0 .net *"_ivl_12", 15 0, L_0x6000022a9c20;  1 drivers
v0x6000020802d0_0 .net/s *"_ivl_4", 15 0, L_0x6000022a99a0;  1 drivers
v0x600002080360_0 .net/s *"_ivl_6", 15 0, L_0x6000022a9a40;  1 drivers
v0x6000020803f0_0 .net/s "a_signed", 7 0, v0x6000020805a0_0;  1 drivers
v0x600002080480_0 .net "act_in", 7 0, v0x600002086f40_0;  alias, 1 drivers
v0x600002080510_0 .var "act_out", 7 0;
v0x6000020805a0_0 .var "act_reg", 7 0;
v0x600002080630_0 .net "clear_acc", 0 0, L_0x6000038de680;  alias, 1 drivers
v0x6000020806c0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002080750_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x6000020807e0_0 .net "load_weight", 0 0, L_0x6000038de4c0;  alias, 1 drivers
v0x600002080870_0 .net/s "product", 15 0, L_0x6000022a9ae0;  1 drivers
v0x600002080900_0 .net/s "product_ext", 31 0, L_0x6000022a9cc0;  1 drivers
v0x600002080990_0 .net "psum_in", 31 0, v0x60000209b3c0_0;  alias, 1 drivers
v0x600002080a20_0 .var "psum_out", 31 0;
v0x600002080ab0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002080b40_0 .net/s "w_signed", 7 0, v0x600002080c60_0;  1 drivers
v0x600002080bd0_0 .net "weight_in", 7 0, L_0x6000022a95e0;  alias, 1 drivers
v0x600002080c60_0 .var "weight_reg", 7 0;
L_0x6000022a99a0 .extend/s 16, v0x6000020805a0_0;
L_0x6000022a9a40 .extend/s 16, v0x600002080c60_0;
L_0x6000022a9ae0 .arith/mult 16, L_0x6000022a99a0, L_0x6000022a9a40;
L_0x6000022a9b80 .part L_0x6000022a9ae0, 15, 1;
LS_0x6000022a9c20_0_0 .concat [ 1 1 1 1], L_0x6000022a9b80, L_0x6000022a9b80, L_0x6000022a9b80, L_0x6000022a9b80;
LS_0x6000022a9c20_0_4 .concat [ 1 1 1 1], L_0x6000022a9b80, L_0x6000022a9b80, L_0x6000022a9b80, L_0x6000022a9b80;
LS_0x6000022a9c20_0_8 .concat [ 1 1 1 1], L_0x6000022a9b80, L_0x6000022a9b80, L_0x6000022a9b80, L_0x6000022a9b80;
LS_0x6000022a9c20_0_12 .concat [ 1 1 1 1], L_0x6000022a9b80, L_0x6000022a9b80, L_0x6000022a9b80, L_0x6000022a9b80;
L_0x6000022a9c20 .concat [ 4 4 4 4], LS_0x6000022a9c20_0_0, LS_0x6000022a9c20_0_4, LS_0x6000022a9c20_0_8, LS_0x6000022a9c20_0_12;
L_0x6000022a9cc0 .concat [ 16 16 0 0], L_0x6000022a9ae0, L_0x6000022a9c20;
S_0x160158010 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x160157600;
 .timescale 0 0;
P_0x6000009e7680 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038de7d0 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022a9e00, C4<1>, C4<1>;
L_0x6000038de840 .functor AND 1, L_0x6000022a9fe0, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038de8b0 .functor OR 1, L_0x6000022a9f40, L_0x6000038de840, C4<0>, C4<0>;
L_0x6000038de920 .functor AND 1, L_0x148092840, L_0x6000038de8b0, C4<1>, C4<1>;
L_0x6000038de990 .functor AND 1, L_0x6000038de920, L_0x6000022aa120, C4<1>, C4<1>;
v0x600002082250_0 .net *"_ivl_0", 3 0, L_0x6000022a9d60;  1 drivers
L_0x148091d48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000020822e0_0 .net/2u *"_ivl_11", 2 0, L_0x148091d48;  1 drivers
v0x600002082370_0 .net *"_ivl_13", 0 0, L_0x6000022a9f40;  1 drivers
L_0x148091d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002082400_0 .net/2u *"_ivl_15", 2 0, L_0x148091d90;  1 drivers
v0x600002082490_0 .net *"_ivl_17", 0 0, L_0x6000022a9fe0;  1 drivers
v0x600002082520_0 .net *"_ivl_20", 0 0, L_0x6000038de840;  1 drivers
v0x6000020825b0_0 .net *"_ivl_22", 0 0, L_0x6000038de8b0;  1 drivers
v0x600002082640_0 .net *"_ivl_24", 0 0, L_0x6000038de920;  1 drivers
v0x6000020826d0_0 .net *"_ivl_25", 31 0, L_0x6000022aa080;  1 drivers
L_0x148091dd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002082760_0 .net *"_ivl_28", 15 0, L_0x148091dd8;  1 drivers
L_0x148091e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000020827f0_0 .net/2u *"_ivl_29", 31 0, L_0x148091e20;  1 drivers
L_0x148091cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002082880_0 .net *"_ivl_3", 1 0, L_0x148091cb8;  1 drivers
v0x600002082910_0 .net *"_ivl_31", 0 0, L_0x6000022aa120;  1 drivers
L_0x148091d00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000020829a0_0 .net/2u *"_ivl_4", 3 0, L_0x148091d00;  1 drivers
v0x600002082a30_0 .net *"_ivl_6", 0 0, L_0x6000022a9e00;  1 drivers
v0x600002082ac0_0 .net "do_clear", 0 0, L_0x6000038de990;  1 drivers
v0x600002082b50_0 .net "load_weight", 0 0, L_0x6000038de7d0;  1 drivers
v0x600002082be0_0 .net "weight_in", 7 0, L_0x6000022a9ea0;  1 drivers
L_0x6000022a9d60 .concat [ 2 2 0 0], v0x6000020bc360_0, L_0x148091cb8;
L_0x6000022a9e00 .cmp/eq 4, L_0x6000022a9d60, L_0x148091d00;
L_0x6000022a9f40 .cmp/eq 3, v0x60000208a130_0, L_0x148091d48;
L_0x6000022a9fe0 .cmp/eq 3, v0x60000208a130_0, L_0x148091d90;
L_0x6000022aa080 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148091dd8;
L_0x6000022aa120 .cmp/eq 32, L_0x6000022aa080, L_0x148091e20;
S_0x160158180 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160158010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2e00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2e40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002081710_0 .net *"_ivl_11", 0 0, L_0x6000022aa3a0;  1 drivers
v0x6000020817a0_0 .net *"_ivl_12", 15 0, L_0x6000022aa440;  1 drivers
v0x600002081830_0 .net/s *"_ivl_4", 15 0, L_0x6000022aa1c0;  1 drivers
v0x6000020818c0_0 .net/s *"_ivl_6", 15 0, L_0x6000022aa260;  1 drivers
v0x600002081950_0 .net/s "a_signed", 7 0, v0x600002081b00_0;  1 drivers
v0x6000020819e0_0 .net "act_in", 7 0, v0x600002080510_0;  alias, 1 drivers
v0x600002081a70_0 .var "act_out", 7 0;
v0x600002081b00_0 .var "act_reg", 7 0;
v0x600002081b90_0 .net "clear_acc", 0 0, L_0x6000038de990;  alias, 1 drivers
v0x600002081c20_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002081cb0_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x600002081d40_0 .net "load_weight", 0 0, L_0x6000038de7d0;  alias, 1 drivers
v0x600002081dd0_0 .net/s "product", 15 0, L_0x6000022aa300;  1 drivers
v0x600002081e60_0 .net/s "product_ext", 31 0, L_0x6000022aa4e0;  1 drivers
v0x600002081ef0_0 .net "psum_in", 31 0, v0x600002084990_0;  alias, 1 drivers
v0x600002081f80_0 .var "psum_out", 31 0;
v0x600002082010_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000020820a0_0 .net/s "w_signed", 7 0, v0x6000020821c0_0;  1 drivers
v0x600002082130_0 .net "weight_in", 7 0, L_0x6000022a9ea0;  alias, 1 drivers
v0x6000020821c0_0 .var "weight_reg", 7 0;
L_0x6000022aa1c0 .extend/s 16, v0x600002081b00_0;
L_0x6000022aa260 .extend/s 16, v0x6000020821c0_0;
L_0x6000022aa300 .arith/mult 16, L_0x6000022aa1c0, L_0x6000022aa260;
L_0x6000022aa3a0 .part L_0x6000022aa300, 15, 1;
LS_0x6000022aa440_0_0 .concat [ 1 1 1 1], L_0x6000022aa3a0, L_0x6000022aa3a0, L_0x6000022aa3a0, L_0x6000022aa3a0;
LS_0x6000022aa440_0_4 .concat [ 1 1 1 1], L_0x6000022aa3a0, L_0x6000022aa3a0, L_0x6000022aa3a0, L_0x6000022aa3a0;
LS_0x6000022aa440_0_8 .concat [ 1 1 1 1], L_0x6000022aa3a0, L_0x6000022aa3a0, L_0x6000022aa3a0, L_0x6000022aa3a0;
LS_0x6000022aa440_0_12 .concat [ 1 1 1 1], L_0x6000022aa3a0, L_0x6000022aa3a0, L_0x6000022aa3a0, L_0x6000022aa3a0;
L_0x6000022aa440 .concat [ 4 4 4 4], LS_0x6000022aa440_0_0, LS_0x6000022aa440_0_4, LS_0x6000022aa440_0_8, LS_0x6000022aa440_0_12;
L_0x6000022aa4e0 .concat [ 16 16 0 0], L_0x6000022aa300, L_0x6000022aa440;
S_0x1601582f0 .scope generate, "pe_row[3]" "pe_row[3]" 10 213, 10 213 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e7780 .param/l "row" 1 10 213, +C4<011>;
S_0x160158460 .scope generate, "pe_col[0]" "pe_col[0]" 10 214, 10 214 0, S_0x1601582f0;
 .timescale 0 0;
P_0x6000009e7800 .param/l "col" 1 10 214, +C4<00>;
L_0x6000038deae0 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022aa620, C4<1>, C4<1>;
L_0x6000038deb50 .functor AND 1, L_0x6000022aa760, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038debc0 .functor OR 1, L_0x6000022a9680, L_0x6000038deb50, C4<0>, C4<0>;
L_0x6000038dec30 .functor AND 1, L_0x148092840, L_0x6000038debc0, C4<1>, C4<1>;
L_0x6000038deca0 .functor AND 1, L_0x6000038dec30, L_0x6000022aa8a0, C4<1>, C4<1>;
v0x6000020837b0_0 .net *"_ivl_0", 2 0, L_0x6000022aa580;  1 drivers
L_0x148091ef8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002083840_0 .net/2u *"_ivl_11", 2 0, L_0x148091ef8;  1 drivers
v0x6000020838d0_0 .net *"_ivl_13", 0 0, L_0x6000022a9680;  1 drivers
L_0x148091f40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002083960_0 .net/2u *"_ivl_15", 2 0, L_0x148091f40;  1 drivers
v0x6000020839f0_0 .net *"_ivl_17", 0 0, L_0x6000022aa760;  1 drivers
v0x600002083a80_0 .net *"_ivl_20", 0 0, L_0x6000038deb50;  1 drivers
v0x600002083b10_0 .net *"_ivl_22", 0 0, L_0x6000038debc0;  1 drivers
v0x600002083ba0_0 .net *"_ivl_24", 0 0, L_0x6000038dec30;  1 drivers
v0x600002083c30_0 .net *"_ivl_25", 31 0, L_0x6000022aa800;  1 drivers
L_0x148091f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002083cc0_0 .net *"_ivl_28", 15 0, L_0x148091f88;  1 drivers
L_0x148091fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002083d50_0 .net/2u *"_ivl_29", 31 0, L_0x148091fd0;  1 drivers
L_0x148091e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002083de0_0 .net *"_ivl_3", 0 0, L_0x148091e68;  1 drivers
v0x600002083e70_0 .net *"_ivl_31", 0 0, L_0x6000022aa8a0;  1 drivers
L_0x148091eb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002083f00_0 .net/2u *"_ivl_4", 2 0, L_0x148091eb0;  1 drivers
v0x60000208c000_0 .net *"_ivl_6", 0 0, L_0x6000022aa620;  1 drivers
v0x60000208c090_0 .net "do_clear", 0 0, L_0x6000038deca0;  1 drivers
v0x60000208c120_0 .net "load_weight", 0 0, L_0x6000038deae0;  1 drivers
v0x60000208c1b0_0 .net "weight_in", 7 0, L_0x6000022aa6c0;  1 drivers
L_0x6000022aa580 .concat [ 2 1 0 0], v0x6000020bc360_0, L_0x148091e68;
L_0x6000022aa620 .cmp/eq 3, L_0x6000022aa580, L_0x148091eb0;
L_0x6000022a9680 .cmp/eq 3, v0x60000208a130_0, L_0x148091ef8;
L_0x6000022aa760 .cmp/eq 3, v0x60000208a130_0, L_0x148091f40;
L_0x6000022aa800 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148091f88;
L_0x6000022aa8a0 .cmp/eq 32, L_0x6000022aa800, L_0x148091fd0;
S_0x1601585d0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160158460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2e80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2ec0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x600002082c70_0 .net *"_ivl_11", 0 0, L_0x6000022aab20;  1 drivers
v0x600002082d00_0 .net *"_ivl_12", 15 0, L_0x6000022aabc0;  1 drivers
v0x600002082d90_0 .net/s *"_ivl_4", 15 0, L_0x6000022aa940;  1 drivers
v0x600002082e20_0 .net/s *"_ivl_6", 15 0, L_0x6000022aa9e0;  1 drivers
v0x600002082eb0_0 .net/s "a_signed", 7 0, v0x600002083060_0;  1 drivers
v0x600002082f40_0 .net "act_in", 7 0, L_0x6000038dc5b0;  alias, 1 drivers
v0x600002082fd0_0 .var "act_out", 7 0;
v0x600002083060_0 .var "act_reg", 7 0;
v0x6000020830f0_0 .net "clear_acc", 0 0, L_0x6000038deca0;  alias, 1 drivers
v0x600002083180_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x600002083210_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x6000020832a0_0 .net "load_weight", 0 0, L_0x6000038deae0;  alias, 1 drivers
v0x600002083330_0 .net/s "product", 15 0, L_0x6000022aaa80;  1 drivers
v0x6000020833c0_0 .net/s "product_ext", 31 0, L_0x6000022aac60;  1 drivers
v0x600002083450_0 .net "psum_in", 31 0, v0x600002085ef0_0;  alias, 1 drivers
v0x6000020834e0_0 .var "psum_out", 31 0;
v0x600002083570_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x600002083600_0 .net/s "w_signed", 7 0, v0x600002083720_0;  1 drivers
v0x600002083690_0 .net "weight_in", 7 0, L_0x6000022aa6c0;  alias, 1 drivers
v0x600002083720_0 .var "weight_reg", 7 0;
L_0x6000022aa940 .extend/s 16, v0x600002083060_0;
L_0x6000022aa9e0 .extend/s 16, v0x600002083720_0;
L_0x6000022aaa80 .arith/mult 16, L_0x6000022aa940, L_0x6000022aa9e0;
L_0x6000022aab20 .part L_0x6000022aaa80, 15, 1;
LS_0x6000022aabc0_0_0 .concat [ 1 1 1 1], L_0x6000022aab20, L_0x6000022aab20, L_0x6000022aab20, L_0x6000022aab20;
LS_0x6000022aabc0_0_4 .concat [ 1 1 1 1], L_0x6000022aab20, L_0x6000022aab20, L_0x6000022aab20, L_0x6000022aab20;
LS_0x6000022aabc0_0_8 .concat [ 1 1 1 1], L_0x6000022aab20, L_0x6000022aab20, L_0x6000022aab20, L_0x6000022aab20;
LS_0x6000022aabc0_0_12 .concat [ 1 1 1 1], L_0x6000022aab20, L_0x6000022aab20, L_0x6000022aab20, L_0x6000022aab20;
L_0x6000022aabc0 .concat [ 4 4 4 4], LS_0x6000022aabc0_0_0, LS_0x6000022aabc0_0_4, LS_0x6000022aabc0_0_8, LS_0x6000022aabc0_0_12;
L_0x6000022aac60 .concat [ 16 16 0 0], L_0x6000022aaa80, L_0x6000022aabc0;
S_0x160158740 .scope generate, "pe_col[1]" "pe_col[1]" 10 214, 10 214 0, S_0x1601582f0;
 .timescale 0 0;
P_0x6000009e7900 .param/l "col" 1 10 214, +C4<01>;
L_0x6000038dedf0 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022aada0, C4<1>, C4<1>;
L_0x6000038dee60 .functor AND 1, L_0x6000022aaf80, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038deed0 .functor OR 1, L_0x6000022aaee0, L_0x6000038dee60, C4<0>, C4<0>;
L_0x6000038def40 .functor AND 1, L_0x148092840, L_0x6000038deed0, C4<1>, C4<1>;
L_0x6000038defb0 .functor AND 1, L_0x6000038def40, L_0x6000022ab0c0, C4<1>, C4<1>;
v0x60000208cd80_0 .net *"_ivl_0", 2 0, L_0x6000022aad00;  1 drivers
L_0x1480920a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000208ce10_0 .net/2u *"_ivl_11", 2 0, L_0x1480920a8;  1 drivers
v0x60000208cea0_0 .net *"_ivl_13", 0 0, L_0x6000022aaee0;  1 drivers
L_0x1480920f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000208cf30_0 .net/2u *"_ivl_15", 2 0, L_0x1480920f0;  1 drivers
v0x60000208cfc0_0 .net *"_ivl_17", 0 0, L_0x6000022aaf80;  1 drivers
v0x60000208d050_0 .net *"_ivl_20", 0 0, L_0x6000038dee60;  1 drivers
v0x60000208d0e0_0 .net *"_ivl_22", 0 0, L_0x6000038deed0;  1 drivers
v0x60000208d170_0 .net *"_ivl_24", 0 0, L_0x6000038def40;  1 drivers
v0x60000208d200_0 .net *"_ivl_25", 31 0, L_0x6000022ab020;  1 drivers
L_0x148092138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000208d290_0 .net *"_ivl_28", 15 0, L_0x148092138;  1 drivers
L_0x148092180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000208d320_0 .net/2u *"_ivl_29", 31 0, L_0x148092180;  1 drivers
L_0x148092018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000208d3b0_0 .net *"_ivl_3", 0 0, L_0x148092018;  1 drivers
v0x60000208d440_0 .net *"_ivl_31", 0 0, L_0x6000022ab0c0;  1 drivers
L_0x148092060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000208d4d0_0 .net/2u *"_ivl_4", 2 0, L_0x148092060;  1 drivers
v0x60000208d560_0 .net *"_ivl_6", 0 0, L_0x6000022aada0;  1 drivers
v0x60000208d5f0_0 .net "do_clear", 0 0, L_0x6000038defb0;  1 drivers
v0x60000208d680_0 .net "load_weight", 0 0, L_0x6000038dedf0;  1 drivers
v0x60000208d710_0 .net "weight_in", 7 0, L_0x6000022aae40;  1 drivers
L_0x6000022aad00 .concat [ 2 1 0 0], v0x6000020bc360_0, L_0x148092018;
L_0x6000022aada0 .cmp/eq 3, L_0x6000022aad00, L_0x148092060;
L_0x6000022aaee0 .cmp/eq 3, v0x60000208a130_0, L_0x1480920a8;
L_0x6000022aaf80 .cmp/eq 3, v0x60000208a130_0, L_0x1480920f0;
L_0x6000022ab020 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148092138;
L_0x6000022ab0c0 .cmp/eq 32, L_0x6000022ab020, L_0x148092180;
S_0x1601588b0 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160158740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2f00 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2f40 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000208c240_0 .net *"_ivl_11", 0 0, L_0x6000022ab340;  1 drivers
v0x60000208c2d0_0 .net *"_ivl_12", 15 0, L_0x6000022ab3e0;  1 drivers
v0x60000208c360_0 .net/s *"_ivl_4", 15 0, L_0x6000022ab160;  1 drivers
v0x60000208c3f0_0 .net/s *"_ivl_6", 15 0, L_0x6000022ab200;  1 drivers
v0x60000208c480_0 .net/s "a_signed", 7 0, v0x60000208c630_0;  1 drivers
v0x60000208c510_0 .net "act_in", 7 0, v0x600002082fd0_0;  alias, 1 drivers
v0x60000208c5a0_0 .var "act_out", 7 0;
v0x60000208c630_0 .var "act_reg", 7 0;
v0x60000208c6c0_0 .net "clear_acc", 0 0, L_0x6000038defb0;  alias, 1 drivers
v0x60000208c750_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000208c7e0_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x60000208c870_0 .net "load_weight", 0 0, L_0x6000038dedf0;  alias, 1 drivers
v0x60000208c900_0 .net/s "product", 15 0, L_0x6000022ab2a0;  1 drivers
v0x60000208c990_0 .net/s "product_ext", 31 0, L_0x6000022ab480;  1 drivers
v0x60000208ca20_0 .net "psum_in", 31 0, v0x600002087450_0;  alias, 1 drivers
v0x60000208cab0_0 .var "psum_out", 31 0;
v0x60000208cb40_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000208cbd0_0 .net/s "w_signed", 7 0, v0x60000208ccf0_0;  1 drivers
v0x60000208cc60_0 .net "weight_in", 7 0, L_0x6000022aae40;  alias, 1 drivers
v0x60000208ccf0_0 .var "weight_reg", 7 0;
L_0x6000022ab160 .extend/s 16, v0x60000208c630_0;
L_0x6000022ab200 .extend/s 16, v0x60000208ccf0_0;
L_0x6000022ab2a0 .arith/mult 16, L_0x6000022ab160, L_0x6000022ab200;
L_0x6000022ab340 .part L_0x6000022ab2a0, 15, 1;
LS_0x6000022ab3e0_0_0 .concat [ 1 1 1 1], L_0x6000022ab340, L_0x6000022ab340, L_0x6000022ab340, L_0x6000022ab340;
LS_0x6000022ab3e0_0_4 .concat [ 1 1 1 1], L_0x6000022ab340, L_0x6000022ab340, L_0x6000022ab340, L_0x6000022ab340;
LS_0x6000022ab3e0_0_8 .concat [ 1 1 1 1], L_0x6000022ab340, L_0x6000022ab340, L_0x6000022ab340, L_0x6000022ab340;
LS_0x6000022ab3e0_0_12 .concat [ 1 1 1 1], L_0x6000022ab340, L_0x6000022ab340, L_0x6000022ab340, L_0x6000022ab340;
L_0x6000022ab3e0 .concat [ 4 4 4 4], LS_0x6000022ab3e0_0_0, LS_0x6000022ab3e0_0_4, LS_0x6000022ab3e0_0_8, LS_0x6000022ab3e0_0_12;
L_0x6000022ab480 .concat [ 16 16 0 0], L_0x6000022ab2a0, L_0x6000022ab3e0;
S_0x160158a20 .scope generate, "pe_col[2]" "pe_col[2]" 10 214, 10 214 0, S_0x1601582f0;
 .timescale 0 0;
P_0x6000009e7a00 .param/l "col" 1 10 214, +C4<010>;
L_0x6000038df100 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022ab5c0, C4<1>, C4<1>;
L_0x6000038df170 .functor AND 1, L_0x6000022ab7a0, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038df1e0 .functor OR 1, L_0x6000022ab700, L_0x6000038df170, C4<0>, C4<0>;
L_0x6000038df250 .functor AND 1, L_0x148092840, L_0x6000038df1e0, C4<1>, C4<1>;
L_0x6000038df2c0 .functor AND 1, L_0x6000038df250, L_0x6000022ab8e0, C4<1>, C4<1>;
v0x60000208e2e0_0 .net *"_ivl_0", 3 0, L_0x6000022ab520;  1 drivers
L_0x148092258 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000208e370_0 .net/2u *"_ivl_11", 2 0, L_0x148092258;  1 drivers
v0x60000208e400_0 .net *"_ivl_13", 0 0, L_0x6000022ab700;  1 drivers
L_0x1480922a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000208e490_0 .net/2u *"_ivl_15", 2 0, L_0x1480922a0;  1 drivers
v0x60000208e520_0 .net *"_ivl_17", 0 0, L_0x6000022ab7a0;  1 drivers
v0x60000208e5b0_0 .net *"_ivl_20", 0 0, L_0x6000038df170;  1 drivers
v0x60000208e640_0 .net *"_ivl_22", 0 0, L_0x6000038df1e0;  1 drivers
v0x60000208e6d0_0 .net *"_ivl_24", 0 0, L_0x6000038df250;  1 drivers
v0x60000208e760_0 .net *"_ivl_25", 31 0, L_0x6000022ab840;  1 drivers
L_0x1480922e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000208e7f0_0 .net *"_ivl_28", 15 0, L_0x1480922e8;  1 drivers
L_0x148092330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000208e880_0 .net/2u *"_ivl_29", 31 0, L_0x148092330;  1 drivers
L_0x1480921c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000208e910_0 .net *"_ivl_3", 1 0, L_0x1480921c8;  1 drivers
v0x60000208e9a0_0 .net *"_ivl_31", 0 0, L_0x6000022ab8e0;  1 drivers
L_0x148092210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000208ea30_0 .net/2u *"_ivl_4", 3 0, L_0x148092210;  1 drivers
v0x60000208eac0_0 .net *"_ivl_6", 0 0, L_0x6000022ab5c0;  1 drivers
v0x60000208eb50_0 .net "do_clear", 0 0, L_0x6000038df2c0;  1 drivers
v0x60000208ebe0_0 .net "load_weight", 0 0, L_0x6000038df100;  1 drivers
v0x60000208ec70_0 .net "weight_in", 7 0, L_0x6000022ab660;  1 drivers
L_0x6000022ab520 .concat [ 2 2 0 0], v0x6000020bc360_0, L_0x1480921c8;
L_0x6000022ab5c0 .cmp/eq 4, L_0x6000022ab520, L_0x148092210;
L_0x6000022ab700 .cmp/eq 3, v0x60000208a130_0, L_0x148092258;
L_0x6000022ab7a0 .cmp/eq 3, v0x60000208a130_0, L_0x1480922a0;
L_0x6000022ab840 .concat [ 16 16 0 0], v0x600002089830_0, L_0x1480922e8;
L_0x6000022ab8e0 .cmp/eq 32, L_0x6000022ab840, L_0x148092330;
S_0x160158b90 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160158a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de2f80 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de2fc0 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000208d7a0_0 .net *"_ivl_11", 0 0, L_0x6000022abb60;  1 drivers
v0x60000208d830_0 .net *"_ivl_12", 15 0, L_0x6000022abc00;  1 drivers
v0x60000208d8c0_0 .net/s *"_ivl_4", 15 0, L_0x6000022ab980;  1 drivers
v0x60000208d950_0 .net/s *"_ivl_6", 15 0, L_0x6000022aba20;  1 drivers
v0x60000208d9e0_0 .net/s "a_signed", 7 0, v0x60000208db90_0;  1 drivers
v0x60000208da70_0 .net "act_in", 7 0, v0x60000208c5a0_0;  alias, 1 drivers
v0x60000208db00_0 .var "act_out", 7 0;
v0x60000208db90_0 .var "act_reg", 7 0;
v0x60000208dc20_0 .net "clear_acc", 0 0, L_0x6000038df2c0;  alias, 1 drivers
v0x60000208dcb0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000208dd40_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x60000208ddd0_0 .net "load_weight", 0 0, L_0x6000038df100;  alias, 1 drivers
v0x60000208de60_0 .net/s "product", 15 0, L_0x6000022abac0;  1 drivers
v0x60000208def0_0 .net/s "product_ext", 31 0, L_0x6000022abca0;  1 drivers
v0x60000208df80_0 .net "psum_in", 31 0, v0x600002080a20_0;  alias, 1 drivers
v0x60000208e010_0 .var "psum_out", 31 0;
v0x60000208e0a0_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000208e130_0 .net/s "w_signed", 7 0, v0x60000208e250_0;  1 drivers
v0x60000208e1c0_0 .net "weight_in", 7 0, L_0x6000022ab660;  alias, 1 drivers
v0x60000208e250_0 .var "weight_reg", 7 0;
L_0x6000022ab980 .extend/s 16, v0x60000208db90_0;
L_0x6000022aba20 .extend/s 16, v0x60000208e250_0;
L_0x6000022abac0 .arith/mult 16, L_0x6000022ab980, L_0x6000022aba20;
L_0x6000022abb60 .part L_0x6000022abac0, 15, 1;
LS_0x6000022abc00_0_0 .concat [ 1 1 1 1], L_0x6000022abb60, L_0x6000022abb60, L_0x6000022abb60, L_0x6000022abb60;
LS_0x6000022abc00_0_4 .concat [ 1 1 1 1], L_0x6000022abb60, L_0x6000022abb60, L_0x6000022abb60, L_0x6000022abb60;
LS_0x6000022abc00_0_8 .concat [ 1 1 1 1], L_0x6000022abb60, L_0x6000022abb60, L_0x6000022abb60, L_0x6000022abb60;
LS_0x6000022abc00_0_12 .concat [ 1 1 1 1], L_0x6000022abb60, L_0x6000022abb60, L_0x6000022abb60, L_0x6000022abb60;
L_0x6000022abc00 .concat [ 4 4 4 4], LS_0x6000022abc00_0_0, LS_0x6000022abc00_0_4, LS_0x6000022abc00_0_8, LS_0x6000022abc00_0_12;
L_0x6000022abca0 .concat [ 16 16 0 0], L_0x6000022abac0, L_0x6000022abc00;
S_0x160158d00 .scope generate, "pe_col[3]" "pe_col[3]" 10 214, 10 214 0, S_0x1601582f0;
 .timescale 0 0;
P_0x6000009e7b00 .param/l "col" 1 10 214, +C4<011>;
L_0x6000038df410 .functor AND 1, v0x6000020bc3f0_0, L_0x6000022abde0, C4<1>, C4<1>;
L_0x6000038df480 .functor AND 1, L_0x6000022d4000, v0x6000020b2e20_0, C4<1>, C4<1>;
L_0x6000038df4f0 .functor OR 1, L_0x6000022abf20, L_0x6000038df480, C4<0>, C4<0>;
L_0x6000038df560 .functor AND 1, L_0x148092840, L_0x6000038df4f0, C4<1>, C4<1>;
L_0x6000038df5d0 .functor AND 1, L_0x6000038df560, L_0x6000022d4140, C4<1>, C4<1>;
v0x60000208f840_0 .net *"_ivl_0", 3 0, L_0x6000022abd40;  1 drivers
L_0x148092408 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000208f8d0_0 .net/2u *"_ivl_11", 2 0, L_0x148092408;  1 drivers
v0x60000208f960_0 .net *"_ivl_13", 0 0, L_0x6000022abf20;  1 drivers
L_0x148092450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000208f9f0_0 .net/2u *"_ivl_15", 2 0, L_0x148092450;  1 drivers
v0x60000208fa80_0 .net *"_ivl_17", 0 0, L_0x6000022d4000;  1 drivers
v0x60000208fb10_0 .net *"_ivl_20", 0 0, L_0x6000038df480;  1 drivers
v0x60000208fba0_0 .net *"_ivl_22", 0 0, L_0x6000038df4f0;  1 drivers
v0x60000208fc30_0 .net *"_ivl_24", 0 0, L_0x6000038df560;  1 drivers
v0x60000208fcc0_0 .net *"_ivl_25", 31 0, L_0x6000022d40a0;  1 drivers
L_0x148092498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000208fd50_0 .net *"_ivl_28", 15 0, L_0x148092498;  1 drivers
L_0x1480924e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000208fde0_0 .net/2u *"_ivl_29", 31 0, L_0x1480924e0;  1 drivers
L_0x148092378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000208fe70_0 .net *"_ivl_3", 1 0, L_0x148092378;  1 drivers
v0x60000208ff00_0 .net *"_ivl_31", 0 0, L_0x6000022d4140;  1 drivers
L_0x1480923c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002088000_0 .net/2u *"_ivl_4", 3 0, L_0x1480923c0;  1 drivers
v0x600002088090_0 .net *"_ivl_6", 0 0, L_0x6000022abde0;  1 drivers
v0x600002088120_0 .net "do_clear", 0 0, L_0x6000038df5d0;  1 drivers
v0x6000020881b0_0 .net "load_weight", 0 0, L_0x6000038df410;  1 drivers
v0x600002088240_0 .net "weight_in", 7 0, L_0x6000022abe80;  1 drivers
L_0x6000022abd40 .concat [ 2 2 0 0], v0x6000020bc360_0, L_0x148092378;
L_0x6000022abde0 .cmp/eq 4, L_0x6000022abd40, L_0x1480923c0;
L_0x6000022abf20 .cmp/eq 3, v0x60000208a130_0, L_0x148092408;
L_0x6000022d4000 .cmp/eq 3, v0x60000208a130_0, L_0x148092450;
L_0x6000022d40a0 .concat [ 16 16 0 0], v0x600002089830_0, L_0x148092498;
L_0x6000022d4140 .cmp/eq 32, L_0x6000022d40a0, L_0x1480924e0;
S_0x160158e70 .scope module, "pe_inst" "mac_pe" 10 223, 11 14 0, S_0x160158d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003de3000 .param/l "ACC_WIDTH" 0 11 16, +C4<00000000000000000000000000100000>;
P_0x600003de3040 .param/l "DATA_WIDTH" 0 11 15, +C4<00000000000000000000000000001000>;
v0x60000208ed00_0 .net *"_ivl_11", 0 0, L_0x6000022d43c0;  1 drivers
v0x60000208ed90_0 .net *"_ivl_12", 15 0, L_0x6000022d4460;  1 drivers
v0x60000208ee20_0 .net/s *"_ivl_4", 15 0, L_0x6000022d41e0;  1 drivers
v0x60000208eeb0_0 .net/s *"_ivl_6", 15 0, L_0x6000022d4280;  1 drivers
v0x60000208ef40_0 .net/s "a_signed", 7 0, v0x60000208f0f0_0;  1 drivers
v0x60000208efd0_0 .net "act_in", 7 0, v0x60000208db00_0;  alias, 1 drivers
v0x60000208f060_0 .var "act_out", 7 0;
v0x60000208f0f0_0 .var "act_reg", 7 0;
v0x60000208f180_0 .net "clear_acc", 0 0, L_0x6000038df5d0;  alias, 1 drivers
v0x60000208f210_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000208f2a0_0 .net "enable", 0 0, L_0x6000038dfdb0;  alias, 1 drivers
v0x60000208f330_0 .net "load_weight", 0 0, L_0x6000038df410;  alias, 1 drivers
v0x60000208f3c0_0 .net/s "product", 15 0, L_0x6000022d4320;  1 drivers
v0x60000208f450_0 .net/s "product_ext", 31 0, L_0x6000022d4500;  1 drivers
v0x60000208f4e0_0 .net "psum_in", 31 0, v0x600002081f80_0;  alias, 1 drivers
v0x60000208f570_0 .var "psum_out", 31 0;
v0x60000208f600_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x60000208f690_0 .net/s "w_signed", 7 0, v0x60000208f7b0_0;  1 drivers
v0x60000208f720_0 .net "weight_in", 7 0, L_0x6000022abe80;  alias, 1 drivers
v0x60000208f7b0_0 .var "weight_reg", 7 0;
L_0x6000022d41e0 .extend/s 16, v0x60000208f0f0_0;
L_0x6000022d4280 .extend/s 16, v0x60000208f7b0_0;
L_0x6000022d4320 .arith/mult 16, L_0x6000022d41e0, L_0x6000022d4280;
L_0x6000022d43c0 .part L_0x6000022d4320, 15, 1;
LS_0x6000022d4460_0_0 .concat [ 1 1 1 1], L_0x6000022d43c0, L_0x6000022d43c0, L_0x6000022d43c0, L_0x6000022d43c0;
LS_0x6000022d4460_0_4 .concat [ 1 1 1 1], L_0x6000022d43c0, L_0x6000022d43c0, L_0x6000022d43c0, L_0x6000022d43c0;
LS_0x6000022d4460_0_8 .concat [ 1 1 1 1], L_0x6000022d43c0, L_0x6000022d43c0, L_0x6000022d43c0, L_0x6000022d43c0;
LS_0x6000022d4460_0_12 .concat [ 1 1 1 1], L_0x6000022d43c0, L_0x6000022d43c0, L_0x6000022d43c0, L_0x6000022d43c0;
L_0x6000022d4460 .concat [ 4 4 4 4], LS_0x6000022d4460_0_0, LS_0x6000022d4460_0_4, LS_0x6000022d4460_0_8, LS_0x6000022d4460_0_12;
L_0x6000022d4500 .concat [ 16 16 0 0], L_0x6000022d4320, L_0x6000022d4460;
S_0x160158fe0 .scope generate, "wire_col0[0]" "wire_col0[0]" 10 198, 10 198 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e7c00 .param/l "row" 1 10 198, +C4<00>;
L_0x6000038dc460 .functor BUFZ 8, v0x600002092010_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x160159150 .scope generate, "wire_col0[1]" "wire_col0[1]" 10 198, 10 198 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e7c80 .param/l "row" 1 10 198, +C4<01>;
L_0x6000038dc4d0 .functor BUFZ 8, v0x6000020922e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1601592c0 .scope generate, "wire_col0[2]" "wire_col0[2]" 10 198, 10 198 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e7d00 .param/l "row" 1 10 198, +C4<010>;
L_0x6000038dc540 .functor BUFZ 8, v0x6000020925b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x160159430 .scope generate, "wire_col0[3]" "wire_col0[3]" 10 198, 10 198 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e7d80 .param/l "row" 1 10 198, +C4<011>;
L_0x6000038dc5b0 .functor BUFZ 8, v0x600002092880_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1601595a0 .scope generate, "wire_output[0]" "wire_output[0]" 10 279, 10 279 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e7e00 .param/l "col" 1 10 279, +C4<00>;
L_0x6000038dfaa0 .functor BUFZ 32, v0x600002091cb0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000020882d0_0 .net *"_ivl_2", 31 0, L_0x6000038dfaa0;  1 drivers
S_0x160159710 .scope generate, "wire_output[1]" "wire_output[1]" 10 279, 10 279 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e7e80 .param/l "col" 1 10 279, +C4<01>;
L_0x6000038dfb10 .functor BUFZ 32, v0x600002091dd0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002088360_0 .net *"_ivl_2", 31 0, L_0x6000038dfb10;  1 drivers
S_0x160159880 .scope generate, "wire_output[2]" "wire_output[2]" 10 279, 10 279 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e7f00 .param/l "col" 1 10 279, +C4<010>;
L_0x6000038dfb80 .functor BUFZ 32, v0x600002091ef0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000020883f0_0 .net *"_ivl_2", 31 0, L_0x6000038dfb80;  1 drivers
S_0x1601599f0 .scope generate, "wire_output[3]" "wire_output[3]" 10 279, 10 279 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e7f80 .param/l "col" 1 10 279, +C4<011>;
L_0x6000038dfbf0 .functor BUFZ 32, L_0x6000038dfa30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002088480_0 .net *"_ivl_2", 31 0, L_0x6000038dfbf0;  1 drivers
S_0x160159b60 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 10 206, 10 206 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009f5840 .param/l "col" 1 10 206, +C4<00>;
S_0x160159cd0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 10 206, 10 206 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e0040 .param/l "col" 1 10 206, +C4<01>;
S_0x160159e40 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 10 206, 10 206 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e00c0 .param/l "col" 1 10 206, +C4<010>;
S_0x160159fb0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 10 206, 10 206 0, S_0x160153fa0;
 .timescale 0 0;
P_0x6000009e0140 .param/l "col" 1 10 206, +C4<011>;
S_0x16015a520 .scope module, "sram_inst" "sram_subsystem" 7 480, 12 11 0, S_0x160153060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x16015a690 .param/l "ADDR_WIDTH" 0 12 15, +C4<00000000000000000000000000010100>;
P_0x16015a6d0 .param/l "BANK_BITS" 1 12 69, +C4<00000000000000000000000000000010>;
P_0x16015a710 .param/l "BANK_DEPTH" 0 12 13, +C4<00000000000000000000000100000000>;
P_0x16015a750 .param/l "DATA_WIDTH" 0 12 14, +C4<00000000000000000000000100000000>;
P_0x16015a790 .param/l "NUM_BANKS" 0 12 12, +C4<00000000000000000000000000000100>;
P_0x16015a7d0 .param/l "WORD_BITS" 1 12 70, +C4<00000000000000000000000000001000>;
L_0x6000038d8bd0 .functor BUFZ 256, v0x6000020b4bd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d8c40 .functor BUFZ 256, v0x6000020b5710_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d8cb0 .functor BUFZ 256, v0x6000020b4510_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000208ba80_0 .var/i "b", 31 0;
v0x60000208bb10 .array "bank_addr", 3 0, 7 0;
v0x60000208bba0_0 .net "bank_dma", 1 0, L_0x6000022d0140;  1 drivers
v0x60000208bc30_0 .var "bank_dma_d", 1 0;
v0x60000208bcc0_0 .net "bank_mxu_a", 1 0, L_0x6000022d7f20;  1 drivers
v0x60000208bd50_0 .var "bank_mxu_a_d", 1 0;
v0x60000208bde0_0 .net "bank_mxu_o", 1 0, L_0x6000022d0000;  1 drivers
v0x60000208be70_0 .net "bank_mxu_w", 1 0, L_0x6000022d7e80;  1 drivers
v0x60000208bf00_0 .var "bank_mxu_w_d", 1 0;
v0x6000020b4000 .array "bank_rdata", 3 0;
v0x6000020b4000_0 .net v0x6000020b4000 0, 255 0, v0x60000208a6d0_0; 1 drivers
v0x6000020b4000_1 .net v0x6000020b4000 1, 255 0, v0x60000208abe0_0; 1 drivers
v0x6000020b4000_2 .net v0x6000020b4000 2, 255 0, v0x60000208b0f0_0; 1 drivers
v0x6000020b4000_3 .net v0x6000020b4000 3, 255 0, v0x60000208b600_0; 1 drivers
v0x6000020b4090_0 .var "bank_re", 3 0;
v0x6000020b4120_0 .net "bank_vpu", 1 0, L_0x6000022d00a0;  1 drivers
v0x6000020b41b0_0 .var "bank_vpu_d", 1 0;
v0x6000020b4240 .array "bank_wdata", 3 0, 255 0;
v0x6000020b42d0_0 .var "bank_we", 3 0;
v0x6000020b4360_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000020b43f0_0 .net "dma_addr", 19 0, v0x6000020965b0_0;  alias, 1 drivers
v0x6000020b4480_0 .net "dma_rdata", 255 0, L_0x6000038d8cb0;  alias, 1 drivers
v0x6000020b4510_0 .var "dma_rdata_reg", 255 0;
v0x6000020b45a0_0 .net "dma_re", 0 0, L_0x6000038d8690;  alias, 1 drivers
v0x6000020b4630_0 .net "dma_ready", 0 0, L_0x6000022d0780;  alias, 1 drivers
v0x6000020b46c0_0 .net "dma_wdata", 255 0, L_0x6000038d85b0;  alias, 1 drivers
v0x6000020b4750_0 .net "dma_we", 0 0, L_0x6000038d8620;  alias, 1 drivers
v0x6000020b47e0_0 .var "grant_dma", 3 0;
v0x6000020b4870_0 .var "grant_mxu_a", 3 0;
v0x6000020b4900_0 .var "grant_mxu_o", 3 0;
v0x6000020b4990_0 .var "grant_mxu_w", 3 0;
v0x6000020b4a20_0 .var "grant_vpu", 3 0;
v0x6000020b4ab0_0 .net "mxu_a_addr", 19 0, L_0x6000022d52c0;  alias, 1 drivers
v0x6000020b4b40_0 .net "mxu_a_rdata", 255 0, L_0x6000038d8bd0;  alias, 1 drivers
v0x6000020b4bd0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000020b4c60_0 .net "mxu_a_re", 0 0, L_0x6000022d5360;  alias, 1 drivers
v0x6000020b4cf0_0 .net "mxu_a_ready", 0 0, L_0x6000022d0640;  alias, 1 drivers
v0x6000020b4d80_0 .net "mxu_o_addr", 19 0, L_0x6000022d5540;  alias, 1 drivers
v0x6000020b4e10_0 .net "mxu_o_ready", 0 0, L_0x6000022d06e0;  alias, 1 drivers
v0x6000020b4ea0_0 .net "mxu_o_wdata", 255 0, L_0x6000022d5720;  alias, 1 drivers
v0x6000020b4f30_0 .net "mxu_o_we", 0 0, L_0x6000038d8070;  alias, 1 drivers
v0x6000020b4fc0_0 .net "mxu_w_addr", 19 0, L_0x6000022d5040;  alias, 1 drivers
v0x6000020b5050_0 .net "mxu_w_rdata", 255 0, v0x6000020b50e0_0;  alias, 1 drivers
v0x6000020b50e0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000020b5170_0 .net "mxu_w_re", 0 0, L_0x6000022d50e0;  alias, 1 drivers
v0x6000020b5200_0 .net "mxu_w_ready", 0 0, L_0x6000022d0500;  alias, 1 drivers
v0x6000020b5290_0 .var "req_dma", 3 0;
v0x6000020b5320_0 .var "req_mxu_a", 3 0;
v0x6000020b53b0_0 .var "req_mxu_o", 3 0;
v0x6000020b5440_0 .var "req_mxu_w", 3 0;
v0x6000020b54d0_0 .var "req_vpu", 3 0;
v0x6000020b5560_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000020b55f0_0 .net "vpu_addr", 19 0, v0x6000020b6eb0_0;  alias, 1 drivers
v0x6000020b5680_0 .net "vpu_rdata", 255 0, L_0x6000038d8c40;  alias, 1 drivers
v0x6000020b5710_0 .var "vpu_rdata_reg", 255 0;
v0x6000020b57a0_0 .net "vpu_re", 0 0, L_0x6000038d8460;  alias, 1 drivers
v0x6000020b5830_0 .net "vpu_ready", 0 0, L_0x6000022d05a0;  alias, 1 drivers
v0x6000020b58c0_0 .net "vpu_wdata", 255 0, L_0x6000038d8380;  alias, 1 drivers
v0x6000020b5950_0 .net "vpu_we", 0 0, L_0x6000038d83f0;  alias, 1 drivers
v0x6000020b59e0_0 .net "word_dma", 7 0, L_0x6000022d0460;  1 drivers
v0x6000020b5a70_0 .net "word_mxu_a", 7 0, L_0x6000022d0280;  1 drivers
v0x6000020b5b00_0 .net "word_mxu_o", 7 0, L_0x6000022d0320;  1 drivers
v0x6000020b5b90_0 .net "word_mxu_w", 7 0, L_0x6000022d01e0;  1 drivers
v0x6000020b5c20_0 .net "word_vpu", 7 0, L_0x6000022d03c0;  1 drivers
E_0x6000009e0940/0 .event anyedge, v0x60000208bf00_0, v0x60000208a6d0_0, v0x60000208abe0_0, v0x60000208b0f0_0;
E_0x6000009e0940/1 .event anyedge, v0x60000208b600_0, v0x60000208bd50_0, v0x6000020b41b0_0, v0x60000208bc30_0;
E_0x6000009e0940 .event/or E_0x6000009e0940/0, E_0x6000009e0940/1;
E_0x6000009e09c0/0 .event anyedge, v0x6000020b5440_0, v0x6000020b5320_0, v0x6000020b53b0_0, v0x6000020b54d0_0;
E_0x6000009e09c0/1 .event anyedge, v0x6000020b5290_0, v0x6000020b4990_0, v0x6000020b5b90_0, v0x6000020b4870_0;
E_0x6000009e09c0/2 .event anyedge, v0x6000020b5a70_0, v0x6000020b4900_0, v0x6000020b5b00_0, v0x6000020b4ea0_0;
E_0x6000009e09c0/3 .event anyedge, v0x6000020b4a20_0, v0x6000020b5c20_0, v0x6000020b58c0_0, v0x6000020b5950_0;
E_0x6000009e09c0/4 .event anyedge, v0x6000020b57a0_0, v0x6000020b47e0_0, v0x6000020b59e0_0, v0x600002096880_0;
E_0x6000009e09c0/5 .event anyedge, v0x6000020969a0_0, v0x6000020966d0_0;
E_0x6000009e09c0 .event/or E_0x6000009e09c0/0, E_0x6000009e09c0/1, E_0x6000009e09c0/2, E_0x6000009e09c0/3, E_0x6000009e09c0/4, E_0x6000009e09c0/5;
E_0x6000009e0a00/0 .event anyedge, v0x6000020b5170_0, v0x60000208be70_0, v0x6000020b4c60_0, v0x60000208bcc0_0;
E_0x6000009e0a00/1 .event anyedge, v0x6000020b4f30_0, v0x60000208bde0_0, v0x6000020b5950_0, v0x6000020b57a0_0;
E_0x6000009e0a00/2 .event anyedge, v0x6000020b4120_0, v0x6000020969a0_0, v0x6000020966d0_0, v0x60000208bba0_0;
E_0x6000009e0a00 .event/or E_0x6000009e0a00/0, E_0x6000009e0a00/1, E_0x6000009e0a00/2;
L_0x6000022d7980 .part v0x6000020b42d0_0, 0, 1;
L_0x6000022d7a20 .part v0x6000020b4090_0, 0, 1;
L_0x6000022d7ac0 .part v0x6000020b42d0_0, 1, 1;
L_0x6000022d7b60 .part v0x6000020b4090_0, 1, 1;
L_0x6000022d7c00 .part v0x6000020b42d0_0, 2, 1;
L_0x6000022d7ca0 .part v0x6000020b4090_0, 2, 1;
L_0x6000022d7d40 .part v0x6000020b42d0_0, 3, 1;
L_0x6000022d7de0 .part v0x6000020b4090_0, 3, 1;
L_0x6000022d7e80 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000022d5040 (v0x60000208b840_0) S_0x16015b600;
L_0x6000022d7f20 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000022d52c0 (v0x60000208b840_0) S_0x16015b600;
L_0x6000022d0000 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000022d5540 (v0x60000208b840_0) S_0x16015b600;
L_0x6000022d00a0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x6000020b6eb0_0 (v0x60000208b840_0) S_0x16015b600;
L_0x6000022d0140 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x6000020965b0_0 (v0x60000208b840_0) S_0x16015b600;
L_0x6000022d01e0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000022d5040 (v0x60000208b960_0) S_0x16015b770;
L_0x6000022d0280 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000022d52c0 (v0x60000208b960_0) S_0x16015b770;
L_0x6000022d0320 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000022d5540 (v0x60000208b960_0) S_0x16015b770;
L_0x6000022d03c0 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x6000020b6eb0_0 (v0x60000208b960_0) S_0x16015b770;
L_0x6000022d0460 .ufunc/vec4 TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x6000020965b0_0 (v0x60000208b960_0) S_0x16015b770;
L_0x6000022d0500 .part/v v0x6000020b4990_0, L_0x6000022d7e80, 1;
L_0x6000022d0640 .part/v v0x6000020b4870_0, L_0x6000022d7f20, 1;
L_0x6000022d06e0 .part/v v0x6000020b4900_0, L_0x6000022d0000, 1;
L_0x6000022d05a0 .part/v v0x6000020b4a20_0, L_0x6000022d00a0, 1;
L_0x6000022d0780 .part/v v0x6000020b47e0_0, L_0x6000022d0140, 1;
S_0x16015aa80 .scope generate, "bank_gen[0]" "bank_gen[0]" 12 184, 12 184 0, S_0x16015a520;
 .timescale 0 0;
P_0x6000009e0a40 .param/l "i" 1 12 184, +C4<00>;
S_0x16015abf0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x16015aa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de2580 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de25c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000208bb10_0 .array/port v0x60000208bb10, 0;
v0x60000208a490_0 .net "addr", 7 0, v0x60000208bb10_0;  1 drivers
v0x60000208a520_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000208a5b0_0 .var/i "i", 31 0;
v0x60000208a640 .array "mem", 255 0, 255 0;
v0x60000208a6d0_0 .var "rdata", 255 0;
v0x60000208a760_0 .net "re", 0 0, L_0x6000022d7a20;  1 drivers
v0x6000020b4240_0 .array/port v0x6000020b4240, 0;
v0x60000208a7f0_0 .net "wdata", 255 0, v0x6000020b4240_0;  1 drivers
v0x60000208a880_0 .net "we", 0 0, L_0x6000022d7980;  1 drivers
S_0x16015ad60 .scope generate, "bank_gen[1]" "bank_gen[1]" 12 184, 12 184 0, S_0x16015a520;
 .timescale 0 0;
P_0x6000009e0b80 .param/l "i" 1 12 184, +C4<01>;
S_0x16015aed0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x16015ad60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de3080 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de30c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000208bb10_1 .array/port v0x60000208bb10, 1;
v0x60000208a9a0_0 .net "addr", 7 0, v0x60000208bb10_1;  1 drivers
v0x60000208aa30_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000208aac0_0 .var/i "i", 31 0;
v0x60000208ab50 .array "mem", 255 0, 255 0;
v0x60000208abe0_0 .var "rdata", 255 0;
v0x60000208ac70_0 .net "re", 0 0, L_0x6000022d7b60;  1 drivers
v0x6000020b4240_1 .array/port v0x6000020b4240, 1;
v0x60000208ad00_0 .net "wdata", 255 0, v0x6000020b4240_1;  1 drivers
v0x60000208ad90_0 .net "we", 0 0, L_0x6000022d7ac0;  1 drivers
S_0x16015b040 .scope generate, "bank_gen[2]" "bank_gen[2]" 12 184, 12 184 0, S_0x16015a520;
 .timescale 0 0;
P_0x6000009e0cc0 .param/l "i" 1 12 184, +C4<010>;
S_0x16015b1b0 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x16015b040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de3100 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de3140 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000208bb10_2 .array/port v0x60000208bb10, 2;
v0x60000208aeb0_0 .net "addr", 7 0, v0x60000208bb10_2;  1 drivers
v0x60000208af40_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000208afd0_0 .var/i "i", 31 0;
v0x60000208b060 .array "mem", 255 0, 255 0;
v0x60000208b0f0_0 .var "rdata", 255 0;
v0x60000208b180_0 .net "re", 0 0, L_0x6000022d7ca0;  1 drivers
v0x6000020b4240_2 .array/port v0x6000020b4240, 2;
v0x60000208b210_0 .net "wdata", 255 0, v0x6000020b4240_2;  1 drivers
v0x60000208b2a0_0 .net "we", 0 0, L_0x6000022d7c00;  1 drivers
S_0x16015b320 .scope generate, "bank_gen[3]" "bank_gen[3]" 12 184, 12 184 0, S_0x16015a520;
 .timescale 0 0;
P_0x6000009e0e00 .param/l "i" 1 12 184, +C4<011>;
S_0x16015b490 .scope module, "bank_inst" "sram_bank" 12 188, 12 253 0, S_0x16015b320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003de3180 .param/l "DEPTH" 0 12 254, +C4<00000000000000000000000100000000>;
P_0x600003de31c0 .param/l "WIDTH" 0 12 255, +C4<00000000000000000000000100000000>;
v0x60000208bb10_3 .array/port v0x60000208bb10, 3;
v0x60000208b3c0_0 .net "addr", 7 0, v0x60000208bb10_3;  1 drivers
v0x60000208b450_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x60000208b4e0_0 .var/i "i", 31 0;
v0x60000208b570 .array "mem", 255 0, 255 0;
v0x60000208b600_0 .var "rdata", 255 0;
v0x60000208b690_0 .net "re", 0 0, L_0x6000022d7de0;  1 drivers
v0x6000020b4240_3 .array/port v0x6000020b4240, 3;
v0x60000208b720_0 .net "wdata", 255 0, v0x6000020b4240_3;  1 drivers
v0x60000208b7b0_0 .net "we", 0 0, L_0x6000022d7d40;  1 drivers
S_0x16015b600 .scope function.vec4.s2, "get_bank" "get_bank" 12 73, 12 73 0, S_0x16015a520;
 .timescale 0 0;
v0x60000208b840_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x16015b600
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x60000208b840_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000208b840_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x16015b770 .scope function.vec4.s8, "get_word" "get_word" 12 81, 12 81 0, S_0x16015a520;
 .timescale 0 0;
v0x60000208b960_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x16015b770
TD_tb_multi_tpc_gemm.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x60000208b960_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x16015bae0 .scope module, "vpu_inst" "vector_unit" 7 407, 13 17 0, S_0x160153060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x160824a00 .param/l "DATA_WIDTH" 0 13 19, +C4<00000000000000000000000000010000>;
P_0x160824a40 .param/l "LANES" 0 13 18, +C4<00000000000000000000000000010000>;
P_0x160824a80 .param/l "REDUCE_STAGES" 1 13 201, +C4<00000000000000000000000000000100>;
P_0x160824ac0 .param/l "SRAM_ADDR_W" 0 13 21, +C4<00000000000000000000000000010100>;
P_0x160824b00 .param/l "S_DECODE" 1 13 112, C4<001>;
P_0x160824b40 .param/l "S_DONE" 1 13 117, C4<110>;
P_0x160824b80 .param/l "S_EXECUTE" 1 13 113, C4<010>;
P_0x160824bc0 .param/l "S_IDLE" 1 13 111, C4<000>;
P_0x160824c00 .param/l "S_MEM_WAIT" 1 13 114, C4<011>;
P_0x160824c40 .param/l "S_REDUCE" 1 13 115, C4<100>;
P_0x160824c80 .param/l "S_WRITEBACK" 1 13 116, C4<101>;
P_0x160824cc0 .param/l "VOP_ADD" 1 13 78, C4<00000001>;
P_0x160824d00 .param/l "VOP_BCAST" 1 13 92, C4<00110010>;
P_0x160824d40 .param/l "VOP_GELU" 1 13 83, C4<00010001>;
P_0x160824d80 .param/l "VOP_LOAD" 1 13 90, C4<00110000>;
P_0x160824dc0 .param/l "VOP_MADD" 1 13 81, C4<00000100>;
P_0x160824e00 .param/l "VOP_MAX" 1 13 88, C4<00100001>;
P_0x160824e40 .param/l "VOP_MIN" 1 13 89, C4<00100010>;
P_0x160824e80 .param/l "VOP_MOV" 1 13 93, C4<00110011>;
P_0x160824ec0 .param/l "VOP_MUL" 1 13 80, C4<00000011>;
P_0x160824f00 .param/l "VOP_RELU" 1 13 82, C4<00010000>;
P_0x160824f40 .param/l "VOP_SIGMOID" 1 13 85, C4<00010011>;
P_0x160824f80 .param/l "VOP_SILU" 1 13 84, C4<00010010>;
P_0x160824fc0 .param/l "VOP_STORE" 1 13 91, C4<00110001>;
P_0x160825000 .param/l "VOP_SUB" 1 13 79, C4<00000010>;
P_0x160825040 .param/l "VOP_SUM" 1 13 87, C4<00100000>;
P_0x160825080 .param/l "VOP_TANH" 1 13 86, C4<00010100>;
P_0x1608250c0 .param/l "VOP_ZERO" 1 13 94, C4<00110100>;
P_0x160825100 .param/l "VREG_COUNT" 0 13 20, +C4<00000000000000000000000000100000>;
L_0x6000038d81c0 .functor BUFZ 256, L_0x6000022d7160, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d8230 .functor BUFZ 256, L_0x6000022d72a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d82a0 .functor BUFZ 1, v0x6000020b6640_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d8380 .functor BUFZ 256, v0x6000020b7210_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000038d83f0 .functor BUFZ 1, v0x6000020b7330_0, C4<0>, C4<0>, C4<0>;
L_0x6000038d8460 .functor BUFZ 1, v0x6000020b7060_0, C4<0>, C4<0>, C4<0>;
v0x6000020b5cb0_0 .net *"_ivl_48", 255 0, L_0x6000022d7160;  1 drivers
v0x6000020b5d40_0 .net *"_ivl_50", 6 0, L_0x6000022d7200;  1 drivers
L_0x148092be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020b5dd0_0 .net *"_ivl_53", 1 0, L_0x148092be8;  1 drivers
v0x6000020b5e60_0 .net *"_ivl_56", 255 0, L_0x6000022d72a0;  1 drivers
v0x6000020b5ef0_0 .net *"_ivl_58", 6 0, L_0x6000022d7340;  1 drivers
L_0x148092c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000020b5f80_0 .net *"_ivl_61", 1 0, L_0x148092c30;  1 drivers
L_0x148092c78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000020b6010_0 .net/2u *"_ivl_64", 2 0, L_0x148092c78;  1 drivers
v0x6000020b60a0_0 .var "addr_reg", 19 0;
v0x6000020b6130_0 .var "alu_result", 255 0;
v0x6000020b61c0_0 .net "clk", 0 0, v0x6000020ba250_0;  alias, 1 drivers
v0x6000020b6250_0 .net "cmd", 127 0, v0x6000020919e0_0;  alias, 1 drivers
v0x6000020b62e0_0 .net "cmd_done", 0 0, L_0x6000038d82a0;  alias, 1 drivers
v0x6000020b6370_0 .net "cmd_ready", 0 0, L_0x6000022d73e0;  alias, 1 drivers
v0x6000020b6400_0 .var "cmd_reg", 127 0;
v0x6000020b6490_0 .net "cmd_valid", 0 0, L_0x6000038d3f00;  alias, 1 drivers
v0x6000020b6520_0 .net "count", 15 0, L_0x6000022d70c0;  1 drivers
v0x6000020b65b0_0 .var "count_reg", 15 0;
v0x6000020b6640_0 .var "done_reg", 0 0;
v0x6000020b66d0_0 .var "elem_count", 15 0;
v0x6000020b6760_0 .net "imm", 15 0, L_0x6000022d6f80;  1 drivers
v0x6000020b67f0_0 .var "imm_reg", 15 0;
v0x6000020b6880_0 .var/i "lane", 31 0;
v0x6000020b6910 .array "lane_a", 15 0;
v0x6000020b6910_0 .net v0x6000020b6910 0, 15 0, L_0x6000022d5860; 1 drivers
v0x6000020b6910_1 .net v0x6000020b6910 1, 15 0, L_0x6000022d59a0; 1 drivers
v0x6000020b6910_2 .net v0x6000020b6910 2, 15 0, L_0x6000022d5ae0; 1 drivers
v0x6000020b6910_3 .net v0x6000020b6910 3, 15 0, L_0x6000022d5c20; 1 drivers
v0x6000020b6910_4 .net v0x6000020b6910 4, 15 0, L_0x6000022d5d60; 1 drivers
v0x6000020b6910_5 .net v0x6000020b6910 5, 15 0, L_0x6000022d5ea0; 1 drivers
v0x6000020b6910_6 .net v0x6000020b6910 6, 15 0, L_0x6000022d5fe0; 1 drivers
v0x6000020b6910_7 .net v0x6000020b6910 7, 15 0, L_0x6000022d6120; 1 drivers
v0x6000020b6910_8 .net v0x6000020b6910 8, 15 0, L_0x6000022d6260; 1 drivers
v0x6000020b6910_9 .net v0x6000020b6910 9, 15 0, L_0x6000022d63a0; 1 drivers
v0x6000020b6910_10 .net v0x6000020b6910 10, 15 0, L_0x6000022d6580; 1 drivers
v0x6000020b6910_11 .net v0x6000020b6910 11, 15 0, L_0x6000022d6620; 1 drivers
v0x6000020b6910_12 .net v0x6000020b6910 12, 15 0, L_0x6000022d6760; 1 drivers
v0x6000020b6910_13 .net v0x6000020b6910 13, 15 0, L_0x6000022d68a0; 1 drivers
v0x6000020b6910_14 .net v0x6000020b6910 14, 15 0, L_0x6000022d69e0; 1 drivers
v0x6000020b6910_15 .net v0x6000020b6910 15, 15 0, L_0x6000022d6b20; 1 drivers
v0x6000020b69a0 .array "lane_b", 15 0;
v0x6000020b69a0_0 .net v0x6000020b69a0 0, 15 0, L_0x6000022d5900; 1 drivers
v0x6000020b69a0_1 .net v0x6000020b69a0 1, 15 0, L_0x6000022d5a40; 1 drivers
v0x6000020b69a0_2 .net v0x6000020b69a0 2, 15 0, L_0x6000022d5b80; 1 drivers
v0x6000020b69a0_3 .net v0x6000020b69a0 3, 15 0, L_0x6000022d5cc0; 1 drivers
v0x6000020b69a0_4 .net v0x6000020b69a0 4, 15 0, L_0x6000022d5e00; 1 drivers
v0x6000020b69a0_5 .net v0x6000020b69a0 5, 15 0, L_0x6000022d5f40; 1 drivers
v0x6000020b69a0_6 .net v0x6000020b69a0 6, 15 0, L_0x6000022d6080; 1 drivers
v0x6000020b69a0_7 .net v0x6000020b69a0 7, 15 0, L_0x6000022d61c0; 1 drivers
v0x6000020b69a0_8 .net v0x6000020b69a0 8, 15 0, L_0x6000022d6300; 1 drivers
v0x6000020b69a0_9 .net v0x6000020b69a0 9, 15 0, L_0x6000022d64e0; 1 drivers
v0x6000020b69a0_10 .net v0x6000020b69a0 10, 15 0, L_0x6000022d6440; 1 drivers
v0x6000020b69a0_11 .net v0x6000020b69a0 11, 15 0, L_0x6000022d66c0; 1 drivers
v0x6000020b69a0_12 .net v0x6000020b69a0 12, 15 0, L_0x6000022d6800; 1 drivers
v0x6000020b69a0_13 .net v0x6000020b69a0 13, 15 0, L_0x6000022d6940; 1 drivers
v0x6000020b69a0_14 .net v0x6000020b69a0 14, 15 0, L_0x6000022d6a80; 1 drivers
v0x6000020b69a0_15 .net v0x6000020b69a0 15, 15 0, L_0x6000022d6bc0; 1 drivers
v0x6000020b6a30 .array "lane_result", 15 0, 15 0;
v0x6000020b6ac0_0 .net "mem_addr", 19 0, L_0x6000022d7020;  1 drivers
v0x6000020b6b50_0 .var "mem_addr_reg", 19 0;
v0x6000020b6be0_0 .net "opcode", 7 0, L_0x6000022d6c60;  1 drivers
v0x6000020b6c70_0 .var "reduce_result", 15 0;
v0x6000020b6d00 .array "reduce_tree", 79 0, 15 0;
v0x6000020b6d90_0 .net "rst_n", 0 0, v0x6000020bb7b0_0;  alias, 1 drivers
v0x6000020b6e20_0 .net "sram_addr", 19 0, v0x6000020b6eb0_0;  alias, 1 drivers
v0x6000020b6eb0_0 .var "sram_addr_reg", 19 0;
v0x6000020b6f40_0 .net "sram_rdata", 255 0, L_0x6000038d8c40;  alias, 1 drivers
v0x6000020b6fd0_0 .net "sram_re", 0 0, L_0x6000038d8460;  alias, 1 drivers
v0x6000020b7060_0 .var "sram_re_reg", 0 0;
v0x6000020b70f0_0 .net "sram_ready", 0 0, L_0x6000022d05a0;  alias, 1 drivers
v0x6000020b7180_0 .net "sram_wdata", 255 0, L_0x6000038d8380;  alias, 1 drivers
v0x6000020b7210_0 .var "sram_wdata_reg", 255 0;
v0x6000020b72a0_0 .net "sram_we", 0 0, L_0x6000038d83f0;  alias, 1 drivers
v0x6000020b7330_0 .var "sram_we_reg", 0 0;
v0x6000020b73c0_0 .var/i "stage", 31 0;
v0x6000020b7450_0 .var "state", 2 0;
v0x6000020b74e0_0 .net "subop", 7 0, L_0x6000022d6d00;  1 drivers
v0x6000020b7570_0 .var "subop_reg", 7 0;
v0x6000020b7600_0 .net "vd", 4 0, L_0x6000022d6da0;  1 drivers
v0x6000020b7690_0 .var "vd_reg", 4 0;
v0x6000020b7720 .array "vrf", 31 0, 255 0;
v0x6000020b77b0_0 .net "vs1", 4 0, L_0x6000022d6e40;  1 drivers
v0x6000020b7840_0 .net "vs1_data", 255 0, L_0x6000038d81c0;  1 drivers
v0x6000020b78d0_0 .var "vs1_reg", 4 0;
v0x6000020b7960_0 .net "vs2", 4 0, L_0x6000022d6ee0;  1 drivers
v0x6000020b79f0_0 .net "vs2_data", 255 0, L_0x6000038d8230;  1 drivers
v0x6000020b7a80_0 .var "vs2_reg", 4 0;
E_0x6000009e1700/0 .event anyedge, v0x6000020b6910_0, v0x6000020b6910_1, v0x6000020b6910_2, v0x6000020b6910_3;
E_0x6000009e1700/1 .event anyedge, v0x6000020b6910_4, v0x6000020b6910_5, v0x6000020b6910_6, v0x6000020b6910_7;
E_0x6000009e1700/2 .event anyedge, v0x6000020b6910_8, v0x6000020b6910_9, v0x6000020b6910_10, v0x6000020b6910_11;
E_0x6000009e1700/3 .event anyedge, v0x6000020b6910_12, v0x6000020b6910_13, v0x6000020b6910_14, v0x6000020b6910_15;
v0x6000020b6d00_0 .array/port v0x6000020b6d00, 0;
v0x6000020b6d00_1 .array/port v0x6000020b6d00, 1;
v0x6000020b6d00_2 .array/port v0x6000020b6d00, 2;
E_0x6000009e1700/4 .event anyedge, v0x6000020b7570_0, v0x6000020b6d00_0, v0x6000020b6d00_1, v0x6000020b6d00_2;
v0x6000020b6d00_3 .array/port v0x6000020b6d00, 3;
v0x6000020b6d00_4 .array/port v0x6000020b6d00, 4;
v0x6000020b6d00_5 .array/port v0x6000020b6d00, 5;
v0x6000020b6d00_6 .array/port v0x6000020b6d00, 6;
E_0x6000009e1700/5 .event anyedge, v0x6000020b6d00_3, v0x6000020b6d00_4, v0x6000020b6d00_5, v0x6000020b6d00_6;
v0x6000020b6d00_7 .array/port v0x6000020b6d00, 7;
v0x6000020b6d00_8 .array/port v0x6000020b6d00, 8;
v0x6000020b6d00_9 .array/port v0x6000020b6d00, 9;
v0x6000020b6d00_10 .array/port v0x6000020b6d00, 10;
E_0x6000009e1700/6 .event anyedge, v0x6000020b6d00_7, v0x6000020b6d00_8, v0x6000020b6d00_9, v0x6000020b6d00_10;
v0x6000020b6d00_11 .array/port v0x6000020b6d00, 11;
v0x6000020b6d00_12 .array/port v0x6000020b6d00, 12;
v0x6000020b6d00_13 .array/port v0x6000020b6d00, 13;
v0x6000020b6d00_14 .array/port v0x6000020b6d00, 14;
E_0x6000009e1700/7 .event anyedge, v0x6000020b6d00_11, v0x6000020b6d00_12, v0x6000020b6d00_13, v0x6000020b6d00_14;
v0x6000020b6d00_15 .array/port v0x6000020b6d00, 15;
v0x6000020b6d00_16 .array/port v0x6000020b6d00, 16;
v0x6000020b6d00_17 .array/port v0x6000020b6d00, 17;
v0x6000020b6d00_18 .array/port v0x6000020b6d00, 18;
E_0x6000009e1700/8 .event anyedge, v0x6000020b6d00_15, v0x6000020b6d00_16, v0x6000020b6d00_17, v0x6000020b6d00_18;
v0x6000020b6d00_19 .array/port v0x6000020b6d00, 19;
v0x6000020b6d00_20 .array/port v0x6000020b6d00, 20;
v0x6000020b6d00_21 .array/port v0x6000020b6d00, 21;
v0x6000020b6d00_22 .array/port v0x6000020b6d00, 22;
E_0x6000009e1700/9 .event anyedge, v0x6000020b6d00_19, v0x6000020b6d00_20, v0x6000020b6d00_21, v0x6000020b6d00_22;
v0x6000020b6d00_23 .array/port v0x6000020b6d00, 23;
v0x6000020b6d00_24 .array/port v0x6000020b6d00, 24;
v0x6000020b6d00_25 .array/port v0x6000020b6d00, 25;
v0x6000020b6d00_26 .array/port v0x6000020b6d00, 26;
E_0x6000009e1700/10 .event anyedge, v0x6000020b6d00_23, v0x6000020b6d00_24, v0x6000020b6d00_25, v0x6000020b6d00_26;
v0x6000020b6d00_27 .array/port v0x6000020b6d00, 27;
v0x6000020b6d00_28 .array/port v0x6000020b6d00, 28;
v0x6000020b6d00_29 .array/port v0x6000020b6d00, 29;
v0x6000020b6d00_30 .array/port v0x6000020b6d00, 30;
E_0x6000009e1700/11 .event anyedge, v0x6000020b6d00_27, v0x6000020b6d00_28, v0x6000020b6d00_29, v0x6000020b6d00_30;
v0x6000020b6d00_31 .array/port v0x6000020b6d00, 31;
v0x6000020b6d00_32 .array/port v0x6000020b6d00, 32;
v0x6000020b6d00_33 .array/port v0x6000020b6d00, 33;
v0x6000020b6d00_34 .array/port v0x6000020b6d00, 34;
E_0x6000009e1700/12 .event anyedge, v0x6000020b6d00_31, v0x6000020b6d00_32, v0x6000020b6d00_33, v0x6000020b6d00_34;
v0x6000020b6d00_35 .array/port v0x6000020b6d00, 35;
v0x6000020b6d00_36 .array/port v0x6000020b6d00, 36;
v0x6000020b6d00_37 .array/port v0x6000020b6d00, 37;
v0x6000020b6d00_38 .array/port v0x6000020b6d00, 38;
E_0x6000009e1700/13 .event anyedge, v0x6000020b6d00_35, v0x6000020b6d00_36, v0x6000020b6d00_37, v0x6000020b6d00_38;
v0x6000020b6d00_39 .array/port v0x6000020b6d00, 39;
v0x6000020b6d00_40 .array/port v0x6000020b6d00, 40;
v0x6000020b6d00_41 .array/port v0x6000020b6d00, 41;
v0x6000020b6d00_42 .array/port v0x6000020b6d00, 42;
E_0x6000009e1700/14 .event anyedge, v0x6000020b6d00_39, v0x6000020b6d00_40, v0x6000020b6d00_41, v0x6000020b6d00_42;
v0x6000020b6d00_43 .array/port v0x6000020b6d00, 43;
v0x6000020b6d00_44 .array/port v0x6000020b6d00, 44;
v0x6000020b6d00_45 .array/port v0x6000020b6d00, 45;
v0x6000020b6d00_46 .array/port v0x6000020b6d00, 46;
E_0x6000009e1700/15 .event anyedge, v0x6000020b6d00_43, v0x6000020b6d00_44, v0x6000020b6d00_45, v0x6000020b6d00_46;
v0x6000020b6d00_47 .array/port v0x6000020b6d00, 47;
v0x6000020b6d00_48 .array/port v0x6000020b6d00, 48;
v0x6000020b6d00_49 .array/port v0x6000020b6d00, 49;
v0x6000020b6d00_50 .array/port v0x6000020b6d00, 50;
E_0x6000009e1700/16 .event anyedge, v0x6000020b6d00_47, v0x6000020b6d00_48, v0x6000020b6d00_49, v0x6000020b6d00_50;
v0x6000020b6d00_51 .array/port v0x6000020b6d00, 51;
v0x6000020b6d00_52 .array/port v0x6000020b6d00, 52;
v0x6000020b6d00_53 .array/port v0x6000020b6d00, 53;
v0x6000020b6d00_54 .array/port v0x6000020b6d00, 54;
E_0x6000009e1700/17 .event anyedge, v0x6000020b6d00_51, v0x6000020b6d00_52, v0x6000020b6d00_53, v0x6000020b6d00_54;
v0x6000020b6d00_55 .array/port v0x6000020b6d00, 55;
v0x6000020b6d00_56 .array/port v0x6000020b6d00, 56;
v0x6000020b6d00_57 .array/port v0x6000020b6d00, 57;
v0x6000020b6d00_58 .array/port v0x6000020b6d00, 58;
E_0x6000009e1700/18 .event anyedge, v0x6000020b6d00_55, v0x6000020b6d00_56, v0x6000020b6d00_57, v0x6000020b6d00_58;
v0x6000020b6d00_59 .array/port v0x6000020b6d00, 59;
v0x6000020b6d00_60 .array/port v0x6000020b6d00, 60;
v0x6000020b6d00_61 .array/port v0x6000020b6d00, 61;
v0x6000020b6d00_62 .array/port v0x6000020b6d00, 62;
E_0x6000009e1700/19 .event anyedge, v0x6000020b6d00_59, v0x6000020b6d00_60, v0x6000020b6d00_61, v0x6000020b6d00_62;
v0x6000020b6d00_63 .array/port v0x6000020b6d00, 63;
v0x6000020b6d00_64 .array/port v0x6000020b6d00, 64;
v0x6000020b6d00_65 .array/port v0x6000020b6d00, 65;
v0x6000020b6d00_66 .array/port v0x6000020b6d00, 66;
E_0x6000009e1700/20 .event anyedge, v0x6000020b6d00_63, v0x6000020b6d00_64, v0x6000020b6d00_65, v0x6000020b6d00_66;
v0x6000020b6d00_67 .array/port v0x6000020b6d00, 67;
v0x6000020b6d00_68 .array/port v0x6000020b6d00, 68;
v0x6000020b6d00_69 .array/port v0x6000020b6d00, 69;
v0x6000020b6d00_70 .array/port v0x6000020b6d00, 70;
E_0x6000009e1700/21 .event anyedge, v0x6000020b6d00_67, v0x6000020b6d00_68, v0x6000020b6d00_69, v0x6000020b6d00_70;
v0x6000020b6d00_71 .array/port v0x6000020b6d00, 71;
v0x6000020b6d00_72 .array/port v0x6000020b6d00, 72;
v0x6000020b6d00_73 .array/port v0x6000020b6d00, 73;
v0x6000020b6d00_74 .array/port v0x6000020b6d00, 74;
E_0x6000009e1700/22 .event anyedge, v0x6000020b6d00_71, v0x6000020b6d00_72, v0x6000020b6d00_73, v0x6000020b6d00_74;
v0x6000020b6d00_75 .array/port v0x6000020b6d00, 75;
v0x6000020b6d00_76 .array/port v0x6000020b6d00, 76;
v0x6000020b6d00_77 .array/port v0x6000020b6d00, 77;
v0x6000020b6d00_78 .array/port v0x6000020b6d00, 78;
E_0x6000009e1700/23 .event anyedge, v0x6000020b6d00_75, v0x6000020b6d00_76, v0x6000020b6d00_77, v0x6000020b6d00_78;
v0x6000020b6d00_79 .array/port v0x6000020b6d00, 79;
E_0x6000009e1700/24 .event anyedge, v0x6000020b6d00_79;
E_0x6000009e1700 .event/or E_0x6000009e1700/0, E_0x6000009e1700/1, E_0x6000009e1700/2, E_0x6000009e1700/3, E_0x6000009e1700/4, E_0x6000009e1700/5, E_0x6000009e1700/6, E_0x6000009e1700/7, E_0x6000009e1700/8, E_0x6000009e1700/9, E_0x6000009e1700/10, E_0x6000009e1700/11, E_0x6000009e1700/12, E_0x6000009e1700/13, E_0x6000009e1700/14, E_0x6000009e1700/15, E_0x6000009e1700/16, E_0x6000009e1700/17, E_0x6000009e1700/18, E_0x6000009e1700/19, E_0x6000009e1700/20, E_0x6000009e1700/21, E_0x6000009e1700/22, E_0x6000009e1700/23, E_0x6000009e1700/24;
L_0x6000022d5860 .part L_0x6000038d81c0, 0, 16;
L_0x6000022d5900 .part L_0x6000038d8230, 0, 16;
L_0x6000022d59a0 .part L_0x6000038d81c0, 16, 16;
L_0x6000022d5a40 .part L_0x6000038d8230, 16, 16;
L_0x6000022d5ae0 .part L_0x6000038d81c0, 32, 16;
L_0x6000022d5b80 .part L_0x6000038d8230, 32, 16;
L_0x6000022d5c20 .part L_0x6000038d81c0, 48, 16;
L_0x6000022d5cc0 .part L_0x6000038d8230, 48, 16;
L_0x6000022d5d60 .part L_0x6000038d81c0, 64, 16;
L_0x6000022d5e00 .part L_0x6000038d8230, 64, 16;
L_0x6000022d5ea0 .part L_0x6000038d81c0, 80, 16;
L_0x6000022d5f40 .part L_0x6000038d8230, 80, 16;
L_0x6000022d5fe0 .part L_0x6000038d81c0, 96, 16;
L_0x6000022d6080 .part L_0x6000038d8230, 96, 16;
L_0x6000022d6120 .part L_0x6000038d81c0, 112, 16;
L_0x6000022d61c0 .part L_0x6000038d8230, 112, 16;
L_0x6000022d6260 .part L_0x6000038d81c0, 128, 16;
L_0x6000022d6300 .part L_0x6000038d8230, 128, 16;
L_0x6000022d63a0 .part L_0x6000038d81c0, 144, 16;
L_0x6000022d64e0 .part L_0x6000038d8230, 144, 16;
L_0x6000022d6580 .part L_0x6000038d81c0, 160, 16;
L_0x6000022d6440 .part L_0x6000038d8230, 160, 16;
L_0x6000022d6620 .part L_0x6000038d81c0, 176, 16;
L_0x6000022d66c0 .part L_0x6000038d8230, 176, 16;
L_0x6000022d6760 .part L_0x6000038d81c0, 192, 16;
L_0x6000022d6800 .part L_0x6000038d8230, 192, 16;
L_0x6000022d68a0 .part L_0x6000038d81c0, 208, 16;
L_0x6000022d6940 .part L_0x6000038d8230, 208, 16;
L_0x6000022d69e0 .part L_0x6000038d81c0, 224, 16;
L_0x6000022d6a80 .part L_0x6000038d8230, 224, 16;
L_0x6000022d6b20 .part L_0x6000038d81c0, 240, 16;
L_0x6000022d6bc0 .part L_0x6000038d8230, 240, 16;
L_0x6000022d6c60 .part v0x6000020919e0_0, 120, 8;
L_0x6000022d6d00 .part v0x6000020919e0_0, 112, 8;
L_0x6000022d6da0 .part v0x6000020919e0_0, 107, 5;
L_0x6000022d6e40 .part v0x6000020919e0_0, 102, 5;
L_0x6000022d6ee0 .part v0x6000020919e0_0, 97, 5;
L_0x6000022d6f80 .part v0x6000020919e0_0, 32, 16;
L_0x6000022d7020 .part v0x6000020919e0_0, 76, 20;
L_0x6000022d70c0 .part v0x6000020919e0_0, 48, 16;
L_0x6000022d7160 .array/port v0x6000020b7720, L_0x6000022d7200;
L_0x6000022d7200 .concat [ 5 2 0 0], v0x6000020b78d0_0, L_0x148092be8;
L_0x6000022d72a0 .array/port v0x6000020b7720, L_0x6000022d7340;
L_0x6000022d7340 .concat [ 5 2 0 0], v0x6000020b7a80_0, L_0x148092c30;
L_0x6000022d73e0 .cmp/eq 3, v0x6000020b7450_0, L_0x148092c78;
S_0x16015c080 .scope generate, "lane_extract[0]" "lane_extract[0]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1740 .param/l "i" 1 13 137, +C4<00>;
v0x6000020b6a30_0 .array/port v0x6000020b6a30, 0;
v0x6000020b6a30_1 .array/port v0x6000020b6a30, 1;
v0x6000020b6a30_2 .array/port v0x6000020b6a30, 2;
v0x6000020b6a30_3 .array/port v0x6000020b6a30, 3;
E_0x6000009e17c0/0 .event anyedge, v0x6000020b6a30_0, v0x6000020b6a30_1, v0x6000020b6a30_2, v0x6000020b6a30_3;
v0x6000020b6a30_4 .array/port v0x6000020b6a30, 4;
v0x6000020b6a30_5 .array/port v0x6000020b6a30, 5;
v0x6000020b6a30_6 .array/port v0x6000020b6a30, 6;
v0x6000020b6a30_7 .array/port v0x6000020b6a30, 7;
E_0x6000009e17c0/1 .event anyedge, v0x6000020b6a30_4, v0x6000020b6a30_5, v0x6000020b6a30_6, v0x6000020b6a30_7;
v0x6000020b6a30_8 .array/port v0x6000020b6a30, 8;
v0x6000020b6a30_9 .array/port v0x6000020b6a30, 9;
v0x6000020b6a30_10 .array/port v0x6000020b6a30, 10;
v0x6000020b6a30_11 .array/port v0x6000020b6a30, 11;
E_0x6000009e17c0/2 .event anyedge, v0x6000020b6a30_8, v0x6000020b6a30_9, v0x6000020b6a30_10, v0x6000020b6a30_11;
v0x6000020b6a30_12 .array/port v0x6000020b6a30, 12;
v0x6000020b6a30_13 .array/port v0x6000020b6a30, 13;
v0x6000020b6a30_14 .array/port v0x6000020b6a30, 14;
v0x6000020b6a30_15 .array/port v0x6000020b6a30, 15;
E_0x6000009e17c0/3 .event anyedge, v0x6000020b6a30_12, v0x6000020b6a30_13, v0x6000020b6a30_14, v0x6000020b6a30_15;
E_0x6000009e17c0 .event/or E_0x6000009e17c0/0, E_0x6000009e17c0/1, E_0x6000009e17c0/2, E_0x6000009e17c0/3;
E_0x6000009e1800/0 .event anyedge, v0x6000020b7570_0, v0x6000020b6910_0, v0x6000020b6910_1, v0x6000020b6910_2;
E_0x6000009e1800/1 .event anyedge, v0x6000020b6910_3, v0x6000020b6910_4, v0x6000020b6910_5, v0x6000020b6910_6;
E_0x6000009e1800/2 .event anyedge, v0x6000020b6910_7, v0x6000020b6910_8, v0x6000020b6910_9, v0x6000020b6910_10;
E_0x6000009e1800/3 .event anyedge, v0x6000020b6910_11, v0x6000020b6910_12, v0x6000020b6910_13, v0x6000020b6910_14;
E_0x6000009e1800/4 .event anyedge, v0x6000020b6910_15, v0x6000020b69a0_0, v0x6000020b69a0_1, v0x6000020b69a0_2;
E_0x6000009e1800/5 .event anyedge, v0x6000020b69a0_3, v0x6000020b69a0_4, v0x6000020b69a0_5, v0x6000020b69a0_6;
E_0x6000009e1800/6 .event anyedge, v0x6000020b69a0_7, v0x6000020b69a0_8, v0x6000020b69a0_9, v0x6000020b69a0_10;
E_0x6000009e1800/7 .event anyedge, v0x6000020b69a0_11, v0x6000020b69a0_12, v0x6000020b69a0_13, v0x6000020b69a0_14;
E_0x6000009e1800/8 .event anyedge, v0x6000020b69a0_15, v0x6000020b67f0_0;
E_0x6000009e1800 .event/or E_0x6000009e1800/0, E_0x6000009e1800/1, E_0x6000009e1800/2, E_0x6000009e1800/3, E_0x6000009e1800/4, E_0x6000009e1800/5, E_0x6000009e1800/6, E_0x6000009e1800/7, E_0x6000009e1800/8;
S_0x16015c1f0 .scope generate, "lane_extract[1]" "lane_extract[1]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1840 .param/l "i" 1 13 137, +C4<01>;
S_0x16015c360 .scope generate, "lane_extract[2]" "lane_extract[2]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e18c0 .param/l "i" 1 13 137, +C4<010>;
S_0x16015c4d0 .scope generate, "lane_extract[3]" "lane_extract[3]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1940 .param/l "i" 1 13 137, +C4<011>;
S_0x16015c640 .scope generate, "lane_extract[4]" "lane_extract[4]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1a00 .param/l "i" 1 13 137, +C4<0100>;
S_0x16015c7b0 .scope generate, "lane_extract[5]" "lane_extract[5]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1a80 .param/l "i" 1 13 137, +C4<0101>;
S_0x16015c920 .scope generate, "lane_extract[6]" "lane_extract[6]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1b00 .param/l "i" 1 13 137, +C4<0110>;
S_0x16015ca90 .scope generate, "lane_extract[7]" "lane_extract[7]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1b80 .param/l "i" 1 13 137, +C4<0111>;
S_0x16015cc00 .scope generate, "lane_extract[8]" "lane_extract[8]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e19c0 .param/l "i" 1 13 137, +C4<01000>;
S_0x16015cd70 .scope generate, "lane_extract[9]" "lane_extract[9]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1c40 .param/l "i" 1 13 137, +C4<01001>;
S_0x16015cee0 .scope generate, "lane_extract[10]" "lane_extract[10]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1cc0 .param/l "i" 1 13 137, +C4<01010>;
S_0x16015d050 .scope generate, "lane_extract[11]" "lane_extract[11]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1d40 .param/l "i" 1 13 137, +C4<01011>;
S_0x16015d1c0 .scope generate, "lane_extract[12]" "lane_extract[12]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1dc0 .param/l "i" 1 13 137, +C4<01100>;
S_0x16015d330 .scope generate, "lane_extract[13]" "lane_extract[13]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1e40 .param/l "i" 1 13 137, +C4<01101>;
S_0x16015d4a0 .scope generate, "lane_extract[14]" "lane_extract[14]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1ec0 .param/l "i" 1 13 137, +C4<01110>;
S_0x16015d610 .scope generate, "lane_extract[15]" "lane_extract[15]" 13 137, 13 137 0, S_0x16015bae0;
 .timescale 0 0;
P_0x6000009e1f40 .param/l "i" 1 13 137, +C4<01111>;
S_0x160137290 .scope task, "init_ddr_matrices" "init_ddr_matrices" 3 313, 3 313 0, S_0x160149c60;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.init_ddr_matrices ;
    %vpi_call/w 3 315 "$display", "  Initializing DDR with 16x16 matrices..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
T_11.14 ;
    %load/vec4 v0x6000020ba400_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
T_11.16 ;
    %load/vec4 v0x6000020ba5b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.17, 5;
    %load/vec4 v0x6000020ba400_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v0x6000020ba130_0, 0, 8;
    %load/vec4 v0x6000020ba400_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %muli 4, 0, 32;
    %load/vec4 v0x6000020ba5b0_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %add;
    %store/vec4 v0x6000020ba490_0, 0, 32;
    %load/vec4 v0x6000020ba5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
    %jmp T_11.16;
T_11.17 ;
    %load/vec4 v0x6000020ba400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
    %jmp T_11.14;
T_11.15 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000020a42d0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
T_11.18 ;
    %load/vec4 v0x6000020ba400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.19, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
T_11.20 ;
    %load/vec4 v0x6000020ba5b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.21, 5;
    %load/vec4 v0x6000020ba400_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6000020ba400_0;
    %muli 4, 0, 32;
    %load/vec4 v0x6000020ba5b0_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x6000020a42d0_0, 4, 8;
    %load/vec4 v0x6000020ba5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
    %jmp T_11.20;
T_11.21 ;
    %load/vec4 v0x6000020ba400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
    %jmp T_11.18;
T_11.19 ;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000020a42d0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
T_11.22 ;
    %load/vec4 v0x6000020ba400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.23, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
T_11.24 ;
    %load/vec4 v0x6000020ba5b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x6000020ba400_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6000020ba400_0;
    %muli 4, 0, 32;
    %load/vec4 v0x6000020ba5b0_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x6000020a42d0_0, 4, 8;
    %load/vec4 v0x6000020ba5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
    %jmp T_11.24;
T_11.25 ;
    %load/vec4 v0x6000020ba400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
    %jmp T_11.22;
T_11.23 ;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000020a42d0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
T_11.26 ;
    %load/vec4 v0x6000020ba400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.27, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
T_11.28 ;
    %load/vec4 v0x6000020ba5b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.29, 5;
    %load/vec4 v0x6000020ba400_0;
    %addi 5, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6000020ba400_0;
    %muli 4, 0, 32;
    %load/vec4 v0x6000020ba5b0_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x6000020a42d0_0, 4, 8;
    %load/vec4 v0x6000020ba5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
    %jmp T_11.28;
T_11.29 ;
    %load/vec4 v0x6000020ba400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
    %jmp T_11.26;
T_11.27 ;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000020a42d0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
T_11.30 ;
    %load/vec4 v0x6000020ba400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.31, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
T_11.32 ;
    %load/vec4 v0x6000020ba5b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.33, 5;
    %load/vec4 v0x6000020ba400_0;
    %addi 9, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6000020ba400_0;
    %muli 4, 0, 32;
    %load/vec4 v0x6000020ba5b0_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x6000020a42d0_0, 4, 8;
    %load/vec4 v0x6000020ba5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
    %jmp T_11.32;
T_11.33 ;
    %load/vec4 v0x6000020ba400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
    %jmp T_11.30;
T_11.31 ;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000020a42d0_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
T_11.34 ;
    %load/vec4 v0x6000020ba400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.35, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
T_11.36 ;
    %load/vec4 v0x6000020ba5b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.37, 5;
    %load/vec4 v0x6000020ba400_0;
    %addi 13, 0, 32;
    %pad/s 8;
    %load/vec4 v0x6000020ba400_0;
    %muli 4, 0, 32;
    %load/vec4 v0x6000020ba5b0_0;
    %add;
    %muli 8, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x6000020a42d0_0, 4, 8;
    %load/vec4 v0x6000020ba5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba5b0_0, 0, 32;
    %jmp T_11.36;
T_11.37 ;
    %load/vec4 v0x6000020ba400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba400_0, 0, 32;
    %jmp T_11.34;
T_11.35 ;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000020a42d0_0, 0, 256;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020a42d0_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020a42d0_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020a42d0_0, 4, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020a42d0_0, 4, 8;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 129, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 130, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 131, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 132, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 133, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 134, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 135, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 137, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 138, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 139, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 140, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 141, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 142, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000020a42d0_0;
    %ix/load 4, 143, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %vpi_call/w 3 427 "$display", "  A matrix: A[i,j] = row_index + 1" {0 0 0};
    %vpi_call/w 3 428 "$display", "  B matrix: Block-diagonal identity" {0 0 0};
    %vpi_call/w 3 429 "$display", "  Expected C = A \303\227 B = A (since B \342\211\210 I)" {0 0 0};
    %end;
S_0x16015e000 .scope task, "load_tpc0_program" "load_tpc0_program" 3 439, 3 439 0, S_0x160149c60;
 .timescale -9 -12;
v0x6000020b83f0_0 .var "a_tile_addr", 39 0;
v0x6000020b8480_0 .var "b_tile_addr", 39 0;
v0x6000020b8510_0 .var "c_tile_addr", 39 0;
v0x6000020b85a0_0 .var/i "pc", 31 0;
v0x6000020b8630_0 .var "sram_a", 19 0;
v0x6000020b86c0_0 .var "sram_b", 19 0;
v0x6000020b8750_0 .var "sram_p0", 19 0;
v0x6000020b87e0_0 .var "sram_p1", 19 0;
v0x6000020b8870_0 .var "ti", 1 0;
v0x6000020b8900_0 .var "tj", 1 0;
TD_tb_multi_tpc_gemm.load_tpc0_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000020b8630_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x6000020b86c0_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x6000020b8750_0, 0, 20;
    %pushi/vec4 768, 0, 20;
    %store/vec4 v0x6000020b87e0_0, 0, 20;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020b8870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020b8900_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020b85a0_0, 0, 32;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x6000020b83f0_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000020b83f0_0;
    %load/vec4 v0x6000020b8630_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b85a0_0;
    %store/vec4a v0x600002139c20, 4, 0;
    %load/vec4 v0x6000020b85a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b85a0_0, 0, 32;
    %pushi/vec4 4096, 0, 40;
    %store/vec4 v0x6000020b8480_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000020b8480_0;
    %load/vec4 v0x6000020b86c0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b85a0_0;
    %store/vec4a v0x600002139c20, 4, 0;
    %load/vec4 v0x6000020b85a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b85a0_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b85a0_0;
    %store/vec4a v0x600002139c20, 4, 0;
    %load/vec4 v0x6000020b85a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b85a0_0, 0, 32;
    %load/vec4 v0x6000020b8750_0;
    %load/vec4 v0x6000020b8630_0;
    %load/vec4 v0x6000020b86c0_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x6000020b9a70_0, 0, 16;
    %store/vec4 v0x6000020b9b00_0, 0, 16;
    %store/vec4 v0x6000020b9c20_0, 0, 16;
    %store/vec4 v0x6000020b9d40_0, 0, 16;
    %store/vec4 v0x6000020b9cb0_0, 0, 16;
    %store/vec4 v0x6000020b99e0_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x16015ea10;
    %ix/getv/s 4, v0x6000020b85a0_0;
    %store/vec4a v0x600002139c20, 4, 0;
    %load/vec4 v0x6000020b85a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b85a0_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b85a0_0;
    %store/vec4a v0x600002139c20, 4, 0;
    %load/vec4 v0x6000020b85a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b85a0_0, 0, 32;
    %pushi/vec4 8192, 0, 40;
    %store/vec4 v0x6000020b8510_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x6000020b8510_0;
    %load/vec4 v0x6000020b8750_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b85a0_0;
    %store/vec4a v0x600002139c20, 4, 0;
    %load/vec4 v0x6000020b85a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b85a0_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b85a0_0;
    %store/vec4a v0x600002139c20, 4, 0;
    %load/vec4 v0x6000020b85a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b85a0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000020b85a0_0;
    %store/vec4a v0x600002139c20, 4, 0;
    %load/vec4 v0x6000020b85a0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 486 "$display", "    TPC0: Computes C[0,0], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x16015e170 .scope task, "load_tpc1_program" "load_tpc1_program" 3 490, 3 490 0, S_0x160149c60;
 .timescale -9 -12;
v0x6000020b8990_0 .var "a_tile_addr", 39 0;
v0x6000020b8a20_0 .var "b_tile_addr", 39 0;
v0x6000020b8ab0_0 .var "c_tile_addr", 39 0;
v0x6000020b8b40_0 .var/i "pc", 31 0;
v0x6000020b8bd0_0 .var "sram_a", 19 0;
v0x6000020b8c60_0 .var "sram_b", 19 0;
v0x6000020b8cf0_0 .var "sram_p0", 19 0;
TD_tb_multi_tpc_gemm.load_tpc1_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000020b8bd0_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x6000020b8c60_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x6000020b8cf0_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020b8b40_0, 0, 32;
    %pushi/vec4 32, 0, 40;
    %store/vec4 v0x6000020b8990_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000020b8990_0;
    %load/vec4 v0x6000020b8bd0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b8b40_0;
    %store/vec4a v0x600002141b90, 4, 0;
    %load/vec4 v0x6000020b8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8b40_0, 0, 32;
    %pushi/vec4 4256, 0, 40;
    %store/vec4 v0x6000020b8a20_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000020b8a20_0;
    %load/vec4 v0x6000020b8c60_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b8b40_0;
    %store/vec4a v0x600002141b90, 4, 0;
    %load/vec4 v0x6000020b8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8b40_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b8b40_0;
    %store/vec4a v0x600002141b90, 4, 0;
    %load/vec4 v0x6000020b8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8b40_0, 0, 32;
    %load/vec4 v0x6000020b8cf0_0;
    %load/vec4 v0x6000020b8bd0_0;
    %load/vec4 v0x6000020b8c60_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x6000020b9a70_0, 0, 16;
    %store/vec4 v0x6000020b9b00_0, 0, 16;
    %store/vec4 v0x6000020b9c20_0, 0, 16;
    %store/vec4 v0x6000020b9d40_0, 0, 16;
    %store/vec4 v0x6000020b9cb0_0, 0, 16;
    %store/vec4 v0x6000020b99e0_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x16015ea10;
    %ix/getv/s 4, v0x6000020b8b40_0;
    %store/vec4a v0x600002141b90, 4, 0;
    %load/vec4 v0x6000020b8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8b40_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b8b40_0;
    %store/vec4a v0x600002141b90, 4, 0;
    %load/vec4 v0x6000020b8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8b40_0, 0, 32;
    %pushi/vec4 8320, 0, 40;
    %store/vec4 v0x6000020b8ab0_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x6000020b8ab0_0;
    %load/vec4 v0x6000020b8cf0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b8b40_0;
    %store/vec4a v0x600002141b90, 4, 0;
    %load/vec4 v0x6000020b8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8b40_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b8b40_0;
    %store/vec4a v0x600002141b90, 4, 0;
    %load/vec4 v0x6000020b8b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8b40_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000020b8b40_0;
    %store/vec4a v0x600002141b90, 4, 0;
    %load/vec4 v0x6000020b8b40_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 529 "$display", "    TPC1: Computes C[0,1], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x16015e2e0 .scope task, "load_tpc2_program" "load_tpc2_program" 3 533, 3 533 0, S_0x160149c60;
 .timescale -9 -12;
v0x6000020b8d80_0 .var "a_tile_addr", 39 0;
v0x6000020b8e10_0 .var "b_tile_addr", 39 0;
v0x6000020b8ea0_0 .var "c_tile_addr", 39 0;
v0x6000020b8f30_0 .var/i "pc", 31 0;
v0x6000020b8fc0_0 .var "sram_a", 19 0;
v0x6000020b9050_0 .var "sram_b", 19 0;
v0x6000020b90e0_0 .var "sram_p0", 19 0;
TD_tb_multi_tpc_gemm.load_tpc2_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000020b8fc0_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x6000020b9050_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x6000020b90e0_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020b8f30_0, 0, 32;
    %pushi/vec4 128, 0, 40;
    %store/vec4 v0x6000020b8d80_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000020b8d80_0;
    %load/vec4 v0x6000020b8fc0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b8f30_0;
    %store/vec4a v0x600002169b00, 4, 0;
    %load/vec4 v0x6000020b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8f30_0, 0, 32;
    %pushi/vec4 4096, 0, 40;
    %store/vec4 v0x6000020b8e10_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000020b8e10_0;
    %load/vec4 v0x6000020b9050_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b8f30_0;
    %store/vec4a v0x600002169b00, 4, 0;
    %load/vec4 v0x6000020b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8f30_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b8f30_0;
    %store/vec4a v0x600002169b00, 4, 0;
    %load/vec4 v0x6000020b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8f30_0, 0, 32;
    %load/vec4 v0x6000020b90e0_0;
    %load/vec4 v0x6000020b8fc0_0;
    %load/vec4 v0x6000020b9050_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x6000020b9a70_0, 0, 16;
    %store/vec4 v0x6000020b9b00_0, 0, 16;
    %store/vec4 v0x6000020b9c20_0, 0, 16;
    %store/vec4 v0x6000020b9d40_0, 0, 16;
    %store/vec4 v0x6000020b9cb0_0, 0, 16;
    %store/vec4 v0x6000020b99e0_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x16015ea10;
    %ix/getv/s 4, v0x6000020b8f30_0;
    %store/vec4a v0x600002169b00, 4, 0;
    %load/vec4 v0x6000020b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8f30_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b8f30_0;
    %store/vec4a v0x600002169b00, 4, 0;
    %load/vec4 v0x6000020b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8f30_0, 0, 32;
    %pushi/vec4 8448, 0, 40;
    %store/vec4 v0x6000020b8ea0_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x6000020b8ea0_0;
    %load/vec4 v0x6000020b90e0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b8f30_0;
    %store/vec4a v0x600002169b00, 4, 0;
    %load/vec4 v0x6000020b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8f30_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b8f30_0;
    %store/vec4a v0x600002169b00, 4, 0;
    %load/vec4 v0x6000020b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b8f30_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000020b8f30_0;
    %store/vec4a v0x600002169b00, 4, 0;
    %load/vec4 v0x6000020b8f30_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 572 "$display", "    TPC2: Computes C[1,0], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x16015e450 .scope task, "load_tpc3_program" "load_tpc3_program" 3 576, 3 576 0, S_0x160149c60;
 .timescale -9 -12;
v0x6000020b9170_0 .var "a_tile_addr", 39 0;
v0x6000020b9200_0 .var "b_tile_addr", 39 0;
v0x6000020b9290_0 .var "c_tile_addr", 39 0;
v0x6000020b9320_0 .var/i "pc", 31 0;
v0x6000020b93b0_0 .var "sram_a", 19 0;
v0x6000020b9440_0 .var "sram_b", 19 0;
v0x6000020b94d0_0 .var "sram_p0", 19 0;
TD_tb_multi_tpc_gemm.load_tpc3_program ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000020b93b0_0, 0, 20;
    %pushi/vec4 256, 0, 20;
    %store/vec4 v0x6000020b9440_0, 0, 20;
    %pushi/vec4 512, 0, 20;
    %store/vec4 v0x6000020b94d0_0, 0, 20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020b9320_0, 0, 32;
    %pushi/vec4 160, 0, 40;
    %store/vec4 v0x6000020b9170_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000020b9170_0;
    %load/vec4 v0x6000020b93b0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b9320_0;
    %store/vec4a v0x6000020b1a70, 4, 0;
    %load/vec4 v0x6000020b9320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b9320_0, 0, 32;
    %pushi/vec4 4256, 0, 40;
    %store/vec4 v0x6000020b9200_0, 0, 40;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x6000020b9200_0;
    %load/vec4 v0x6000020b9440_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b9320_0;
    %store/vec4a v0x6000020b1a70, 4, 0;
    %load/vec4 v0x6000020b9320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b9320_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b9320_0;
    %store/vec4a v0x6000020b1a70, 4, 0;
    %load/vec4 v0x6000020b9320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b9320_0, 0, 32;
    %load/vec4 v0x6000020b94d0_0;
    %load/vec4 v0x6000020b93b0_0;
    %load/vec4 v0x6000020b9440_0;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x6000020b9a70_0, 0, 16;
    %store/vec4 v0x6000020b9b00_0, 0, 16;
    %store/vec4 v0x6000020b9c20_0, 0, 16;
    %store/vec4 v0x6000020b9d40_0, 0, 16;
    %store/vec4 v0x6000020b9cb0_0, 0, 16;
    %store/vec4 v0x6000020b99e0_0, 0, 16;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_tensor_cmd, S_0x16015ea10;
    %ix/getv/s 4, v0x6000020b9320_0;
    %store/vec4a v0x6000020b1a70, 4, 0;
    %load/vec4 v0x6000020b9320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b9320_0, 0, 32;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b9320_0;
    %store/vec4a v0x6000020b1a70, 4, 0;
    %load/vec4 v0x6000020b9320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b9320_0, 0, 32;
    %pushi/vec4 8576, 0, 40;
    %store/vec4 v0x6000020b9290_0, 0, 40;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x6000020b9290_0;
    %load/vec4 v0x6000020b94d0_0;
    %pushi/vec4 1, 0, 12;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x6000020b9560_0, 0, 12;
    %store/vec4 v0x6000020b97a0_0, 0, 12;
    %store/vec4 v0x6000020b9680_0, 0, 20;
    %store/vec4 v0x6000020b95f0_0, 0, 40;
    %store/vec4 v0x6000020b9830_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_dma_cmd, S_0x16015e730;
    %ix/getv/s 4, v0x6000020b9320_0;
    %store/vec4a v0x6000020b1a70, 4, 0;
    %load/vec4 v0x6000020b9320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b9320_0, 0, 32;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000020b9950_0, 0, 8;
    %callf/vec4 TD_tb_multi_tpc_gemm.make_sync_cmd, S_0x16015e8a0;
    %ix/getv/s 4, v0x6000020b9320_0;
    %store/vec4a v0x6000020b1a70, 4, 0;
    %load/vec4 v0x6000020b9320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b9320_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000020b9320_0;
    %store/vec4a v0x6000020b1a70, 4, 0;
    %load/vec4 v0x6000020b9320_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 615 "$display", "    TPC3: Computes C[1,1], %0d instructions", S<0,vec4,s32> {1 0 0};
    %end;
S_0x16015e5c0 .scope task, "load_tpc_programs" "load_tpc_programs" 3 619, 3 619 0, S_0x160149c60;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.load_tpc_programs ;
    %vpi_call/w 3 621 "$display", "  Loading TPC programs..." {0 0 0};
    %fork TD_tb_multi_tpc_gemm.load_tpc0_program, S_0x16015e000;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc1_program, S_0x16015e170;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc2_program, S_0x16015e2e0;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc3_program, S_0x16015e450;
    %join;
    %end;
S_0x16015e730 .scope function.vec4.s128, "make_dma_cmd" "make_dma_cmd" 3 272, 3 272 0, S_0x160149c60;
 .timescale -9 -12;
v0x6000020b9560_0 .var "cols", 11 0;
v0x6000020b95f0_0 .var "ext_addr", 39 0;
v0x6000020b9680_0 .var "int_addr", 19 0;
; Variable make_dma_cmd is vec4 return value of scope S_0x16015e730
v0x6000020b97a0_0 .var "rows", 11 0;
v0x6000020b9830_0 .var "subop", 7 0;
TD_tb_multi_tpc_gemm.make_dma_cmd ;
    %pushi/vec4 3, 0, 8;
    %load/vec4 v0x6000020b9830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000020b95f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000020b9680_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000020b97a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000020b9560_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 32, 0, 12;
    %concati/vec4 32, 0, 12;
    %concati/vec4 0, 0, 4;
    %ret/vec4 0, 0, 128;  Assign to make_dma_cmd (store_vec4_to_lval)
    %end;
S_0x16015e8a0 .scope function.vec4.s128, "make_sync_cmd" "make_sync_cmd" 3 299, 3 299 0, S_0x160149c60;
 .timescale -9 -12;
; Variable make_sync_cmd is vec4 return value of scope S_0x16015e8a0
v0x6000020b9950_0 .var "unit", 7 0;
TD_tb_multi_tpc_gemm.make_sync_cmd ;
    %pushi/vec4 4, 0, 8;
    %load/vec4 v0x6000020b9950_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 112;
    %ret/vec4 0, 0, 128;  Assign to make_sync_cmd (store_vec4_to_lval)
    %end;
S_0x16015ea10 .scope function.vec4.s128, "make_tensor_cmd" "make_tensor_cmd" 3 261, 3 261 0, S_0x160149c60;
 .timescale -9 -12;
v0x6000020b99e0_0 .var "dst_addr", 15 0;
v0x6000020b9a70_0 .var "k", 15 0;
v0x6000020b9b00_0 .var "m", 15 0;
; Variable make_tensor_cmd is vec4 return value of scope S_0x16015ea10
v0x6000020b9c20_0 .var "n", 15 0;
v0x6000020b9cb0_0 .var "src1_addr", 15 0;
v0x6000020b9d40_0 .var "src2_addr", 15 0;
TD_tb_multi_tpc_gemm.make_tensor_cmd ;
    %pushi/vec4 1, 0, 8;
    %concati/vec4 1, 0, 8;
    %load/vec4 v0x6000020b99e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000020b9d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000020b9cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000020b9c20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000020b9b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000020b9a70_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %ret/vec4 0, 0, 128;  Assign to make_tensor_cmd (store_vec4_to_lval)
    %end;
S_0x16015eb80 .scope function.vec4.s128, "make_vpu_cmd" "make_vpu_cmd" 3 283, 3 283 0, S_0x160149c60;
 .timescale -9 -12;
; Variable make_vpu_cmd is vec4 return value of scope S_0x16015eb80
v0x6000020b9e60_0 .var "mem_addr", 19 0;
v0x6000020b9ef0_0 .var "subop", 7 0;
v0x6000020b9f80_0 .var "vd", 4 0;
v0x6000020ba010_0 .var "vs1", 4 0;
v0x6000020ba0a0_0 .var "vs2", 4 0;
TD_tb_multi_tpc_gemm.make_vpu_cmd ;
    %pushi/vec4 0, 0, 128;
    %ret/vec4 0, 0, 128;  Assign to make_vpu_cmd (store_vec4_to_lval)
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000020b9ef0_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000020b9f80_0;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000020ba010_0;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000020ba0a0_0;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_vpu_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000020b9e60_0;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 20; Assign to make_vpu_cmd (store_vec4_to_lval)
    %end;
S_0x16015ecf0 .scope task, "verify_results" "verify_results" 3 655, 3 655 0, S_0x160149c60;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.verify_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba2e0_0, 0, 32;
    %vpi_call/w 3 660 "$display", "\000" {0 0 0};
    %vpi_call/w 3 661 "$display", "  Verifying results..." {0 0 0};
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000021afde0, 4;
    %store/vec4 v0x6000020bb720_0, 0, 256;
    %vpi_call/w 3 671 "$display", "  C00 (TPC0): %h", &PV<v0x6000020bb720_0, 0, 128> {0 0 0};
    %load/vec4 v0x6000020bb720_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x6000020ba1c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000020ba370_0, 0, 32;
    %load/vec4 v0x6000020ba1c0_0;
    %load/vec4 v0x6000020ba370_0;
    %cmp/ne;
    %jmp/0xz  T_21.38, 4;
    %vpi_call/w 3 675 "$display", "    FAIL: C00[0,0] = %0d, expected %0d", v0x6000020ba1c0_0, v0x6000020ba370_0 {0 0 0};
    %load/vec4 v0x6000020ba2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba2e0_0, 0, 32;
    %jmp T_21.39;
T_21.38 ;
    %vpi_call/w 3 678 "$display", "    PASS: C00[0,0] = %0d", v0x6000020ba1c0_0 {0 0 0};
T_21.39 ;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000021afde0, 4;
    %store/vec4 v0x6000020bb720_0, 0, 256;
    %vpi_call/w 3 682 "$display", "  C01 (TPC1): %h", &PV<v0x6000020bb720_0, 0, 128> {0 0 0};
    %load/vec4 v0x6000020bb720_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x6000020ba1c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000020ba370_0, 0, 32;
    %load/vec4 v0x6000020ba1c0_0;
    %load/vec4 v0x6000020ba370_0;
    %cmp/ne;
    %jmp/0xz  T_21.40, 4;
    %vpi_call/w 3 686 "$display", "    FAIL: C01[0,0] = %0d, expected %0d", v0x6000020ba1c0_0, v0x6000020ba370_0 {0 0 0};
    %load/vec4 v0x6000020ba2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba2e0_0, 0, 32;
    %jmp T_21.41;
T_21.40 ;
    %vpi_call/w 3 689 "$display", "    PASS: C01[0,0] = %0d", v0x6000020ba1c0_0 {0 0 0};
T_21.41 ;
    %ix/load 4, 264, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000021afde0, 4;
    %store/vec4 v0x6000020bb720_0, 0, 256;
    %vpi_call/w 3 693 "$display", "  C10 (TPC2): %h", &PV<v0x6000020bb720_0, 0, 128> {0 0 0};
    %load/vec4 v0x6000020bb720_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x6000020ba1c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x6000020ba370_0, 0, 32;
    %load/vec4 v0x6000020ba1c0_0;
    %load/vec4 v0x6000020ba370_0;
    %cmp/ne;
    %jmp/0xz  T_21.42, 4;
    %vpi_call/w 3 697 "$display", "    FAIL: C10[0,0] = %0d, expected %0d", v0x6000020ba1c0_0, v0x6000020ba370_0 {0 0 0};
    %load/vec4 v0x6000020ba2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba2e0_0, 0, 32;
    %jmp T_21.43;
T_21.42 ;
    %vpi_call/w 3 700 "$display", "    PASS: C10[0,0] = %0d", v0x6000020ba1c0_0 {0 0 0};
T_21.43 ;
    %ix/load 4, 268, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000021afde0, 4;
    %store/vec4 v0x6000020bb720_0, 0, 256;
    %vpi_call/w 3 704 "$display", "  C11 (TPC3): %h", &PV<v0x6000020bb720_0, 0, 128> {0 0 0};
    %load/vec4 v0x6000020bb720_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x6000020ba1c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x6000020ba370_0, 0, 32;
    %load/vec4 v0x6000020ba1c0_0;
    %load/vec4 v0x6000020ba370_0;
    %cmp/ne;
    %jmp/0xz  T_21.44, 4;
    %vpi_call/w 3 708 "$display", "    FAIL: C11[0,0] = %0d, expected %0d", v0x6000020ba1c0_0, v0x6000020ba370_0 {0 0 0};
    %load/vec4 v0x6000020ba2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba2e0_0, 0, 32;
    %jmp T_21.45;
T_21.44 ;
    %vpi_call/w 3 711 "$display", "    PASS: C11[0,0] = %0d", v0x6000020ba1c0_0 {0 0 0};
T_21.45 ;
    %end;
S_0x16015ee60 .scope task, "wait_all_done" "wait_all_done" 3 634, 3 634 0, S_0x160149c60;
 .timescale -9 -12;
TD_tb_multi_tpc_gemm.wait_all_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020a4360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020a4240_0, 0, 1;
T_22.46 ;
    %load/vec4 v0x6000020a4360_0;
    %cmpi/s 2000, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_22.48, 5;
    %load/vec4 v0x6000020a4240_0;
    %nor/r;
    %and;
T_22.48;
    %flag_set/vec4 8;
    %jmp/0xz T_22.47, 8;
    %wait E_0x6000009f5080;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000021155f0_0, 0, 12;
    %fork TD_tb_multi_tpc_gemm.axi_read, S_0x1601160a0;
    %join;
    %load/vec4 v0x6000020bb690_0;
    %parti/s 4, 8, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_22.49, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020a4240_0, 0, 1;
T_22.49 ;
    %load/vec4 v0x6000020a4360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020a4360_0, 0, 32;
    %jmp T_22.46;
T_22.47 ;
    %end;
    .scope S_0x1601336f0;
T_23 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002119560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002119440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021194d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021193b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002119050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002119440_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002119440_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002119440_0, 0;
T_23.2 ;
    %load/vec4 v0x600002119c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000021194d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_23.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.5, 8;
    %load/vec4 v0x6000021194d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000021194d0_0, 0;
T_23.5 ;
    %load/vec4 v0x600002118360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000021193b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_23.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x6000021193b0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000021193b0_0, 0;
T_23.8 ;
    %load/vec4 v0x600002119200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.13, 9;
    %load/vec4 v0x6000021190e0_0;
    %and;
T_23.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.11, 8;
    %load/vec4 v0x600002119440_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002119440_0, 0;
T_23.11 ;
    %load/vec4 v0x600002119dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.16, 9;
    %load/vec4 v0x600002119cb0_0;
    %and;
T_23.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %load/vec4 v0x6000021194d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000021194d0_0, 0;
T_23.14 ;
    %load/vec4 v0x600002118510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.19, 9;
    %load/vec4 v0x6000021183f0_0;
    %and;
T_23.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %load/vec4 v0x6000021193b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000021193b0_0, 0;
T_23.17 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1601336f0;
T_24 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002119560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002118bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002118d80_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002118900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002118ab0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002118fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002119200_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002119b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002119dd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000021182d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002118510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002118630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002118750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021199e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002118090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002118120_0, 0;
    %fork t_1, S_0x160133860;
    %jmp t_0;
    .scope S_0x160133860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000211ed90_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x60000211ed90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000211ed90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002118e10, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000211ed90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002118cf0, 0, 4;
    %load/vec4 v0x60000211ed90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000211ed90_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x1601336f0;
t_0 %join;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002119200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.6, 9;
    %load/vec4 v0x6000021190e0_0;
    %and;
T_24.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002119200_0, 0;
T_24.4 ;
    %load/vec4 v0x600002119dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.9, 9;
    %load/vec4 v0x600002119cb0_0;
    %and;
T_24.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002119dd0_0, 0;
T_24.7 ;
    %load/vec4 v0x600002118510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.12, 9;
    %load/vec4 v0x6000021183f0_0;
    %and;
T_24.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002118510_0, 0;
T_24.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002118630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002118ab0_0, 0;
    %load/vec4 v0x600002119710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.24;
T_24.13 ;
    %load/vec4 v0x6000021195f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.25, 8;
    %load/vec4 v0x600002119680_0;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002118d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002118750_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.25 ;
    %jmp T_24.24;
T_24.14 ;
    %load/vec4 v0x600002119320_0;
    %assign/vec4 v0x600002118900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002118ab0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.24;
T_24.15 ;
    %load/vec4 v0x600002118b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %load/vec4 v0x600002118990_0;
    %assign/vec4 v0x600002118bd0_0, 0;
    %load/vec4 v0x600002118990_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002118090_0, 0;
    %load/vec4 v0x600002118990_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002118120_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.27 ;
    %jmp T_24.24;
T_24.16 ;
    %load/vec4 v0x600002118090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_24.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_24.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_24.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_24.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_24.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_24.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_24.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_24.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_24.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002118750_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.39;
T_24.29 ;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.39;
T_24.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.39;
T_24.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.39;
T_24.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.39;
T_24.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.39;
T_24.34 ;
    %load/vec4 v0x600002118d80_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_24.40, 5;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002118d80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002118e10, 0, 4;
    %load/vec4 v0x600002118bd0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002118d80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002118cf0, 0, 4;
    %load/vec4 v0x600002118d80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002118d80_0, 0;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.41;
T_24.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002118750_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.41 ;
    %jmp T_24.39;
T_24.35 ;
    %load/vec4 v0x600002118d80_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.42, 5;
    %load/vec4 v0x600002118d80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002118cf0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.44, 5;
    %load/vec4 v0x600002118d80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002118cf0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002118d80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002118cf0, 0, 4;
    %load/vec4 v0x600002118d80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002118e10, 4;
    %assign/vec4 v0x600002119320_0, 0;
    %jmp T_24.45;
T_24.44 ;
    %load/vec4 v0x600002118d80_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002118d80_0, 0;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
T_24.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.43;
T_24.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002118750_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.43 ;
    %jmp T_24.39;
T_24.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021199e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.39;
T_24.37 ;
    %load/vec4 v0x60000211fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002118630_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.46 ;
    %jmp T_24.39;
T_24.39 ;
    %pop/vec4 1;
    %jmp T_24.24;
T_24.17 ;
    %load/vec4 v0x60000211fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.48 ;
    %jmp T_24.24;
T_24.18 ;
    %load/vec4 v0x600002118090_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_24.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_24.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_24.52, 6;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.54;
T_24.50 ;
    %load/vec4 v0x600002118bd0_0;
    %assign/vec4 v0x600002118fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002119200_0, 0;
    %load/vec4 v0x6000021190e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.55, 8;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.55 ;
    %jmp T_24.54;
T_24.51 ;
    %load/vec4 v0x600002118bd0_0;
    %assign/vec4 v0x600002119b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002119dd0_0, 0;
    %load/vec4 v0x600002119cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.57, 8;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.57 ;
    %jmp T_24.54;
T_24.52 ;
    %load/vec4 v0x600002118bd0_0;
    %assign/vec4 v0x6000021182d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002118510_0, 0;
    %load/vec4 v0x6000021183f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.59, 8;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.59 ;
    %jmp T_24.54;
T_24.54 ;
    %pop/vec4 1;
    %jmp T_24.24;
T_24.19 ;
    %load/vec4 v0x600002118120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_24.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_24.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_24.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_24.64, 6;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
    %jmp T_24.66;
T_24.61 ;
    %load/vec4 v0x600002118ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.67, 8;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.67 ;
    %jmp T_24.66;
T_24.62 ;
    %load/vec4 v0x600002119a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.69, 8;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.69 ;
    %jmp T_24.66;
T_24.63 ;
    %load/vec4 v0x6000021181b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.71, 8;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.71 ;
    %jmp T_24.66;
T_24.64 ;
    %load/vec4 v0x60000211fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.73, 8;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.73 ;
    %jmp T_24.66;
T_24.66 ;
    %pop/vec4 1;
    %jmp T_24.24;
T_24.20 ;
    %load/vec4 v0x600002119830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021199e0_0, 0;
    %load/vec4 v0x600002119320_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.75 ;
    %jmp T_24.24;
T_24.21 ;
    %load/vec4 v0x6000021195f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.77, 8;
    %load/vec4 v0x600002119680_0;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002118d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002118630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.77 ;
    %jmp T_24.24;
T_24.22 ;
    %load/vec4 v0x6000021195f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002118750_0, 0;
    %load/vec4 v0x600002119680_0;
    %assign/vec4 v0x600002119320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002118d80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002119710_0, 0;
T_24.79 ;
    %jmp T_24.24;
T_24.24 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1601205e0;
T_25 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002132010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211a1c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000021320a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002132130, 4;
    %assign/vec4 v0x60000211a1c0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x16011df90;
T_26 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002132010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000211a400_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x60000211a400_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000211a400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a370, 0, 4;
    %load/vec4 v0x60000211a400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000211a400_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211a490_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000021320a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002132130, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a370, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000211a400_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x60000211a400_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x60000211a400_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000211a370, 4;
    %ix/getv/s 3, v0x60000211a400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a370, 0, 4;
    %load/vec4 v0x60000211a400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000211a400_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000211a370, 4;
    %assign/vec4 v0x60000211a490_0, 0;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x16011b940;
T_27 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002132010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000211a6d0_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x60000211a6d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000211a6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a640, 0, 4;
    %load/vec4 v0x60000211a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000211a6d0_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211a760_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000021320a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002132130, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a640, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000211a6d0_0, 0, 32;
T_27.6 ;
    %load/vec4 v0x60000211a6d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_27.7, 5;
    %load/vec4 v0x60000211a6d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000211a640, 4;
    %ix/getv/s 3, v0x60000211a6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a640, 0, 4;
    %load/vec4 v0x60000211a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000211a6d0_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000211a640, 4;
    %assign/vec4 v0x60000211a760_0, 0;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1601192f0;
T_28 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002132010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000211a9a0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x60000211a9a0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000211a9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a910, 0, 4;
    %load/vec4 v0x60000211a9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000211a9a0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211aa30_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x6000021320a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002132130, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a910, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000211a9a0_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x60000211a9a0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x60000211a9a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000211a910, 4;
    %ix/getv/s 3, v0x60000211a9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a910, 0, 4;
    %load/vec4 v0x60000211a9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000211a9a0_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000211a910, 4;
    %assign/vec4 v0x60000211aa30_0, 0;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1601463e0;
T_29 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000211b4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211b690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211afd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211af40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000211b450_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x60000211b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x60000211b600_0;
    %assign/vec4 v0x60000211b690_0, 0;
T_29.2 ;
    %load/vec4 v0x60000211b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x60000211aeb0_0;
    %assign/vec4 v0x60000211afd0_0, 0;
    %load/vec4 v0x60000211afd0_0;
    %assign/vec4 v0x60000211af40_0, 0;
    %load/vec4 v0x60000211b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x60000211b330_0;
    %assign/vec4 v0x60000211b450_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x60000211b3c0_0;
    %load/vec4 v0x60000211b330_0;
    %add;
    %assign/vec4 v0x60000211b450_0, 0;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1601466c0;
T_30 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002104ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002104c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021045a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002104510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002104a20_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x6000021047e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x600002104bd0_0;
    %assign/vec4 v0x600002104c60_0, 0;
T_30.2 ;
    %load/vec4 v0x600002104750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x600002104480_0;
    %assign/vec4 v0x6000021045a0_0, 0;
    %load/vec4 v0x6000021045a0_0;
    %assign/vec4 v0x600002104510_0, 0;
    %load/vec4 v0x600002104630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x600002104900_0;
    %assign/vec4 v0x600002104a20_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x600002104990_0;
    %load/vec4 v0x600002104900_0;
    %add;
    %assign/vec4 v0x600002104a20_0, 0;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1601469a0;
T_31 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002106010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021061c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002105b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002105a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002105f80_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x600002105d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x600002106130_0;
    %assign/vec4 v0x6000021061c0_0, 0;
T_31.2 ;
    %load/vec4 v0x600002105cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x6000021059e0_0;
    %assign/vec4 v0x600002105b00_0, 0;
    %load/vec4 v0x600002105b00_0;
    %assign/vec4 v0x600002105a70_0, 0;
    %load/vec4 v0x600002105b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x600002105e60_0;
    %assign/vec4 v0x600002105f80_0, 0;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x600002105ef0_0;
    %load/vec4 v0x600002105e60_0;
    %add;
    %assign/vec4 v0x600002105f80_0, 0;
T_31.7 ;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x160146c80;
T_32 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002107570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002107720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002107060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002106fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000021074e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x6000021072a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x600002107690_0;
    %assign/vec4 v0x600002107720_0, 0;
T_32.2 ;
    %load/vec4 v0x600002107210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x600002106f40_0;
    %assign/vec4 v0x600002107060_0, 0;
    %load/vec4 v0x600002107060_0;
    %assign/vec4 v0x600002106fd0_0, 0;
    %load/vec4 v0x6000021070f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x6000021073c0_0;
    %assign/vec4 v0x6000021074e0_0, 0;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0x600002107450_0;
    %load/vec4 v0x6000021073c0_0;
    %add;
    %assign/vec4 v0x6000021074e0_0, 0;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1601470d0;
T_33 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002100b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002100cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002100630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021005a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002100ab0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x600002100870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x600002100c60_0;
    %assign/vec4 v0x600002100cf0_0, 0;
T_33.2 ;
    %load/vec4 v0x6000021007e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x600002100510_0;
    %assign/vec4 v0x600002100630_0, 0;
    %load/vec4 v0x600002100630_0;
    %assign/vec4 v0x6000021005a0_0, 0;
    %load/vec4 v0x6000021006c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x600002100990_0;
    %assign/vec4 v0x600002100ab0_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x600002100a20_0;
    %load/vec4 v0x600002100990_0;
    %add;
    %assign/vec4 v0x600002100ab0_0, 0;
T_33.7 ;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1601473b0;
T_34 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021020a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002102250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002101b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002101b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002102010_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x600002101dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x6000021021c0_0;
    %assign/vec4 v0x600002102250_0, 0;
T_34.2 ;
    %load/vec4 v0x600002101d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x600002101a70_0;
    %assign/vec4 v0x600002101b90_0, 0;
    %load/vec4 v0x600002101b90_0;
    %assign/vec4 v0x600002101b00_0, 0;
    %load/vec4 v0x600002101c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.6, 8;
    %load/vec4 v0x600002101ef0_0;
    %assign/vec4 v0x600002102010_0, 0;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x600002101f80_0;
    %load/vec4 v0x600002101ef0_0;
    %add;
    %assign/vec4 v0x600002102010_0, 0;
T_34.7 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x160147690;
T_35 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002103600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021037b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021030f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002103060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002103570_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x600002103330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x600002103720_0;
    %assign/vec4 v0x6000021037b0_0, 0;
T_35.2 ;
    %load/vec4 v0x6000021032a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x600002102fd0_0;
    %assign/vec4 v0x6000021030f0_0, 0;
    %load/vec4 v0x6000021030f0_0;
    %assign/vec4 v0x600002103060_0, 0;
    %load/vec4 v0x600002103180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x600002103450_0;
    %assign/vec4 v0x600002103570_0, 0;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v0x6000021034e0_0;
    %load/vec4 v0x600002103450_0;
    %add;
    %assign/vec4 v0x600002103570_0, 0;
T_35.7 ;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x160147970;
T_36 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000210cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210cd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210c6c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210c630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000210cb40_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x60000210c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x60000210ccf0_0;
    %assign/vec4 v0x60000210cd80_0, 0;
T_36.2 ;
    %load/vec4 v0x60000210c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x60000210c5a0_0;
    %assign/vec4 v0x60000210c6c0_0, 0;
    %load/vec4 v0x60000210c6c0_0;
    %assign/vec4 v0x60000210c630_0, 0;
    %load/vec4 v0x60000210c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %load/vec4 v0x60000210ca20_0;
    %assign/vec4 v0x60000210cb40_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x60000210cab0_0;
    %load/vec4 v0x60000210ca20_0;
    %add;
    %assign/vec4 v0x60000210cb40_0, 0;
T_36.7 ;
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x160147dc0;
T_37 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000210e130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210e2e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210dc20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210db90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000210e0a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x60000210de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x60000210e250_0;
    %assign/vec4 v0x60000210e2e0_0, 0;
T_37.2 ;
    %load/vec4 v0x60000210ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x60000210db00_0;
    %assign/vec4 v0x60000210dc20_0, 0;
    %load/vec4 v0x60000210dc20_0;
    %assign/vec4 v0x60000210db90_0, 0;
    %load/vec4 v0x60000210dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x60000210df80_0;
    %assign/vec4 v0x60000210e0a0_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x60000210e010_0;
    %load/vec4 v0x60000210df80_0;
    %add;
    %assign/vec4 v0x60000210e0a0_0, 0;
T_37.7 ;
T_37.4 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1601480a0;
T_38 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000210f690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210f840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210f180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210f0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000210f600_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x60000210f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x60000210f7b0_0;
    %assign/vec4 v0x60000210f840_0, 0;
T_38.2 ;
    %load/vec4 v0x60000210f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x60000210f060_0;
    %assign/vec4 v0x60000210f180_0, 0;
    %load/vec4 v0x60000210f180_0;
    %assign/vec4 v0x60000210f0f0_0, 0;
    %load/vec4 v0x60000210f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x60000210f4e0_0;
    %assign/vec4 v0x60000210f600_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x60000210f570_0;
    %load/vec4 v0x60000210f4e0_0;
    %add;
    %assign/vec4 v0x60000210f600_0, 0;
T_38.7 ;
T_38.4 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x160148380;
T_39 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002108c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002108e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002108750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021086c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002108bd0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x600002108990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x600002108d80_0;
    %assign/vec4 v0x600002108e10_0, 0;
T_39.2 ;
    %load/vec4 v0x600002108900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %load/vec4 v0x600002108630_0;
    %assign/vec4 v0x600002108750_0, 0;
    %load/vec4 v0x600002108750_0;
    %assign/vec4 v0x6000021086c0_0, 0;
    %load/vec4 v0x6000021087e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %load/vec4 v0x600002108ab0_0;
    %assign/vec4 v0x600002108bd0_0, 0;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v0x600002108b40_0;
    %load/vec4 v0x600002108ab0_0;
    %add;
    %assign/vec4 v0x600002108bd0_0, 0;
T_39.7 ;
T_39.4 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x160148660;
T_40 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000210a1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210a370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002109cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002109c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000210a130_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x600002109ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x60000210a2e0_0;
    %assign/vec4 v0x60000210a370_0, 0;
T_40.2 ;
    %load/vec4 v0x600002109e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %load/vec4 v0x600002109b90_0;
    %assign/vec4 v0x600002109cb0_0, 0;
    %load/vec4 v0x600002109cb0_0;
    %assign/vec4 v0x600002109c20_0, 0;
    %load/vec4 v0x600002109d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x60000210a010_0;
    %assign/vec4 v0x60000210a130_0, 0;
    %jmp T_40.7;
T_40.6 ;
    %load/vec4 v0x60000210a0a0_0;
    %load/vec4 v0x60000210a010_0;
    %add;
    %assign/vec4 v0x60000210a130_0, 0;
T_40.7 ;
T_40.4 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x160148ab0;
T_41 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000210b720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210b8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210b210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000210b180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000210b690_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x60000210b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x60000210b840_0;
    %assign/vec4 v0x60000210b8d0_0, 0;
T_41.2 ;
    %load/vec4 v0x60000210b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x60000210b0f0_0;
    %assign/vec4 v0x60000210b210_0, 0;
    %load/vec4 v0x60000210b210_0;
    %assign/vec4 v0x60000210b180_0, 0;
    %load/vec4 v0x60000210b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x60000210b570_0;
    %assign/vec4 v0x60000210b690_0, 0;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x60000210b600_0;
    %load/vec4 v0x60000210b570_0;
    %add;
    %assign/vec4 v0x60000210b690_0, 0;
T_41.7 ;
T_41.4 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x160110080;
T_42 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002134cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002134ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021347e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002134750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002134c60_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x600002134a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x600002134e10_0;
    %assign/vec4 v0x600002134ea0_0, 0;
T_42.2 ;
    %load/vec4 v0x600002134990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x6000021346c0_0;
    %assign/vec4 v0x6000021347e0_0, 0;
    %load/vec4 v0x6000021347e0_0;
    %assign/vec4 v0x600002134750_0, 0;
    %load/vec4 v0x600002134870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %load/vec4 v0x600002134b40_0;
    %assign/vec4 v0x600002134c60_0, 0;
    %jmp T_42.7;
T_42.6 ;
    %load/vec4 v0x600002134bd0_0;
    %load/vec4 v0x600002134b40_0;
    %add;
    %assign/vec4 v0x600002134c60_0, 0;
T_42.7 ;
T_42.4 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x160110360;
T_43 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002136250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002136400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002135d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002135cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000021361c0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x600002135f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x600002136370_0;
    %assign/vec4 v0x600002136400_0, 0;
T_43.2 ;
    %load/vec4 v0x600002135ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x600002135c20_0;
    %assign/vec4 v0x600002135d40_0, 0;
    %load/vec4 v0x600002135d40_0;
    %assign/vec4 v0x600002135cb0_0, 0;
    %load/vec4 v0x600002135dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v0x6000021360a0_0;
    %assign/vec4 v0x6000021361c0_0, 0;
    %jmp T_43.7;
T_43.6 ;
    %load/vec4 v0x600002136130_0;
    %load/vec4 v0x6000021360a0_0;
    %add;
    %assign/vec4 v0x6000021361c0_0, 0;
T_43.7 ;
T_43.4 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x160110640;
T_44 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021377b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002137960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021372a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002137210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002137720_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x6000021374e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x6000021378d0_0;
    %assign/vec4 v0x600002137960_0, 0;
T_44.2 ;
    %load/vec4 v0x600002137450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x600002137180_0;
    %assign/vec4 v0x6000021372a0_0, 0;
    %load/vec4 v0x6000021372a0_0;
    %assign/vec4 v0x600002137210_0, 0;
    %load/vec4 v0x600002137330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %load/vec4 v0x600002137600_0;
    %assign/vec4 v0x600002137720_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0x600002137690_0;
    %load/vec4 v0x600002137600_0;
    %add;
    %assign/vec4 v0x600002137720_0, 0;
T_44.7 ;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x160129f20;
T_45 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002132010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002119ef0_0, 0, 32;
T_45.2 ;
    %load/vec4 v0x600002119ef0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_45.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002119ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002119e60, 0, 4;
    %load/vec4 v0x600002119ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002119ef0_0, 0, 32;
    %jmp T_45.2;
T_45.3 ;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x600002131cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002131d40, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002119e60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002119ef0_0, 0, 32;
T_45.6 ;
    %load/vec4 v0x600002119ef0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_45.7, 5;
    %load/vec4 v0x600002119ef0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002119e60, 4;
    %ix/getv/s 3, v0x600002119ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002119e60, 0, 4;
    %load/vec4 v0x600002119ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002119ef0_0, 0, 32;
    %jmp T_45.6;
T_45.7 ;
T_45.4 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x1601278d0;
T_46 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002132010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000211a010_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x60000211a010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000211a010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002119f80, 0, 4;
    %load/vec4 v0x60000211a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000211a010_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x600002131cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002131d40, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002119f80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000211a010_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x60000211a010_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.7, 5;
    %load/vec4 v0x60000211a010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002119f80, 4;
    %ix/getv/s 3, v0x60000211a010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002119f80, 0, 4;
    %load/vec4 v0x60000211a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000211a010_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
T_46.4 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x160125280;
T_47 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002132010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000211a130_0, 0, 32;
T_47.2 ;
    %load/vec4 v0x60000211a130_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_47.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000211a130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a0a0, 0, 4;
    %load/vec4 v0x60000211a130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000211a130_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x600002131cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002131d40, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a0a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000211a130_0, 0, 32;
T_47.6 ;
    %load/vec4 v0x60000211a130_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_47.7, 5;
    %load/vec4 v0x60000211a130_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000211a0a0, 4;
    %ix/getv/s 3, v0x60000211a130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211a0a0, 0, 4;
    %load/vec4 v0x60000211a130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000211a130_0, 0, 32;
    %jmp T_47.6;
T_47.7 ;
T_47.4 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x16012ea50;
T_48 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002132010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000021322e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000021319e0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x600002132370_0;
    %assign/vec4 v0x6000021322e0_0, 0;
    %load/vec4 v0x600002131a70_0;
    %assign/vec4 v0x6000021319e0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x16012ea50;
T_49 ;
    %wait E_0x6000009f7180;
    %load/vec4 v0x6000021322e0_0;
    %store/vec4 v0x600002132370_0, 0, 3;
    %load/vec4 v0x6000021319e0_0;
    %store/vec4 v0x600002131a70_0, 0, 16;
    %load/vec4 v0x6000021322e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %jmp T_49.5;
T_49.0 ;
    %load/vec4 v0x600002132250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.6, 8;
    %load/vec4 v0x600002132520_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_49.9, 8;
T_49.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_49.9, 8;
 ; End of false expr.
    %blend;
T_49.9;
    %store/vec4 v0x600002132370_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002131a70_0, 0, 16;
T_49.6 ;
    %jmp T_49.5;
T_49.1 ;
    %load/vec4 v0x600002132520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002132370_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002131a70_0, 0, 16;
T_49.10 ;
    %jmp T_49.5;
T_49.2 ;
    %load/vec4 v0x6000021319e0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002131a70_0, 0, 16;
    %load/vec4 v0x600002131830_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000021319e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_49.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002132370_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002131a70_0, 0, 16;
T_49.12 ;
    %jmp T_49.5;
T_49.3 ;
    %load/vec4 v0x6000021319e0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002131a70_0, 0, 16;
    %load/vec4 v0x600002131c20_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000021319e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_49.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002132370_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002131a70_0, 0, 16;
T_49.14 ;
    %jmp T_49.5;
T_49.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002132370_0, 0, 3;
    %jmp T_49.5;
T_49.5 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1601171e0;
T_50 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_50.9;
T_50.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_50.9;
T_50.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_50.9;
T_50.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_50.9;
T_50.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_50.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_50.11, 8;
T_50.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_50.11, 8;
 ; End of false expr.
    %blend;
T_50.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_50.9;
T_50.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_50.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_50.13, 8;
T_50.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_50.13, 8;
 ; End of false expr.
    %blend;
T_50.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_50.9;
T_50.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_50.9;
T_50.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_50.9;
T_50.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_50.9;
T_50.9 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1601171e0;
T_51 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x160117350;
T_52 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_52.9;
T_52.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_52.9;
T_52.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_52.9;
T_52.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_52.9;
T_52.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_52.11, 8;
T_52.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_52.11, 8;
 ; End of false expr.
    %blend;
T_52.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_52.9;
T_52.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_52.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_52.13, 8;
T_52.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_52.13, 8;
 ; End of false expr.
    %blend;
T_52.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_52.9;
T_52.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_52.9;
T_52.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_52.9;
T_52.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_52.9;
T_52.9 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x160117350;
T_53 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x1601174c0;
T_54 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_54.9;
T_54.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_54.9;
T_54.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_54.9;
T_54.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_54.9;
T_54.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_54.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_54.11, 8;
T_54.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_54.11, 8;
 ; End of false expr.
    %blend;
T_54.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_54.9;
T_54.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_54.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_54.13, 8;
T_54.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_54.13, 8;
 ; End of false expr.
    %blend;
T_54.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_54.9;
T_54.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_54.9;
T_54.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_54.9;
T_54.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_54.9;
T_54.9 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x1601174c0;
T_55 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x160117630;
T_56 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_56.9;
T_56.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_56.9;
T_56.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_56.9;
T_56.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_56.9;
T_56.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_56.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_56.11, 8;
T_56.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_56.11, 8;
 ; End of false expr.
    %blend;
T_56.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_56.9;
T_56.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_56.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_56.13, 8;
T_56.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_56.13, 8;
 ; End of false expr.
    %blend;
T_56.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_56.9;
T_56.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_56.9;
T_56.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_56.9;
T_56.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_56.9;
T_56.9 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x160117630;
T_57 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1601177a0;
T_58 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_58.9;
T_58.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_58.9;
T_58.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_58.9;
T_58.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_58.9;
T_58.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_58.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_58.11, 8;
T_58.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_58.11, 8;
 ; End of false expr.
    %blend;
T_58.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_58.9;
T_58.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_58.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_58.13, 8;
T_58.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_58.13, 8;
 ; End of false expr.
    %blend;
T_58.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_58.9;
T_58.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_58.9;
T_58.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_58.9;
T_58.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_58.9;
T_58.9 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1601177a0;
T_59 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x160117910;
T_60 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_60.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_60.9;
T_60.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_60.9;
T_60.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_60.9;
T_60.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_60.9;
T_60.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_60.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_60.11, 8;
T_60.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_60.11, 8;
 ; End of false expr.
    %blend;
T_60.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_60.9;
T_60.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_60.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_60.13, 8;
T_60.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_60.13, 8;
 ; End of false expr.
    %blend;
T_60.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_60.9;
T_60.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_60.9;
T_60.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_60.9;
T_60.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_60.9;
T_60.9 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x160117910;
T_61 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x160117a80;
T_62 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_62.9;
T_62.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_62.9;
T_62.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_62.9;
T_62.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_62.9;
T_62.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_62.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_62.11, 8;
T_62.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_62.11, 8;
 ; End of false expr.
    %blend;
T_62.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_62.9;
T_62.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_62.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_62.13, 8;
T_62.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_62.13, 8;
 ; End of false expr.
    %blend;
T_62.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_62.9;
T_62.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_62.9;
T_62.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_62.9;
T_62.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x160117a80;
T_63 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x16013e140;
T_64 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_64.9;
T_64.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_64.9;
T_64.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_64.9;
T_64.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_64.9;
T_64.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_64.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_64.11, 8;
T_64.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_64.11, 8;
 ; End of false expr.
    %blend;
T_64.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_64.9;
T_64.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_64.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_64.13, 8;
T_64.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_64.13, 8;
 ; End of false expr.
    %blend;
T_64.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_64.9;
T_64.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_64.9;
T_64.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_64.9;
T_64.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_64.9;
T_64.9 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x16013e140;
T_65 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x16013e2b0;
T_66 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_66.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_66.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_66.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_66.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_66.9;
T_66.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_66.9;
T_66.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_66.9;
T_66.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_66.9;
T_66.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_66.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_66.11, 8;
T_66.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_66.11, 8;
 ; End of false expr.
    %blend;
T_66.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_66.9;
T_66.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_66.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_66.13, 8;
T_66.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_66.13, 8;
 ; End of false expr.
    %blend;
T_66.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_66.9;
T_66.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_66.9;
T_66.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_66.9;
T_66.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_66.9;
T_66.9 ;
    %pop/vec4 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x16013e2b0;
T_67 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x16013e420;
T_68 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_68.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_68.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_68.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_68.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_68.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_68.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_68.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_68.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_68.9;
T_68.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_68.9;
T_68.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_68.9;
T_68.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_68.9;
T_68.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_68.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_68.11, 8;
T_68.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_68.11, 8;
 ; End of false expr.
    %blend;
T_68.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_68.9;
T_68.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_68.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_68.13, 8;
T_68.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_68.13, 8;
 ; End of false expr.
    %blend;
T_68.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_68.9;
T_68.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_68.9;
T_68.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_68.9;
T_68.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_68.9;
T_68.9 ;
    %pop/vec4 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x16013e420;
T_69 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x16013e590;
T_70 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_70.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_70.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_70.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_70.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_70.9;
T_70.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_70.9;
T_70.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_70.9;
T_70.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_70.9;
T_70.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_70.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_70.11, 8;
T_70.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_70.11, 8;
 ; End of false expr.
    %blend;
T_70.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_70.9;
T_70.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_70.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_70.13, 8;
T_70.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_70.13, 8;
 ; End of false expr.
    %blend;
T_70.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_70.9;
T_70.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_70.9;
T_70.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_70.9;
T_70.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_70.9;
T_70.9 ;
    %pop/vec4 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x16013e590;
T_71 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x16013e700;
T_72 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_72.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_72.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_72.9;
T_72.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_72.9;
T_72.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_72.9;
T_72.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_72.9;
T_72.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_72.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_72.11, 8;
T_72.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_72.11, 8;
 ; End of false expr.
    %blend;
T_72.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_72.9;
T_72.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_72.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_72.13, 8;
T_72.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_72.13, 8;
 ; End of false expr.
    %blend;
T_72.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_72.9;
T_72.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_72.9;
T_72.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_72.9;
T_72.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_72.9;
T_72.9 ;
    %pop/vec4 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x16013e700;
T_73 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x16013e870;
T_74 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_74.9;
T_74.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_74.9;
T_74.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_74.9;
T_74.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_74.9;
T_74.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_74.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_74.11, 8;
T_74.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_74.11, 8;
 ; End of false expr.
    %blend;
T_74.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_74.9;
T_74.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_74.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_74.13, 8;
T_74.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_74.13, 8;
 ; End of false expr.
    %blend;
T_74.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_74.9;
T_74.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_74.9;
T_74.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_74.9;
T_74.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_74.9;
T_74.9 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x16013e870;
T_75 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x16013e9e0;
T_76 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_76.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_76.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_76.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_76.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_76.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_76.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_76.9;
T_76.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_76.9;
T_76.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_76.9;
T_76.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_76.9;
T_76.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_76.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_76.11, 8;
T_76.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_76.11, 8;
 ; End of false expr.
    %blend;
T_76.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_76.9;
T_76.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_76.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_76.13, 8;
T_76.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_76.13, 8;
 ; End of false expr.
    %blend;
T_76.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_76.9;
T_76.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_76.9;
T_76.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_76.9;
T_76.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_76.9;
T_76.9 ;
    %pop/vec4 1;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x16013e9e0;
T_77 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x16013eb50;
T_78 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_78.9;
T_78.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_78.9;
T_78.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_78.9;
T_78.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_78.9;
T_78.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_78.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_78.11, 8;
T_78.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_78.11, 8;
 ; End of false expr.
    %blend;
T_78.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_78.9;
T_78.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_78.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_78.13, 8;
T_78.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_78.13, 8;
 ; End of false expr.
    %blend;
T_78.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_78.9;
T_78.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_78.9;
T_78.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_78.9;
T_78.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_78.9;
T_78.9 ;
    %pop/vec4 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x16013eb50;
T_79 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x16013ecc0;
T_80 ;
    %wait E_0x6000009f2240;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_80.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_80.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_80.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_80.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_80.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_80.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_80.9;
T_80.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_80.9;
T_80.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_80.9;
T_80.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eb50, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_80.9;
T_80.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_80.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_80.11, 8;
T_80.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_80.11, 8;
 ; End of false expr.
    %blend;
T_80.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_80.9;
T_80.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_80.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_80.13, 8;
T_80.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %jmp/0 T_80.13, 8;
 ; End of false expr.
    %blend;
T_80.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_80.9;
T_80.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_80.9;
T_80.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_80.9;
T_80.7 ;
    %load/vec4 v0x60000213e9a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000213ebe0, 4, 0;
    %jmp T_80.9;
T_80.9 ;
    %pop/vec4 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x16013ecc0;
T_81 ;
    %wait E_0x6000009f2200;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213ebe0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000213e2e0_0, 4, 16;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x160116d60;
T_82 ;
    %wait E_0x6000009f2140;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000213ea30_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000213ea30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_82.1, 5;
    %ix/getv/s 4, v0x60000213ea30_0;
    %load/vec4a v0x60000213eac0, 4;
    %ix/getv/s 4, v0x60000213ea30_0;
    %store/vec4a v0x60000213eeb0, 4, 0;
    %load/vec4 v0x60000213ea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000213ea30_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000213f570_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x60000213f570_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_82.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000213ea30_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x60000213ea30_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000213f570_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_82.5, 5;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_82.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_82.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %load/vec4 v0x60000213f570_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000213eeb0, 4;
    %load/vec4 v0x60000213f570_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000213eeb0, 4, 0;
    %jmp T_82.10;
T_82.6 ;
    %load/vec4 v0x60000213f570_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000213eeb0, 4;
    %load/vec4 v0x60000213f570_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000213eeb0, 4;
    %add;
    %load/vec4 v0x60000213f570_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000213eeb0, 4, 0;
    %jmp T_82.10;
T_82.7 ;
    %load/vec4 v0x60000213f570_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000213eeb0, 4;
    %load/vec4 v0x60000213f570_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000213eeb0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_82.11, 8;
    %load/vec4 v0x60000213f570_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000213eeb0, 4;
    %jmp/1 T_82.12, 8;
T_82.11 ; End of true expr.
    %load/vec4 v0x60000213f570_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000213eeb0, 4;
    %jmp/0 T_82.12, 8;
 ; End of false expr.
    %blend;
T_82.12;
    %load/vec4 v0x60000213f570_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000213eeb0, 4, 0;
    %jmp T_82.10;
T_82.8 ;
    %load/vec4 v0x60000213f570_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000213eeb0, 4;
    %load/vec4 v0x60000213f570_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000213eeb0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_82.13, 8;
    %load/vec4 v0x60000213f570_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000213eeb0, 4;
    %jmp/1 T_82.14, 8;
T_82.13 ; End of true expr.
    %load/vec4 v0x60000213f570_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000213eeb0, 4;
    %jmp/0 T_82.14, 8;
 ; End of false expr.
    %blend;
T_82.14;
    %load/vec4 v0x60000213f570_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000213ea30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000213eeb0, 4, 0;
    %jmp T_82.10;
T_82.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000213ea30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000213ea30_0, 0, 32;
    %jmp T_82.4;
T_82.5 ;
    %load/vec4 v0x60000213f570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000213f570_0, 0, 32;
    %jmp T_82.2;
T_82.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000213eeb0, 4;
    %store/vec4 v0x60000213ee20_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x160116d60;
T_83 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000213ef40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000213e5b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000213e880_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000213e250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213f4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213f210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213e7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000213f720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000213f840_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000213fa80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000213fc30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000213e9a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000213ed00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000213e760_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213f4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213f210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213e7f0_0, 0;
    %load/vec4 v0x60000213f600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_83.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_83.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_83.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.10;
T_83.2 ;
    %load/vec4 v0x60000213e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.11, 8;
    %load/vec4 v0x60000213e400_0;
    %assign/vec4 v0x60000213e5b0_0, 0;
    %load/vec4 v0x60000213f690_0;
    %assign/vec4 v0x60000213f720_0, 0;
    %load/vec4 v0x60000213f7b0_0;
    %assign/vec4 v0x60000213f840_0, 0;
    %load/vec4 v0x60000213f960_0;
    %assign/vec4 v0x60000213fa80_0, 0;
    %load/vec4 v0x60000213fb10_0;
    %assign/vec4 v0x60000213fc30_0, 0;
    %load/vec4 v0x60000213e910_0;
    %assign/vec4 v0x60000213e9a0_0, 0;
    %load/vec4 v0x60000213ec70_0;
    %assign/vec4 v0x60000213ed00_0, 0;
    %load/vec4 v0x60000213e6d0_0;
    %assign/vec4 v0x60000213e760_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
T_83.11 ;
    %jmp T_83.10;
T_83.3 ;
    %load/vec4 v0x60000213e760_0;
    %assign/vec4 v0x60000213e880_0, 0;
    %load/vec4 v0x60000213ed00_0;
    %assign/vec4 v0x60000213e250_0, 0;
    %load/vec4 v0x60000213f720_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_83.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_83.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_83.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_83.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_83.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.19;
T_83.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000213f210_0, 0;
    %load/vec4 v0x60000213ed00_0;
    %assign/vec4 v0x60000213f060_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.19;
T_83.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000213f4e0_0, 0;
    %load/vec4 v0x60000213ed00_0;
    %assign/vec4 v0x60000213f060_0, 0;
    %load/vec4 v0x60000213f9f0_0;
    %assign/vec4 v0x60000213f3c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.19;
T_83.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.19;
T_83.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.19;
T_83.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.19;
T_83.19 ;
    %pop/vec4 1;
    %jmp T_83.10;
T_83.4 ;
    %load/vec4 v0x60000213e2e0_0;
    %load/vec4 v0x60000213f840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000213f8d0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.10;
T_83.5 ;
    %load/vec4 v0x60000213f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.20, 8;
    %load/vec4 v0x60000213f720_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_83.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.23;
T_83.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
T_83.23 ;
T_83.20 ;
    %jmp T_83.10;
T_83.6 ;
    %load/vec4 v0x60000213f0f0_0;
    %load/vec4 v0x60000213f840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000213f8d0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.10;
T_83.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000213ee20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000213f840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000213f8d0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.10;
T_83.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000213e7f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000213f600_0, 0;
    %jmp T_83.10;
T_83.10 ;
    %pop/vec4 1;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x1601384c0;
T_84 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000211e640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211e490_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000211e520_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000211dcb0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000211e5b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000211dd40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000211e130_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000211e400_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000211df80_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000211e010_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000211e250_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000211e2e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000211ddd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000211e760_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000211eac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211e910_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000211ccf0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000211c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211ce10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211ca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211cbd0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000211d560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211d680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211d830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211d3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211de60_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211de60_0, 0;
    %load/vec4 v0x60000211ec70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_84.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_84.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_84.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_84.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_84.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_84.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_84.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_84.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_84.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_84.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_84.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_84.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.17;
T_84.2 ;
    %load/vec4 v0x60000211dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.18, 8;
    %load/vec4 v0x60000211ed00_0;
    %assign/vec4 v0x60000211e490_0, 0;
    %load/vec4 v0x60000211def0_0;
    %assign/vec4 v0x60000211df80_0, 0;
    %load/vec4 v0x60000211e1c0_0;
    %assign/vec4 v0x60000211e250_0, 0;
    %load/vec4 v0x60000211d950_0;
    %assign/vec4 v0x60000211e5b0_0, 0;
    %load/vec4 v0x60000211d8c0_0;
    %assign/vec4 v0x60000211dd40_0, 0;
    %load/vec4 v0x60000211e0a0_0;
    %assign/vec4 v0x60000211e130_0, 0;
    %load/vec4 v0x60000211e370_0;
    %assign/vec4 v0x60000211e400_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
T_84.18 ;
    %jmp T_84.17;
T_84.3 ;
    %load/vec4 v0x60000211df80_0;
    %assign/vec4 v0x60000211e010_0, 0;
    %load/vec4 v0x60000211e250_0;
    %assign/vec4 v0x60000211e2e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000211e520_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000211dcb0_0, 0;
    %load/vec4 v0x60000211e490_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_84.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_84.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.23;
T_84.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.23;
T_84.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.23;
T_84.23 ;
    %pop/vec4 1;
    %jmp T_84.17;
T_84.4 ;
    %load/vec4 v0x60000211e010_0;
    %assign/vec4 v0x60000211c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211ca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000211cbd0_0, 0;
    %load/vec4 v0x60000211cab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.26, 9;
    %load/vec4 v0x60000211cbd0_0;
    %and;
T_84.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211cbd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000211d3b0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
T_84.24 ;
    %jmp T_84.17;
T_84.5 ;
    %load/vec4 v0x60000211d440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.29, 9;
    %load/vec4 v0x60000211d3b0_0;
    %and;
T_84.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.27, 8;
    %load/vec4 v0x60000211d200_0;
    %assign/vec4 v0x60000211ddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211d3b0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
T_84.27 ;
    %jmp T_84.17;
T_84.6 ;
    %load/vec4 v0x60000211e2e0_0;
    %assign/vec4 v0x60000211e760_0, 0;
    %load/vec4 v0x60000211ddd0_0;
    %assign/vec4 v0x60000211eac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000211ebe0_0, 0;
    %load/vec4 v0x60000211e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
T_84.30 ;
    %jmp T_84.17;
T_84.7 ;
    %load/vec4 v0x60000211e2e0_0;
    %assign/vec4 v0x60000211e760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000211e910_0, 0;
    %load/vec4 v0x60000211e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
T_84.32 ;
    %jmp T_84.17;
T_84.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.17;
T_84.9 ;
    %load/vec4 v0x60000211e7f0_0;
    %assign/vec4 v0x60000211ddd0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.17;
T_84.10 ;
    %load/vec4 v0x60000211e010_0;
    %assign/vec4 v0x60000211ccf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000211ce10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000211cfc0_0, 0;
    %load/vec4 v0x60000211cea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.36, 9;
    %load/vec4 v0x60000211cfc0_0;
    %and;
T_84.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211cfc0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
T_84.34 ;
    %jmp T_84.17;
T_84.11 ;
    %load/vec4 v0x60000211ddd0_0;
    %assign/vec4 v0x60000211d560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000211d680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000211d830_0, 0;
    %load/vec4 v0x60000211d710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.39, 9;
    %load/vec4 v0x60000211d830_0;
    %and;
T_84.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211d830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211d680_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
T_84.37 ;
    %jmp T_84.17;
T_84.12 ;
    %load/vec4 v0x60000211d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
T_84.40 ;
    %jmp T_84.17;
T_84.13 ;
    %load/vec4 v0x60000211dcb0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000211dcb0_0, 0;
    %load/vec4 v0x60000211e010_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000211e010_0, 0;
    %load/vec4 v0x60000211e2e0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000211e2e0_0, 0;
    %load/vec4 v0x60000211dd40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000211dcb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_84.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.43;
T_84.42 ;
    %load/vec4 v0x60000211e490_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_84.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_84.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.47;
T_84.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.47;
T_84.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.47;
T_84.47 ;
    %pop/vec4 1;
T_84.43 ;
    %jmp T_84.17;
T_84.14 ;
    %load/vec4 v0x60000211e520_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000211e520_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000211dcb0_0, 0;
    %load/vec4 v0x60000211e5b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000211e520_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_84.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.49;
T_84.48 ;
    %load/vec4 v0x60000211df80_0;
    %load/vec4 v0x60000211e520_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000211e130_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000211e010_0, 0;
    %load/vec4 v0x60000211e250_0;
    %load/vec4 v0x60000211e520_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000211e400_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000211e2e0_0, 0;
    %load/vec4 v0x60000211e490_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_84.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_84.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.53;
T_84.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.53;
T_84.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.53;
T_84.53 ;
    %pop/vec4 1;
T_84.49 ;
    %jmp T_84.17;
T_84.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000211de60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000211ec70_0, 0;
    %jmp T_84.17;
T_84.17 ;
    %pop/vec4 1;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x160145370;
T_85 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002132a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x6000021329a0_0;
    %load/vec4 v0x600002132640_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000021327f0, 0, 4;
T_85.0 ;
    %load/vec4 v0x600002132910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %load/vec4 v0x600002132640_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000021327f0, 4;
    %assign/vec4 v0x600002132880_0, 0;
T_85.2 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x160145370;
T_86 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002132760_0, 0, 32;
T_86.0 ;
    %load/vec4 v0x600002132760_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_86.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002132760_0;
    %store/vec4a v0x6000021327f0, 4, 0;
    %load/vec4 v0x600002132760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002132760_0, 0, 32;
    %jmp T_86.0;
T_86.1 ;
    %end;
    .thread T_86;
    .scope S_0x160114660;
T_87 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002132f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x600002132eb0_0;
    %load/vec4 v0x600002132b50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002132d00, 0, 4;
T_87.0 ;
    %load/vec4 v0x600002132e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x600002132b50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002132d00, 4;
    %assign/vec4 v0x600002132d90_0, 0;
T_87.2 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x160114660;
T_88 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002132c70_0, 0, 32;
T_88.0 ;
    %load/vec4 v0x600002132c70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_88.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002132c70_0;
    %store/vec4a v0x600002132d00, 4, 0;
    %load/vec4 v0x600002132c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002132c70_0, 0, 32;
    %jmp T_88.0;
T_88.1 ;
    %end;
    .thread T_88;
    .scope S_0x160114940;
T_89 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002133450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v0x6000021333c0_0;
    %load/vec4 v0x600002133060_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002133210, 0, 4;
T_89.0 ;
    %load/vec4 v0x600002133330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x600002133060_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002133210, 4;
    %assign/vec4 v0x6000021332a0_0, 0;
T_89.2 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x160114940;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002133180_0, 0, 32;
T_90.0 ;
    %load/vec4 v0x600002133180_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_90.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002133180_0;
    %store/vec4a v0x600002133210, 4, 0;
    %load/vec4 v0x600002133180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002133180_0, 0, 32;
    %jmp T_90.0;
T_90.1 ;
    %end;
    .thread T_90;
    .scope S_0x160115710;
T_91 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002133960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %load/vec4 v0x6000021338d0_0;
    %load/vec4 v0x600002133570_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002133720, 0, 4;
T_91.0 ;
    %load/vec4 v0x600002133840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x600002133570_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002133720, 4;
    %assign/vec4 v0x6000021337b0_0, 0;
T_91.2 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x160115710;
T_92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002133690_0, 0, 32;
T_92.0 ;
    %load/vec4 v0x600002133690_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_92.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002133690_0;
    %store/vec4a v0x600002133720, 4, 0;
    %load/vec4 v0x600002133690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002133690_0, 0, 32;
    %jmp T_92.0;
T_92.1 ;
    %end;
    .thread T_92;
    .scope S_0x16010f7c0;
T_93 ;
    %wait E_0x6000009f1440;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002133c30_0, 0, 32;
T_93.0 ;
    %load/vec4 v0x600002133c30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_93.1, 5;
    %load/vec4 v0x60000213d320_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_93.2, 8;
    %load/vec4 v0x60000213c090_0;
    %pad/u 32;
    %load/vec4 v0x600002133c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.2;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213d5f0_0, 4, 1;
    %load/vec4 v0x60000213ce10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_93.3, 8;
    %load/vec4 v0x600002133e70_0;
    %pad/u 32;
    %load/vec4 v0x600002133c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.3;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213d4d0_0, 4, 1;
    %load/vec4 v0x60000213d0e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_93.4, 8;
    %load/vec4 v0x60000213c000_0;
    %pad/u 32;
    %load/vec4 v0x600002133c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.4;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213d560_0, 4, 1;
    %load/vec4 v0x60000213db00_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.6, 8;
    %load/vec4 v0x60000213d950_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.6;
    %flag_get/vec4 8;
    %jmp/0 T_93.5, 8;
    %load/vec4 v0x60000213c2d0_0;
    %pad/u 32;
    %load/vec4 v0x600002133c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.5;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213d680_0, 4, 1;
    %load/vec4 v0x60000213c900_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.8, 8;
    %load/vec4 v0x60000213c750_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.8;
    %flag_get/vec4 8;
    %jmp/0 T_93.7, 8;
    %load/vec4 v0x600002133d50_0;
    %pad/u 32;
    %load/vec4 v0x600002133c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_93.7;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213d440_0, 4, 1;
    %load/vec4 v0x600002133c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002133c30_0, 0, 32;
    %jmp T_93.0;
T_93.1 ;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x16010f7c0;
T_94 ;
    %wait E_0x6000009f1400;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002133c30_0, 0, 32;
T_94.0 ;
    %load/vec4 v0x600002133c30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_94.1, 5;
    %load/vec4 v0x60000213d5f0_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213cb40_0, 4, 1;
    %load/vec4 v0x60000213d4d0_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.2, 8;
    %load/vec4 v0x60000213d5f0_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.2;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213ca20_0, 4, 1;
    %load/vec4 v0x60000213d560_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.4, 9;
    %load/vec4 v0x60000213d5f0_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.3, 8;
    %load/vec4 v0x60000213d4d0_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.3;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213cab0_0, 4, 1;
    %load/vec4 v0x60000213d680_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.7, 10;
    %load/vec4 v0x60000213d5f0_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.6, 9;
    %load/vec4 v0x60000213d4d0_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.5, 8;
    %load/vec4 v0x60000213d560_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.5;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213cbd0_0, 4, 1;
    %load/vec4 v0x60000213d440_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_94.11, 11;
    %load/vec4 v0x60000213d5f0_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.10, 10;
    %load/vec4 v0x60000213d4d0_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.9, 9;
    %load/vec4 v0x60000213d560_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_94.8, 8;
    %load/vec4 v0x60000213d680_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %nor/r;
    %and;
T_94.8;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c990_0, 4, 1;
    %load/vec4 v0x60000213cb40_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.12, 8;
    %load/vec4 v0x60000213dd40_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x600002133cc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x60000213c3f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c480_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c240_0, 4, 1;
    %jmp T_94.13;
T_94.12 ;
    %load/vec4 v0x60000213ca20_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.14, 8;
    %load/vec4 v0x60000213dc20_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x600002133cc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x60000213c3f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c480_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c240_0, 4, 1;
    %jmp T_94.15;
T_94.14 ;
    %load/vec4 v0x60000213cab0_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.16, 8;
    %load/vec4 v0x60000213dcb0_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x600002133cc0, 4, 0;
    %load/vec4 v0x60000213d050_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x60000213c3f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c480_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c240_0, 4, 1;
    %jmp T_94.17;
T_94.16 ;
    %load/vec4 v0x60000213cbd0_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.18, 8;
    %load/vec4 v0x60000213ddd0_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x600002133cc0, 4, 0;
    %load/vec4 v0x60000213da70_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x60000213c3f0, 4, 0;
    %load/vec4 v0x60000213db00_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c480_0, 4, 1;
    %load/vec4 v0x60000213d950_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c240_0, 4, 1;
    %jmp T_94.19;
T_94.18 ;
    %load/vec4 v0x60000213c990_0;
    %load/vec4 v0x600002133c30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.20, 8;
    %load/vec4 v0x60000213db90_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x600002133cc0, 4, 0;
    %load/vec4 v0x60000213c870_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x60000213c3f0, 4, 0;
    %load/vec4 v0x60000213c900_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c480_0, 4, 1;
    %load/vec4 v0x60000213c750_0;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c240_0, 4, 1;
    %jmp T_94.21;
T_94.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x600002133cc0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4a v0x60000213c3f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c480_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002133c30_0;
    %store/vec4 v0x60000213c240_0, 4, 1;
T_94.21 ;
T_94.19 ;
T_94.17 ;
T_94.15 ;
T_94.13 ;
    %load/vec4 v0x600002133c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002133c30_0, 0, 32;
    %jmp T_94.0;
T_94.1 ;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x16010f7c0;
T_95 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000213c090_0;
    %assign/vec4 v0x60000213c120_0, 0;
    %load/vec4 v0x600002133e70_0;
    %assign/vec4 v0x600002133f00_0, 0;
    %load/vec4 v0x60000213c2d0_0;
    %assign/vec4 v0x60000213c360_0, 0;
    %load/vec4 v0x600002133d50_0;
    %assign/vec4 v0x600002133de0_0, 0;
    %jmp T_95;
    .thread T_95;
    .scope S_0x16010f7c0;
T_96 ;
    %wait E_0x6000009f1380;
    %load/vec4 v0x60000213c120_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000213c1b0, 4;
    %store/vec4 v0x60000213d290_0, 0, 256;
    %load/vec4 v0x600002133f00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000213c1b0, 4;
    %store/vec4 v0x60000213cd80_0, 0, 256;
    %load/vec4 v0x60000213c360_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000213c1b0, 4;
    %store/vec4 v0x60000213d8c0_0, 0, 256;
    %load/vec4 v0x600002133de0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000213c1b0, 4;
    %store/vec4 v0x60000213c6c0_0, 0, 256;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x16013ab50;
T_97 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000213b960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002139cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002139d40_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x60000213a010_0;
    %assign/vec4 v0x600002139d40_0, 0;
    %load/vec4 v0x60000213a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x600002139ef0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002139c20, 4;
    %assign/vec4 v0x600002139cb0_0, 0;
T_97.2 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x16013ab50;
T_98 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000213b690_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_98.3, 10;
    %load/vec4 v0x60000213b600_0;
    %and;
T_98.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0x60000213b570_0;
    %and;
T_98.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x60000213b4e0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000213b450_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002139c20, 0, 4;
T_98.0 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x16013ab50;
T_99 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000213b960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021245a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002124510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002138ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002138b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213afd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002138a20_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x60000213b060_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000021245a0_0, 0;
    %load/vec4 v0x60000213a760_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002124510_0, 0;
    %load/vec4 v0x60000213b060_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002138ab0_0, 0;
    %load/vec4 v0x600002138ab0_0;
    %assign/vec4 v0x600002138b40_0, 0;
    %load/vec4 v0x60000213af40_0;
    %assign/vec4 v0x60000213afd0_0, 0;
    %load/vec4 v0x60000213a400_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002138a20_0, 0;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x16013ab50;
T_100 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000213b960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000213b060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000213a7f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000213ad00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000213a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000213ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213a880_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213a880_0, 0;
    %load/vec4 v0x60000213bcc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_100.5, 10;
    %load/vec4 v0x60000213ab50_0;
    %and;
T_100.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_100.4, 9;
    %load/vec4 v0x60000213b060_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_100.6, 4;
    %load/vec4 v0x60000213b060_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_100.6;
    %and;
T_100.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x60000213ad00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000213ad00_0, 0;
T_100.2 ;
    %load/vec4 v0x60000213b060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_100.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_100.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_100.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_100.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_100.11, 6;
    %jmp T_100.12;
T_100.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000213ad90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000213ad00_0, 0;
    %load/vec4 v0x60000213a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000213ad90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000213a760_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000213b060_0, 0;
T_100.13 ;
    %jmp T_100.12;
T_100.8 ;
    %load/vec4 v0x60000213b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.15, 8;
    %load/vec4 v0x60000213a760_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000213a760_0, 0;
    %load/vec4 v0x60000213a760_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_100.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000213af40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000213a7f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000213b060_0, 0;
T_100.17 ;
T_100.15 ;
    %jmp T_100.12;
T_100.9 ;
    %load/vec4 v0x60000213a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.19, 8;
    %load/vec4 v0x60000213a7f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000213a7f0_0, 0;
T_100.19 ;
    %load/vec4 v0x60000213bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000213b060_0, 0;
T_100.21 ;
    %jmp T_100.12;
T_100.10 ;
    %load/vec4 v0x60000213ad00_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_100.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000213b060_0, 0;
T_100.23 ;
    %jmp T_100.12;
T_100.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000213a880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000213b060_0, 0;
    %jmp T_100.12;
T_100.12 ;
    %pop/vec4 1;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x160139130;
T_101 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021214d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021213b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002121440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002121320_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x600002120fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000021213b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_101.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v0x6000021213b0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000021213b0_0, 0;
T_101.2 ;
    %load/vec4 v0x600002121b90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002121440_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_101.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.5, 8;
    %load/vec4 v0x600002121440_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002121440_0, 0;
T_101.5 ;
    %load/vec4 v0x6000021202d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002121320_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_101.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.8, 8;
    %load/vec4 v0x600002121320_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002121320_0, 0;
T_101.8 ;
    %load/vec4 v0x600002121170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.13, 9;
    %load/vec4 v0x600002121050_0;
    %and;
T_101.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.11, 8;
    %load/vec4 v0x6000021213b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000021213b0_0, 0;
T_101.11 ;
    %load/vec4 v0x600002121d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.16, 9;
    %load/vec4 v0x600002121c20_0;
    %and;
T_101.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.14, 8;
    %load/vec4 v0x600002121440_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002121440_0, 0;
T_101.14 ;
    %load/vec4 v0x600002120480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.19, 9;
    %load/vec4 v0x600002120360_0;
    %and;
T_101.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.17, 8;
    %load/vec4 v0x600002121320_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002121320_0, 0;
T_101.17 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x160139130;
T_102 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021214d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002120b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002120cf0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002120870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002120a20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002120f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002121170_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002121b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002121d40_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002120240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002120480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021205a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021206c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002121950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002120000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002120090_0, 0;
    %fork t_3, S_0x160136a60;
    %jmp t_2;
    .scope S_0x160136a60;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002126d00_0, 0, 32;
T_102.2 ;
    %load/vec4 v0x600002126d00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_102.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002126d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002120d80, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002126d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002120c60, 0, 4;
    %load/vec4 v0x600002126d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002126d00_0, 0, 32;
    %jmp T_102.2;
T_102.3 ;
    %end;
    .scope S_0x160139130;
t_2 %join;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x600002121170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.6, 9;
    %load/vec4 v0x600002121050_0;
    %and;
T_102.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002121170_0, 0;
T_102.4 ;
    %load/vec4 v0x600002121d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.9, 9;
    %load/vec4 v0x600002121c20_0;
    %and;
T_102.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002121d40_0, 0;
T_102.7 ;
    %load/vec4 v0x600002120480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_102.12, 9;
    %load/vec4 v0x600002120360_0;
    %and;
T_102.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002120480_0, 0;
T_102.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021205a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002120a20_0, 0;
    %load/vec4 v0x600002121680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_102.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_102.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_102.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_102.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_102.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_102.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_102.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_102.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_102.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_102.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.24;
T_102.13 ;
    %load/vec4 v0x600002121560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.25, 8;
    %load/vec4 v0x6000021215f0_0;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002120cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021206c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.25 ;
    %jmp T_102.24;
T_102.14 ;
    %load/vec4 v0x600002121290_0;
    %assign/vec4 v0x600002120870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002120a20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.24;
T_102.15 ;
    %load/vec4 v0x600002120ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.27, 8;
    %load/vec4 v0x600002120900_0;
    %assign/vec4 v0x600002120b40_0, 0;
    %load/vec4 v0x600002120900_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002120000_0, 0;
    %load/vec4 v0x600002120900_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002120090_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.27 ;
    %jmp T_102.24;
T_102.16 ;
    %load/vec4 v0x600002120000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_102.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_102.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_102.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_102.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_102.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_102.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_102.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_102.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_102.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021206c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.39;
T_102.29 ;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.39;
T_102.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.39;
T_102.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.39;
T_102.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.39;
T_102.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.39;
T_102.34 ;
    %load/vec4 v0x600002120cf0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_102.40, 5;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002120cf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002120d80, 0, 4;
    %load/vec4 v0x600002120b40_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002120cf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002120c60, 0, 4;
    %load/vec4 v0x600002120cf0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002120cf0_0, 0;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.41;
T_102.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021206c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.41 ;
    %jmp T_102.39;
T_102.35 ;
    %load/vec4 v0x600002120cf0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_102.42, 5;
    %load/vec4 v0x600002120cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002120c60, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_102.44, 5;
    %load/vec4 v0x600002120cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002120c60, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002120cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002120c60, 0, 4;
    %load/vec4 v0x600002120cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002120d80, 4;
    %assign/vec4 v0x600002121290_0, 0;
    %jmp T_102.45;
T_102.44 ;
    %load/vec4 v0x600002120cf0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002120cf0_0, 0;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
T_102.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.43;
T_102.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021206c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.43 ;
    %jmp T_102.39;
T_102.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002121950_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.39;
T_102.37 ;
    %load/vec4 v0x600002127de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021205a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.46 ;
    %jmp T_102.39;
T_102.39 ;
    %pop/vec4 1;
    %jmp T_102.24;
T_102.17 ;
    %load/vec4 v0x600002127de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.48 ;
    %jmp T_102.24;
T_102.18 ;
    %load/vec4 v0x600002120000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_102.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_102.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_102.52, 6;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.54;
T_102.50 ;
    %load/vec4 v0x600002120b40_0;
    %assign/vec4 v0x600002120f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002121170_0, 0;
    %load/vec4 v0x600002121050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.55, 8;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.55 ;
    %jmp T_102.54;
T_102.51 ;
    %load/vec4 v0x600002120b40_0;
    %assign/vec4 v0x600002121b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002121d40_0, 0;
    %load/vec4 v0x600002121c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.57, 8;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.57 ;
    %jmp T_102.54;
T_102.52 ;
    %load/vec4 v0x600002120b40_0;
    %assign/vec4 v0x600002120240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002120480_0, 0;
    %load/vec4 v0x600002120360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.59, 8;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.59 ;
    %jmp T_102.54;
T_102.54 ;
    %pop/vec4 1;
    %jmp T_102.24;
T_102.19 ;
    %load/vec4 v0x600002120090_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_102.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_102.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_102.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_102.64, 6;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
    %jmp T_102.66;
T_102.61 ;
    %load/vec4 v0x600002120e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.67, 8;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.67 ;
    %jmp T_102.66;
T_102.62 ;
    %load/vec4 v0x6000021219e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.69, 8;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.69 ;
    %jmp T_102.66;
T_102.63 ;
    %load/vec4 v0x600002120120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.71, 8;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.71 ;
    %jmp T_102.66;
T_102.64 ;
    %load/vec4 v0x600002127de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.73, 8;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.73 ;
    %jmp T_102.66;
T_102.66 ;
    %pop/vec4 1;
    %jmp T_102.24;
T_102.20 ;
    %load/vec4 v0x6000021217a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002121950_0, 0;
    %load/vec4 v0x600002121290_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.75 ;
    %jmp T_102.24;
T_102.21 ;
    %load/vec4 v0x600002121560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.77, 8;
    %load/vec4 v0x6000021215f0_0;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002120cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021205a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.77 ;
    %jmp T_102.24;
T_102.22 ;
    %load/vec4 v0x600002121560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021206c0_0, 0;
    %load/vec4 v0x6000021215f0_0;
    %assign/vec4 v0x600002121290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002120cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002121680_0, 0;
T_102.79 ;
    %jmp T_102.24;
T_102.24 ;
    %pop/vec4 1;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x16012d190;
T_103 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002159f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002122130_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x60000215a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000215a0a0, 4;
    %assign/vec4 v0x600002122130_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x16012a9d0;
T_104 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002159f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002122370_0, 0, 32;
T_104.2 ;
    %load/vec4 v0x600002122370_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_104.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002122370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000021222e0, 0, 4;
    %load/vec4 v0x600002122370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002122370_0, 0, 32;
    %jmp T_104.2;
T_104.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002122400_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x60000215a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000215a0a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000021222e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002122370_0, 0, 32;
T_104.6 ;
    %load/vec4 v0x600002122370_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_104.7, 5;
    %load/vec4 v0x600002122370_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000021222e0, 4;
    %ix/getv/s 3, v0x600002122370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000021222e0, 0, 4;
    %load/vec4 v0x600002122370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002122370_0, 0, 32;
    %jmp T_104.6;
T_104.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000021222e0, 4;
    %assign/vec4 v0x600002122400_0, 0;
T_104.4 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x160128210;
T_105 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002159f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002122640_0, 0, 32;
T_105.2 ;
    %load/vec4 v0x600002122640_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_105.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002122640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000021225b0, 0, 4;
    %load/vec4 v0x600002122640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002122640_0, 0, 32;
    %jmp T_105.2;
T_105.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021226d0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x60000215a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000215a0a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000021225b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002122640_0, 0, 32;
T_105.6 ;
    %load/vec4 v0x600002122640_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_105.7, 5;
    %load/vec4 v0x600002122640_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000021225b0, 4;
    %ix/getv/s 3, v0x600002122640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000021225b0, 0, 4;
    %load/vec4 v0x600002122640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002122640_0, 0, 32;
    %jmp T_105.6;
T_105.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000021225b0, 4;
    %assign/vec4 v0x6000021226d0_0, 0;
T_105.4 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x1601284f0;
T_106 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002159f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002122910_0, 0, 32;
T_106.2 ;
    %load/vec4 v0x600002122910_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_106.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002122910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002122880, 0, 4;
    %load/vec4 v0x600002122910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002122910_0, 0, 32;
    %jmp T_106.2;
T_106.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021229a0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x60000215a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000215a0a0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002122880, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002122910_0, 0, 32;
T_106.6 ;
    %load/vec4 v0x600002122910_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_106.7, 5;
    %load/vec4 v0x600002122910_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002122880, 4;
    %ix/getv/s 3, v0x600002122910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002122880, 0, 4;
    %load/vec4 v0x600002122910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002122910_0, 0, 32;
    %jmp T_106.6;
T_106.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002122880, 4;
    %assign/vec4 v0x6000021229a0_0, 0;
T_106.4 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x160125ea0;
T_107 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002123450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002123600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002122f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002122eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000021233c0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x600002123180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x600002123570_0;
    %assign/vec4 v0x600002123600_0, 0;
T_107.2 ;
    %load/vec4 v0x6000021230f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %load/vec4 v0x600002122e20_0;
    %assign/vec4 v0x600002122f40_0, 0;
    %load/vec4 v0x600002122f40_0;
    %assign/vec4 v0x600002122eb0_0, 0;
    %load/vec4 v0x600002122fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %load/vec4 v0x6000021232a0_0;
    %assign/vec4 v0x6000021233c0_0, 0;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0x600002123330_0;
    %load/vec4 v0x6000021232a0_0;
    %add;
    %assign/vec4 v0x6000021233c0_0, 0;
T_107.7 ;
T_107.4 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x1601236e0;
T_108 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000212ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212cbd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212c510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212c480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000212c990_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x60000212c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x60000212cb40_0;
    %assign/vec4 v0x60000212cbd0_0, 0;
T_108.2 ;
    %load/vec4 v0x60000212c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v0x60000212c3f0_0;
    %assign/vec4 v0x60000212c510_0, 0;
    %load/vec4 v0x60000212c510_0;
    %assign/vec4 v0x60000212c480_0, 0;
    %load/vec4 v0x60000212c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.6, 8;
    %load/vec4 v0x60000212c870_0;
    %assign/vec4 v0x60000212c990_0, 0;
    %jmp T_108.7;
T_108.6 ;
    %load/vec4 v0x60000212c900_0;
    %load/vec4 v0x60000212c870_0;
    %add;
    %assign/vec4 v0x60000212c990_0, 0;
T_108.7 ;
T_108.4 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x160120f20;
T_109 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000212df80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212e130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212da70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212d9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000212def0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x60000212dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x60000212e0a0_0;
    %assign/vec4 v0x60000212e130_0, 0;
T_109.2 ;
    %load/vec4 v0x60000212dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.4, 8;
    %load/vec4 v0x60000212d950_0;
    %assign/vec4 v0x60000212da70_0, 0;
    %load/vec4 v0x60000212da70_0;
    %assign/vec4 v0x60000212d9e0_0, 0;
    %load/vec4 v0x60000212db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.6, 8;
    %load/vec4 v0x60000212ddd0_0;
    %assign/vec4 v0x60000212def0_0, 0;
    %jmp T_109.7;
T_109.6 ;
    %load/vec4 v0x60000212de60_0;
    %load/vec4 v0x60000212ddd0_0;
    %add;
    %assign/vec4 v0x60000212def0_0, 0;
T_109.7 ;
T_109.4 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x160121090;
T_110 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000212f4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212f690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212efd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212ef40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000212f450_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x60000212f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x60000212f600_0;
    %assign/vec4 v0x60000212f690_0, 0;
T_110.2 ;
    %load/vec4 v0x60000212f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x60000212eeb0_0;
    %assign/vec4 v0x60000212efd0_0, 0;
    %load/vec4 v0x60000212efd0_0;
    %assign/vec4 v0x60000212ef40_0, 0;
    %load/vec4 v0x60000212f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.6, 8;
    %load/vec4 v0x60000212f330_0;
    %assign/vec4 v0x60000212f450_0, 0;
    %jmp T_110.7;
T_110.6 ;
    %load/vec4 v0x60000212f3c0_0;
    %load/vec4 v0x60000212f330_0;
    %add;
    %assign/vec4 v0x60000212f450_0, 0;
T_110.7 ;
T_110.4 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x16011ea40;
T_111 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002128ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002128c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021285a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002128510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002128a20_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x6000021287e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x600002128bd0_0;
    %assign/vec4 v0x600002128c60_0, 0;
T_111.2 ;
    %load/vec4 v0x600002128750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.4, 8;
    %load/vec4 v0x600002128480_0;
    %assign/vec4 v0x6000021285a0_0, 0;
    %load/vec4 v0x6000021285a0_0;
    %assign/vec4 v0x600002128510_0, 0;
    %load/vec4 v0x600002128630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.6, 8;
    %load/vec4 v0x600002128900_0;
    %assign/vec4 v0x600002128a20_0, 0;
    %jmp T_111.7;
T_111.6 ;
    %load/vec4 v0x600002128990_0;
    %load/vec4 v0x600002128900_0;
    %add;
    %assign/vec4 v0x600002128a20_0, 0;
T_111.7 ;
T_111.4 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x16011c280;
T_112 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000212a010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212a1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002129b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002129a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002129f80_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x600002129d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %load/vec4 v0x60000212a130_0;
    %assign/vec4 v0x60000212a1c0_0, 0;
T_112.2 ;
    %load/vec4 v0x600002129cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %load/vec4 v0x6000021299e0_0;
    %assign/vec4 v0x600002129b00_0, 0;
    %load/vec4 v0x600002129b00_0;
    %assign/vec4 v0x600002129a70_0, 0;
    %load/vec4 v0x600002129b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %load/vec4 v0x600002129e60_0;
    %assign/vec4 v0x600002129f80_0, 0;
    %jmp T_112.7;
T_112.6 ;
    %load/vec4 v0x600002129ef0_0;
    %load/vec4 v0x600002129e60_0;
    %add;
    %assign/vec4 v0x600002129f80_0, 0;
T_112.7 ;
T_112.4 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x16011c560;
T_113 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000212b570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212b720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212b060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000212afd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000212b4e0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x60000212b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v0x60000212b690_0;
    %assign/vec4 v0x60000212b720_0, 0;
T_113.2 ;
    %load/vec4 v0x60000212b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.4, 8;
    %load/vec4 v0x60000212af40_0;
    %assign/vec4 v0x60000212b060_0, 0;
    %load/vec4 v0x60000212b060_0;
    %assign/vec4 v0x60000212afd0_0, 0;
    %load/vec4 v0x60000212b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.6, 8;
    %load/vec4 v0x60000212b3c0_0;
    %assign/vec4 v0x60000212b4e0_0, 0;
    %jmp T_113.7;
T_113.6 ;
    %load/vec4 v0x60000212b450_0;
    %load/vec4 v0x60000212b3c0_0;
    %add;
    %assign/vec4 v0x60000212b4e0_0, 0;
T_113.7 ;
T_113.4 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x160148f00;
T_114 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002154b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002154cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002154630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021545a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002154ab0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x600002154870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x600002154c60_0;
    %assign/vec4 v0x600002154cf0_0, 0;
T_114.2 ;
    %load/vec4 v0x6000021547e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %load/vec4 v0x600002154510_0;
    %assign/vec4 v0x600002154630_0, 0;
    %load/vec4 v0x600002154630_0;
    %assign/vec4 v0x6000021545a0_0, 0;
    %load/vec4 v0x6000021546c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.6, 8;
    %load/vec4 v0x600002154990_0;
    %assign/vec4 v0x600002154ab0_0, 0;
    %jmp T_114.7;
T_114.6 ;
    %load/vec4 v0x600002154a20_0;
    %load/vec4 v0x600002154990_0;
    %add;
    %assign/vec4 v0x600002154ab0_0, 0;
T_114.7 ;
T_114.4 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x160119f10;
T_115 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021560a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002156250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002155b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002155b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002156010_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x600002155dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x6000021561c0_0;
    %assign/vec4 v0x600002156250_0, 0;
T_115.2 ;
    %load/vec4 v0x600002155d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.4, 8;
    %load/vec4 v0x600002155a70_0;
    %assign/vec4 v0x600002155b90_0, 0;
    %load/vec4 v0x600002155b90_0;
    %assign/vec4 v0x600002155b00_0, 0;
    %load/vec4 v0x600002155c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.6, 8;
    %load/vec4 v0x600002155ef0_0;
    %assign/vec4 v0x600002156010_0, 0;
    %jmp T_115.7;
T_115.6 ;
    %load/vec4 v0x600002155f80_0;
    %load/vec4 v0x600002155ef0_0;
    %add;
    %assign/vec4 v0x600002156010_0, 0;
T_115.7 ;
T_115.4 ;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x1601134b0;
T_116 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002157600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021577b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021570f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002157060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002157570_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x600002157330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0x600002157720_0;
    %assign/vec4 v0x6000021577b0_0, 0;
T_116.2 ;
    %load/vec4 v0x6000021572a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.4, 8;
    %load/vec4 v0x600002156fd0_0;
    %assign/vec4 v0x6000021570f0_0, 0;
    %load/vec4 v0x6000021570f0_0;
    %assign/vec4 v0x600002157060_0, 0;
    %load/vec4 v0x600002157180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.6, 8;
    %load/vec4 v0x600002157450_0;
    %assign/vec4 v0x600002157570_0, 0;
    %jmp T_116.7;
T_116.6 ;
    %load/vec4 v0x6000021574e0_0;
    %load/vec4 v0x600002157450_0;
    %add;
    %assign/vec4 v0x600002157570_0, 0;
T_116.7 ;
T_116.4 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x160113790;
T_117 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002150bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002150d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021506c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002150630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002150b40_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x600002150900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x600002150cf0_0;
    %assign/vec4 v0x600002150d80_0, 0;
T_117.2 ;
    %load/vec4 v0x600002150870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.4, 8;
    %load/vec4 v0x6000021505a0_0;
    %assign/vec4 v0x6000021506c0_0, 0;
    %load/vec4 v0x6000021506c0_0;
    %assign/vec4 v0x600002150630_0, 0;
    %load/vec4 v0x600002150750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.6, 8;
    %load/vec4 v0x600002150a20_0;
    %assign/vec4 v0x600002150b40_0, 0;
    %jmp T_117.7;
T_117.6 ;
    %load/vec4 v0x600002150ab0_0;
    %load/vec4 v0x600002150a20_0;
    %add;
    %assign/vec4 v0x600002150b40_0, 0;
T_117.7 ;
T_117.4 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x160110ac0;
T_118 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002152130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021522e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002151c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002151b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000021520a0_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x600002151e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %load/vec4 v0x600002152250_0;
    %assign/vec4 v0x6000021522e0_0, 0;
T_118.2 ;
    %load/vec4 v0x600002151dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.4, 8;
    %load/vec4 v0x600002151b00_0;
    %assign/vec4 v0x600002151c20_0, 0;
    %load/vec4 v0x600002151c20_0;
    %assign/vec4 v0x600002151b90_0, 0;
    %load/vec4 v0x600002151cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.6, 8;
    %load/vec4 v0x600002151f80_0;
    %assign/vec4 v0x6000021520a0_0, 0;
    %jmp T_118.7;
T_118.6 ;
    %load/vec4 v0x600002152010_0;
    %load/vec4 v0x600002151f80_0;
    %add;
    %assign/vec4 v0x6000021520a0_0, 0;
T_118.7 ;
T_118.4 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x160110f10;
T_119 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002153690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002153840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002153180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021530f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002153600_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x6000021533c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v0x6000021537b0_0;
    %assign/vec4 v0x600002153840_0, 0;
T_119.2 ;
    %load/vec4 v0x600002153330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.4, 8;
    %load/vec4 v0x600002153060_0;
    %assign/vec4 v0x600002153180_0, 0;
    %load/vec4 v0x600002153180_0;
    %assign/vec4 v0x6000021530f0_0, 0;
    %load/vec4 v0x600002153210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.6, 8;
    %load/vec4 v0x6000021534e0_0;
    %assign/vec4 v0x600002153600_0, 0;
    %jmp T_119.7;
T_119.6 ;
    %load/vec4 v0x600002153570_0;
    %load/vec4 v0x6000021534e0_0;
    %add;
    %assign/vec4 v0x600002153600_0, 0;
T_119.7 ;
T_119.4 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x16010d820;
T_120 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000215cc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000215ce10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000215c750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000215c6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000215cbd0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x60000215c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x60000215cd80_0;
    %assign/vec4 v0x60000215ce10_0, 0;
T_120.2 ;
    %load/vec4 v0x60000215c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x60000215c630_0;
    %assign/vec4 v0x60000215c750_0, 0;
    %load/vec4 v0x60000215c750_0;
    %assign/vec4 v0x60000215c6c0_0, 0;
    %load/vec4 v0x60000215c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.6, 8;
    %load/vec4 v0x60000215cab0_0;
    %assign/vec4 v0x60000215cbd0_0, 0;
    %jmp T_120.7;
T_120.6 ;
    %load/vec4 v0x60000215cb40_0;
    %load/vec4 v0x60000215cab0_0;
    %add;
    %assign/vec4 v0x60000215cbd0_0, 0;
T_120.7 ;
T_120.4 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x16010db00;
T_121 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000215e1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000215e370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000215dcb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000215dc20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000215e130_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x60000215def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.2, 8;
    %load/vec4 v0x60000215e2e0_0;
    %assign/vec4 v0x60000215e370_0, 0;
T_121.2 ;
    %load/vec4 v0x60000215de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.4, 8;
    %load/vec4 v0x60000215db90_0;
    %assign/vec4 v0x60000215dcb0_0, 0;
    %load/vec4 v0x60000215dcb0_0;
    %assign/vec4 v0x60000215dc20_0, 0;
    %load/vec4 v0x60000215dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.6, 8;
    %load/vec4 v0x60000215e010_0;
    %assign/vec4 v0x60000215e130_0, 0;
    %jmp T_121.7;
T_121.6 ;
    %load/vec4 v0x60000215e0a0_0;
    %load/vec4 v0x60000215e010_0;
    %add;
    %assign/vec4 v0x60000215e130_0, 0;
T_121.7 ;
T_121.4 ;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x160107770;
T_122 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000215f720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000215f8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000215f210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000215f180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000215f690_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x60000215f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v0x60000215f840_0;
    %assign/vec4 v0x60000215f8d0_0, 0;
T_122.2 ;
    %load/vec4 v0x60000215f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v0x60000215f0f0_0;
    %assign/vec4 v0x60000215f210_0, 0;
    %load/vec4 v0x60000215f210_0;
    %assign/vec4 v0x60000215f180_0, 0;
    %load/vec4 v0x60000215f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.6, 8;
    %load/vec4 v0x60000215f570_0;
    %assign/vec4 v0x60000215f690_0, 0;
    %jmp T_122.7;
T_122.6 ;
    %load/vec4 v0x60000215f600_0;
    %load/vec4 v0x60000215f570_0;
    %add;
    %assign/vec4 v0x60000215f690_0, 0;
T_122.7 ;
T_122.4 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x160131b50;
T_123 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002159f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002121e60_0, 0, 32;
T_123.2 ;
    %load/vec4 v0x600002121e60_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_123.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002121e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002121dd0, 0, 4;
    %load/vec4 v0x600002121e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002121e60_0, 0, 32;
    %jmp T_123.2;
T_123.3 ;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x600002159c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002159cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002121dd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002121e60_0, 0, 32;
T_123.6 ;
    %load/vec4 v0x600002121e60_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_123.7, 5;
    %load/vec4 v0x600002121e60_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002121dd0, 4;
    %ix/getv/s 3, v0x600002121e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002121dd0, 0, 4;
    %load/vec4 v0x600002121e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002121e60_0, 0, 32;
    %jmp T_123.6;
T_123.7 ;
T_123.4 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x160131e30;
T_124 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002159f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002121f80_0, 0, 32;
T_124.2 ;
    %load/vec4 v0x600002121f80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_124.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002121f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002121ef0, 0, 4;
    %load/vec4 v0x600002121f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002121f80_0, 0, 32;
    %jmp T_124.2;
T_124.3 ;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x600002159c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002159cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002121ef0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002121f80_0, 0, 32;
T_124.6 ;
    %load/vec4 v0x600002121f80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_124.7, 5;
    %load/vec4 v0x600002121f80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002121ef0, 4;
    %ix/getv/s 3, v0x600002121f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002121ef0, 0, 4;
    %load/vec4 v0x600002121f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002121f80_0, 0, 32;
    %jmp T_124.6;
T_124.7 ;
T_124.4 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x16012f670;
T_125 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002159f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000021220a0_0, 0, 32;
T_125.2 ;
    %load/vec4 v0x6000021220a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_125.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000021220a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002122010, 0, 4;
    %load/vec4 v0x6000021220a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000021220a0_0, 0, 32;
    %jmp T_125.2;
T_125.3 ;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x600002159c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002159cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002122010, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000021220a0_0, 0, 32;
T_125.6 ;
    %load/vec4 v0x6000021220a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_125.7, 5;
    %load/vec4 v0x6000021220a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002122010, 4;
    %ix/getv/s 3, v0x6000021220a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002122010, 0, 4;
    %load/vec4 v0x6000021220a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000021220a0_0, 0, 32;
    %jmp T_125.6;
T_125.7 ;
T_125.4 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x160136bd0;
T_126 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002159f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000215a250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002159950_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x60000215a2e0_0;
    %assign/vec4 v0x60000215a250_0, 0;
    %load/vec4 v0x6000021599e0_0;
    %assign/vec4 v0x600002159950_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x160136bd0;
T_127 ;
    %wait E_0x6000009fc200;
    %load/vec4 v0x60000215a250_0;
    %store/vec4 v0x60000215a2e0_0, 0, 3;
    %load/vec4 v0x600002159950_0;
    %store/vec4 v0x6000021599e0_0, 0, 16;
    %load/vec4 v0x60000215a250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_127.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_127.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_127.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_127.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_127.4, 6;
    %jmp T_127.5;
T_127.0 ;
    %load/vec4 v0x60000215a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.6, 8;
    %load/vec4 v0x60000215a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_127.9, 8;
T_127.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_127.9, 8;
 ; End of false expr.
    %blend;
T_127.9;
    %store/vec4 v0x60000215a2e0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000021599e0_0, 0, 16;
T_127.6 ;
    %jmp T_127.5;
T_127.1 ;
    %load/vec4 v0x60000215a490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000215a2e0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000021599e0_0, 0, 16;
T_127.10 ;
    %jmp T_127.5;
T_127.2 ;
    %load/vec4 v0x600002159950_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000021599e0_0, 0, 16;
    %load/vec4 v0x6000021597a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002159950_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_127.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000215a2e0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000021599e0_0, 0, 16;
T_127.12 ;
    %jmp T_127.5;
T_127.3 ;
    %load/vec4 v0x600002159950_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000021599e0_0, 0, 16;
    %load/vec4 v0x600002159b90_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002159950_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_127.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000215a2e0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000021599e0_0, 0, 16;
T_127.14 ;
    %jmp T_127.5;
T_127.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000215a2e0_0, 0, 3;
    %jmp T_127.5;
T_127.5 ;
    %pop/vec4 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x16010a6b0;
T_128 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_128.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_128.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_128.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_128.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_128.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_128.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_128.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_128.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_128.9;
T_128.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_128.9;
T_128.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_128.9;
T_128.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_128.9;
T_128.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_128.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_128.11, 8;
T_128.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_128.11, 8;
 ; End of false expr.
    %blend;
T_128.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_128.9;
T_128.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_128.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_128.13, 8;
T_128.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_128.13, 8;
 ; End of false expr.
    %blend;
T_128.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_128.9;
T_128.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_128.9;
T_128.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_128.9;
T_128.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_128.9;
T_128.9 ;
    %pop/vec4 1;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x16010a6b0;
T_129 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x16010a820;
T_130 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_130.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_130.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_130.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_130.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_130.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_130.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_130.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_130.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_130.9;
T_130.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_130.9;
T_130.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_130.9;
T_130.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_130.9;
T_130.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_130.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_130.11, 8;
T_130.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_130.11, 8;
 ; End of false expr.
    %blend;
T_130.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_130.9;
T_130.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_130.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_130.13, 8;
T_130.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_130.13, 8;
 ; End of false expr.
    %blend;
T_130.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_130.9;
T_130.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_130.9;
T_130.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_130.9;
T_130.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_130.9;
T_130.9 ;
    %pop/vec4 1;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x16010a820;
T_131 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x16010a990;
T_132 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_132.9;
T_132.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_132.9;
T_132.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_132.9;
T_132.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_132.9;
T_132.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_132.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_132.11, 8;
T_132.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_132.11, 8;
 ; End of false expr.
    %blend;
T_132.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_132.9;
T_132.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_132.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_132.13, 8;
T_132.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_132.13, 8;
 ; End of false expr.
    %blend;
T_132.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_132.9;
T_132.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_132.9;
T_132.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_132.9;
T_132.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_132.9;
T_132.9 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x16010a990;
T_133 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x16010ab00;
T_134 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_134.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_134.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_134.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_134.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_134.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_134.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_134.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_134.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_134.9;
T_134.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_134.9;
T_134.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_134.9;
T_134.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_134.9;
T_134.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_134.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_134.11, 8;
T_134.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_134.11, 8;
 ; End of false expr.
    %blend;
T_134.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_134.9;
T_134.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_134.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_134.13, 8;
T_134.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_134.13, 8;
 ; End of false expr.
    %blend;
T_134.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_134.9;
T_134.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_134.9;
T_134.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_134.9;
T_134.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_134.9;
T_134.9 ;
    %pop/vec4 1;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x16010ab00;
T_135 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x16010ac70;
T_136 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_136.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_136.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_136.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_136.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_136.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_136.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_136.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_136.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_136.9;
T_136.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_136.9;
T_136.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_136.9;
T_136.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_136.9;
T_136.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_136.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_136.11, 8;
T_136.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_136.11, 8;
 ; End of false expr.
    %blend;
T_136.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_136.9;
T_136.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_136.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_136.13, 8;
T_136.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_136.13, 8;
 ; End of false expr.
    %blend;
T_136.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_136.9;
T_136.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_136.9;
T_136.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_136.9;
T_136.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_136.9;
T_136.9 ;
    %pop/vec4 1;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x16010ac70;
T_137 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x16010ade0;
T_138 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_138.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_138.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_138.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_138.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_138.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_138.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_138.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_138.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_138.9;
T_138.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_138.9;
T_138.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_138.9;
T_138.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_138.9;
T_138.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_138.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_138.11, 8;
T_138.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_138.11, 8;
 ; End of false expr.
    %blend;
T_138.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_138.9;
T_138.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_138.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_138.13, 8;
T_138.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_138.13, 8;
 ; End of false expr.
    %blend;
T_138.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_138.9;
T_138.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_138.9;
T_138.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_138.9;
T_138.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_138.9;
T_138.9 ;
    %pop/vec4 1;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x16010ade0;
T_139 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x16010af50;
T_140 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_140.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_140.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_140.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_140.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_140.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_140.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_140.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_140.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_140.9;
T_140.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_140.9;
T_140.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_140.9;
T_140.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_140.9;
T_140.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_140.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_140.11, 8;
T_140.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_140.11, 8;
 ; End of false expr.
    %blend;
T_140.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_140.9;
T_140.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_140.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_140.13, 8;
T_140.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_140.13, 8;
 ; End of false expr.
    %blend;
T_140.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_140.9;
T_140.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_140.9;
T_140.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_140.9;
T_140.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_140.9;
T_140.9 ;
    %pop/vec4 1;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x16010af50;
T_141 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x16010b0c0;
T_142 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_142.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_142.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_142.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_142.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_142.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_142.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_142.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_142.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_142.9;
T_142.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_142.9;
T_142.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_142.9;
T_142.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_142.9;
T_142.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_142.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_142.11, 8;
T_142.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_142.11, 8;
 ; End of false expr.
    %blend;
T_142.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_142.9;
T_142.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_142.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_142.13, 8;
T_142.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_142.13, 8;
 ; End of false expr.
    %blend;
T_142.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_142.9;
T_142.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_142.9;
T_142.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_142.9;
T_142.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_142.9;
T_142.9 ;
    %pop/vec4 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x16010b0c0;
T_143 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x16010b230;
T_144 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_144.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_144.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_144.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_144.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_144.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_144.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_144.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_144.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_144.9;
T_144.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_144.9;
T_144.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_144.9;
T_144.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_144.9;
T_144.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_144.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_144.11, 8;
T_144.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_144.11, 8;
 ; End of false expr.
    %blend;
T_144.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_144.9;
T_144.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_144.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_144.13, 8;
T_144.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_144.13, 8;
 ; End of false expr.
    %blend;
T_144.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_144.9;
T_144.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_144.9;
T_144.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_144.9;
T_144.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_144.9;
T_144.9 ;
    %pop/vec4 1;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x16010b230;
T_145 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x16010b3a0;
T_146 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_146.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_146.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_146.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_146.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_146.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_146.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_146.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_146.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_146.9;
T_146.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_146.9;
T_146.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_146.9;
T_146.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_146.9;
T_146.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_146.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_146.11, 8;
T_146.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_146.11, 8;
 ; End of false expr.
    %blend;
T_146.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_146.9;
T_146.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_146.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_146.13, 8;
T_146.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_146.13, 8;
 ; End of false expr.
    %blend;
T_146.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_146.9;
T_146.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_146.9;
T_146.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_146.9;
T_146.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_146.9;
T_146.9 ;
    %pop/vec4 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x16010b3a0;
T_147 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x16010b510;
T_148 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_148.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_148.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_148.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_148.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_148.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_148.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_148.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_148.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_148.9;
T_148.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_148.9;
T_148.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_148.9;
T_148.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_148.9;
T_148.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_148.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_148.11, 8;
T_148.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_148.11, 8;
 ; End of false expr.
    %blend;
T_148.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_148.9;
T_148.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_148.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_148.13, 8;
T_148.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_148.13, 8;
 ; End of false expr.
    %blend;
T_148.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_148.9;
T_148.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_148.9;
T_148.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_148.9;
T_148.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_148.9;
T_148.9 ;
    %pop/vec4 1;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x16010b510;
T_149 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x16010b680;
T_150 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_150.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_150.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_150.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_150.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_150.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_150.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_150.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_150.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_150.9;
T_150.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_150.9;
T_150.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_150.9;
T_150.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_150.9;
T_150.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_150.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_150.11, 8;
T_150.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_150.11, 8;
 ; End of false expr.
    %blend;
T_150.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_150.9;
T_150.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_150.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_150.13, 8;
T_150.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_150.13, 8;
 ; End of false expr.
    %blend;
T_150.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_150.9;
T_150.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_150.9;
T_150.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_150.9;
T_150.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_150.9;
T_150.9 ;
    %pop/vec4 1;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x16010b680;
T_151 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x16010b7f0;
T_152 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_152.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_152.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_152.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_152.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_152.9;
T_152.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_152.9;
T_152.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_152.9;
T_152.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_152.9;
T_152.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_152.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_152.11, 8;
T_152.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_152.11, 8;
 ; End of false expr.
    %blend;
T_152.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_152.9;
T_152.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_152.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_152.13, 8;
T_152.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_152.13, 8;
 ; End of false expr.
    %blend;
T_152.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_152.9;
T_152.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_152.9;
T_152.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_152.9;
T_152.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_152.9;
T_152.9 ;
    %pop/vec4 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x16010b7f0;
T_153 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x16010b960;
T_154 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_154.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_154.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_154.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_154.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_154.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_154.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_154.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_154.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_154.9;
T_154.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_154.9;
T_154.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_154.9;
T_154.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_154.9;
T_154.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_154.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_154.11, 8;
T_154.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_154.11, 8;
 ; End of false expr.
    %blend;
T_154.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_154.9;
T_154.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_154.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_154.13, 8;
T_154.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_154.13, 8;
 ; End of false expr.
    %blend;
T_154.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_154.9;
T_154.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_154.9;
T_154.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_154.9;
T_154.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_154.9;
T_154.9 ;
    %pop/vec4 1;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x16010b960;
T_155 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_155;
    .thread T_155, $push;
    .scope S_0x16010bad0;
T_156 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_156.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_156.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_156.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_156.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_156.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_156.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_156.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_156.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_156.9;
T_156.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_156.9;
T_156.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_156.9;
T_156.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_156.9;
T_156.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_156.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_156.11, 8;
T_156.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_156.11, 8;
 ; End of false expr.
    %blend;
T_156.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_156.9;
T_156.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_156.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_156.13, 8;
T_156.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_156.13, 8;
 ; End of false expr.
    %blend;
T_156.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_156.9;
T_156.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_156.9;
T_156.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_156.9;
T_156.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_156.9;
T_156.9 ;
    %pop/vec4 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x16010bad0;
T_157 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x16010bc40;
T_158 ;
    %wait E_0x6000009ff480;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_158.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_158.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_158.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_158.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_158.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_158.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_158.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_158.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_158.9;
T_158.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_158.9;
T_158.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_158.9;
T_158.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146ac0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_158.9;
T_158.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_158.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_158.11, 8;
T_158.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_158.11, 8;
 ; End of false expr.
    %blend;
T_158.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_158.9;
T_158.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_158.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_158.13, 8;
T_158.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %jmp/0 T_158.13, 8;
 ; End of false expr.
    %blend;
T_158.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_158.9;
T_158.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_158.9;
T_158.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146a30, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_158.9;
T_158.7 ;
    %load/vec4 v0x600002146910_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002146b50, 4, 0;
    %jmp T_158.9;
T_158.9 ;
    %pop/vec4 1;
    %jmp T_158;
    .thread T_158, $push;
    .scope S_0x16010bc40;
T_159 ;
    %wait E_0x6000009ff440;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146b50, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002146250_0, 4, 16;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x16010a230;
T_160 ;
    %wait E_0x6000009ff380;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000021469a0_0, 0, 32;
T_160.0 ;
    %load/vec4 v0x6000021469a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_160.1, 5;
    %ix/getv/s 4, v0x6000021469a0_0;
    %load/vec4a v0x600002146a30, 4;
    %ix/getv/s 4, v0x6000021469a0_0;
    %store/vec4a v0x600002146e20, 4, 0;
    %load/vec4 v0x6000021469a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000021469a0_0, 0, 32;
    %jmp T_160.0;
T_160.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000021474e0_0, 0, 32;
T_160.2 ;
    %load/vec4 v0x6000021474e0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_160.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000021469a0_0, 0, 32;
T_160.4 ;
    %load/vec4 v0x6000021469a0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000021474e0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_160.5, 5;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_160.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_160.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_160.8, 6;
    %load/vec4 v0x6000021474e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002146e20, 4;
    %load/vec4 v0x6000021474e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002146e20, 4, 0;
    %jmp T_160.10;
T_160.6 ;
    %load/vec4 v0x6000021474e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002146e20, 4;
    %load/vec4 v0x6000021474e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002146e20, 4;
    %add;
    %load/vec4 v0x6000021474e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002146e20, 4, 0;
    %jmp T_160.10;
T_160.7 ;
    %load/vec4 v0x6000021474e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002146e20, 4;
    %load/vec4 v0x6000021474e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002146e20, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_160.11, 8;
    %load/vec4 v0x6000021474e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002146e20, 4;
    %jmp/1 T_160.12, 8;
T_160.11 ; End of true expr.
    %load/vec4 v0x6000021474e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002146e20, 4;
    %jmp/0 T_160.12, 8;
 ; End of false expr.
    %blend;
T_160.12;
    %load/vec4 v0x6000021474e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002146e20, 4, 0;
    %jmp T_160.10;
T_160.8 ;
    %load/vec4 v0x6000021474e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002146e20, 4;
    %load/vec4 v0x6000021474e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002146e20, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_160.13, 8;
    %load/vec4 v0x6000021474e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002146e20, 4;
    %jmp/1 T_160.14, 8;
T_160.13 ; End of true expr.
    %load/vec4 v0x6000021474e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002146e20, 4;
    %jmp/0 T_160.14, 8;
 ; End of false expr.
    %blend;
T_160.14;
    %load/vec4 v0x6000021474e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000021469a0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002146e20, 4, 0;
    %jmp T_160.10;
T_160.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000021469a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000021469a0_0, 0, 32;
    %jmp T_160.4;
T_160.5 ;
    %load/vec4 v0x6000021474e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000021474e0_0, 0, 32;
    %jmp T_160.2;
T_160.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002146e20, 4;
    %store/vec4 v0x600002146d90_0, 0, 16;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x16010a230;
T_161 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002146eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002146520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000021467f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000021461c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002147450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002147180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002146760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002147690_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000021477b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000021479f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002147ba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002146910_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002146c70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000021466d0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002147450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002147180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002146760_0, 0;
    %load/vec4 v0x600002147570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_161.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_161.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_161.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_161.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_161.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_161.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_161.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.10;
T_161.2 ;
    %load/vec4 v0x6000021465b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.11, 8;
    %load/vec4 v0x600002146370_0;
    %assign/vec4 v0x600002146520_0, 0;
    %load/vec4 v0x600002147600_0;
    %assign/vec4 v0x600002147690_0, 0;
    %load/vec4 v0x600002147720_0;
    %assign/vec4 v0x6000021477b0_0, 0;
    %load/vec4 v0x6000021478d0_0;
    %assign/vec4 v0x6000021479f0_0, 0;
    %load/vec4 v0x600002147a80_0;
    %assign/vec4 v0x600002147ba0_0, 0;
    %load/vec4 v0x600002146880_0;
    %assign/vec4 v0x600002146910_0, 0;
    %load/vec4 v0x600002146be0_0;
    %assign/vec4 v0x600002146c70_0, 0;
    %load/vec4 v0x600002146640_0;
    %assign/vec4 v0x6000021466d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
T_161.11 ;
    %jmp T_161.10;
T_161.3 ;
    %load/vec4 v0x6000021466d0_0;
    %assign/vec4 v0x6000021467f0_0, 0;
    %load/vec4 v0x600002146c70_0;
    %assign/vec4 v0x6000021461c0_0, 0;
    %load/vec4 v0x600002147690_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_161.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_161.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_161.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_161.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_161.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.19;
T_161.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002147180_0, 0;
    %load/vec4 v0x600002146c70_0;
    %assign/vec4 v0x600002146fd0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.19;
T_161.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002147450_0, 0;
    %load/vec4 v0x600002146c70_0;
    %assign/vec4 v0x600002146fd0_0, 0;
    %load/vec4 v0x600002147960_0;
    %assign/vec4 v0x600002147330_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.19;
T_161.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.19;
T_161.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.19;
T_161.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.19;
T_161.19 ;
    %pop/vec4 1;
    %jmp T_161.10;
T_161.4 ;
    %load/vec4 v0x600002146250_0;
    %load/vec4 v0x6000021477b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002147840, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.10;
T_161.5 ;
    %load/vec4 v0x600002147210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.20, 8;
    %load/vec4 v0x600002147690_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_161.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.23;
T_161.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
T_161.23 ;
T_161.20 ;
    %jmp T_161.10;
T_161.6 ;
    %load/vec4 v0x600002147060_0;
    %load/vec4 v0x6000021477b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002147840, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.10;
T_161.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002146d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000021477b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002147840, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.10;
T_161.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002146760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002147570_0, 0;
    %jmp T_161.10;
T_161.10 ;
    %pop/vec4 1;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x16013b820;
T_162 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021265b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002126400_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002126490_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002125c20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002126520_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002125cb0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000021260a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002126370_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002125ef0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002125f80_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000021261c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002126250_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002125d40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000021266d0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002126a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002126b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002126880_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002124c60_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002124870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002124d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002124990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002124f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002124b40_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000021254d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021255f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021257a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002125320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002125dd0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002126b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002126880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002125dd0_0, 0;
    %load/vec4 v0x600002126be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_162.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_162.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_162.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_162.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_162.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_162.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_162.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_162.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_162.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_162.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_162.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_162.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_162.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_162.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.17;
T_162.2 ;
    %load/vec4 v0x600002125b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.18, 8;
    %load/vec4 v0x600002126c70_0;
    %assign/vec4 v0x600002126400_0, 0;
    %load/vec4 v0x600002125e60_0;
    %assign/vec4 v0x600002125ef0_0, 0;
    %load/vec4 v0x600002126130_0;
    %assign/vec4 v0x6000021261c0_0, 0;
    %load/vec4 v0x6000021258c0_0;
    %assign/vec4 v0x600002126520_0, 0;
    %load/vec4 v0x600002125830_0;
    %assign/vec4 v0x600002125cb0_0, 0;
    %load/vec4 v0x600002126010_0;
    %assign/vec4 v0x6000021260a0_0, 0;
    %load/vec4 v0x6000021262e0_0;
    %assign/vec4 v0x600002126370_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
T_162.18 ;
    %jmp T_162.17;
T_162.3 ;
    %load/vec4 v0x600002125ef0_0;
    %assign/vec4 v0x600002125f80_0, 0;
    %load/vec4 v0x6000021261c0_0;
    %assign/vec4 v0x600002126250_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002126490_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002125c20_0, 0;
    %load/vec4 v0x600002126400_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_162.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_162.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.23;
T_162.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.23;
T_162.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.23;
T_162.23 ;
    %pop/vec4 1;
    %jmp T_162.17;
T_162.4 ;
    %load/vec4 v0x600002125f80_0;
    %assign/vec4 v0x600002124870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002124990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002124b40_0, 0;
    %load/vec4 v0x600002124a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.26, 9;
    %load/vec4 v0x600002124b40_0;
    %and;
T_162.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002124b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002125320_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
T_162.24 ;
    %jmp T_162.17;
T_162.5 ;
    %load/vec4 v0x6000021253b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.29, 9;
    %load/vec4 v0x600002125320_0;
    %and;
T_162.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.27, 8;
    %load/vec4 v0x600002125170_0;
    %assign/vec4 v0x600002125d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002125320_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
T_162.27 ;
    %jmp T_162.17;
T_162.6 ;
    %load/vec4 v0x600002126250_0;
    %assign/vec4 v0x6000021266d0_0, 0;
    %load/vec4 v0x600002125d40_0;
    %assign/vec4 v0x600002126a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002126b50_0, 0;
    %load/vec4 v0x600002126910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
T_162.30 ;
    %jmp T_162.17;
T_162.7 ;
    %load/vec4 v0x600002126250_0;
    %assign/vec4 v0x6000021266d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002126880_0, 0;
    %load/vec4 v0x600002126910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
T_162.32 ;
    %jmp T_162.17;
T_162.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.17;
T_162.9 ;
    %load/vec4 v0x600002126760_0;
    %assign/vec4 v0x600002125d40_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.17;
T_162.10 ;
    %load/vec4 v0x600002125f80_0;
    %assign/vec4 v0x600002124c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002124d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002124f30_0, 0;
    %load/vec4 v0x600002124e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.36, 9;
    %load/vec4 v0x600002124f30_0;
    %and;
T_162.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002124f30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
T_162.34 ;
    %jmp T_162.17;
T_162.11 ;
    %load/vec4 v0x600002125d40_0;
    %assign/vec4 v0x6000021254d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021255f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021257a0_0, 0;
    %load/vec4 v0x600002125680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_162.39, 9;
    %load/vec4 v0x6000021257a0_0;
    %and;
T_162.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021257a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021255f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
T_162.37 ;
    %jmp T_162.17;
T_162.12 ;
    %load/vec4 v0x6000021250e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
T_162.40 ;
    %jmp T_162.17;
T_162.13 ;
    %load/vec4 v0x600002125c20_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002125c20_0, 0;
    %load/vec4 v0x600002125f80_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002125f80_0, 0;
    %load/vec4 v0x600002126250_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002126250_0, 0;
    %load/vec4 v0x600002125cb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002125c20_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_162.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.43;
T_162.42 ;
    %load/vec4 v0x600002126400_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_162.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_162.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.47;
T_162.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.47;
T_162.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.47;
T_162.47 ;
    %pop/vec4 1;
T_162.43 ;
    %jmp T_162.17;
T_162.14 ;
    %load/vec4 v0x600002126490_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002126490_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002125c20_0, 0;
    %load/vec4 v0x600002126520_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002126490_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_162.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.49;
T_162.48 ;
    %load/vec4 v0x600002125ef0_0;
    %load/vec4 v0x600002126490_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000021260a0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002125f80_0, 0;
    %load/vec4 v0x6000021261c0_0;
    %load/vec4 v0x600002126490_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002126370_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002126250_0, 0;
    %load/vec4 v0x600002126400_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_162.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_162.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.53;
T_162.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.53;
T_162.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.53;
T_162.53 ;
    %pop/vec4 1;
T_162.49 ;
    %jmp T_162.17;
T_162.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002125dd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002126be0_0, 0;
    %jmp T_162.17;
T_162.17 ;
    %pop/vec4 1;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x160105b20;
T_163 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000215a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %load/vec4 v0x60000215a910_0;
    %load/vec4 v0x60000215a5b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000215a760, 0, 4;
T_163.0 ;
    %load/vec4 v0x60000215a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %load/vec4 v0x60000215a5b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000215a760, 4;
    %assign/vec4 v0x60000215a7f0_0, 0;
T_163.2 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x160105b20;
T_164 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000215a6d0_0, 0, 32;
T_164.0 ;
    %load/vec4 v0x60000215a6d0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_164.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000215a6d0_0;
    %store/vec4a v0x60000215a760, 4, 0;
    %load/vec4 v0x60000215a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000215a6d0_0, 0, 32;
    %jmp T_164.0;
T_164.1 ;
    %end;
    .thread T_164;
    .scope S_0x160105e00;
T_165 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000215aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %load/vec4 v0x60000215ae20_0;
    %load/vec4 v0x60000215aac0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000215ac70, 0, 4;
T_165.0 ;
    %load/vec4 v0x60000215ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %load/vec4 v0x60000215aac0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000215ac70, 4;
    %assign/vec4 v0x60000215ad00_0, 0;
T_165.2 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x160105e00;
T_166 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000215abe0_0, 0, 32;
T_166.0 ;
    %load/vec4 v0x60000215abe0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_166.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000215abe0_0;
    %store/vec4a v0x60000215ac70, 4, 0;
    %load/vec4 v0x60000215abe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000215abe0_0, 0, 32;
    %jmp T_166.0;
T_166.1 ;
    %end;
    .thread T_166;
    .scope S_0x1601060e0;
T_167 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000215b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %load/vec4 v0x60000215b330_0;
    %load/vec4 v0x60000215afd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000215b180, 0, 4;
T_167.0 ;
    %load/vec4 v0x60000215b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x60000215afd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000215b180, 4;
    %assign/vec4 v0x60000215b210_0, 0;
T_167.2 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x1601060e0;
T_168 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000215b0f0_0, 0, 32;
T_168.0 ;
    %load/vec4 v0x60000215b0f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_168.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000215b0f0_0;
    %store/vec4a v0x60000215b180, 4, 0;
    %load/vec4 v0x60000215b0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000215b0f0_0, 0, 32;
    %jmp T_168.0;
T_168.1 ;
    %end;
    .thread T_168;
    .scope S_0x1601063c0;
T_169 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000215b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %load/vec4 v0x60000215b840_0;
    %load/vec4 v0x60000215b4e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000215b690, 0, 4;
T_169.0 ;
    %load/vec4 v0x60000215b7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.2, 8;
    %load/vec4 v0x60000215b4e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000215b690, 4;
    %assign/vec4 v0x60000215b720_0, 0;
T_169.2 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x1601063c0;
T_170 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000215b600_0, 0, 32;
T_170.0 ;
    %load/vec4 v0x60000215b600_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_170.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000215b600_0;
    %store/vec4a v0x60000215b690, 4, 0;
    %load/vec4 v0x60000215b600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000215b600_0, 0, 32;
    %jmp T_170.0;
T_170.1 ;
    %end;
    .thread T_170;
    .scope S_0x160105450;
T_171 ;
    %wait E_0x6000009fe680;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000215bba0_0, 0, 32;
T_171.0 ;
    %load/vec4 v0x60000215bba0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_171.1, 5;
    %load/vec4 v0x600002145290_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_171.2, 8;
    %load/vec4 v0x600002144000_0;
    %pad/u 32;
    %load/vec4 v0x60000215bba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.2;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x600002145560_0, 4, 1;
    %load/vec4 v0x600002144d80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_171.3, 8;
    %load/vec4 v0x60000215bde0_0;
    %pad/u 32;
    %load/vec4 v0x60000215bba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.3;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x600002145440_0, 4, 1;
    %load/vec4 v0x600002145050_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_171.4, 8;
    %load/vec4 v0x60000215bf00_0;
    %pad/u 32;
    %load/vec4 v0x60000215bba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.4;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021454d0_0, 4, 1;
    %load/vec4 v0x600002145a70_0;
    %flag_set/vec4 8;
    %jmp/1 T_171.6, 8;
    %load/vec4 v0x6000021458c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_171.6;
    %flag_get/vec4 8;
    %jmp/0 T_171.5, 8;
    %load/vec4 v0x600002144240_0;
    %pad/u 32;
    %load/vec4 v0x60000215bba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.5;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021455f0_0, 4, 1;
    %load/vec4 v0x600002144870_0;
    %flag_set/vec4 8;
    %jmp/1 T_171.8, 8;
    %load/vec4 v0x6000021446c0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_171.8;
    %flag_get/vec4 8;
    %jmp/0 T_171.7, 8;
    %load/vec4 v0x60000215bcc0_0;
    %pad/u 32;
    %load/vec4 v0x60000215bba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_171.7;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021453b0_0, 4, 1;
    %load/vec4 v0x60000215bba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000215bba0_0, 0, 32;
    %jmp T_171.0;
T_171.1 ;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_0x160105450;
T_172 ;
    %wait E_0x6000009fe640;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000215bba0_0, 0, 32;
T_172.0 ;
    %load/vec4 v0x60000215bba0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_172.1, 5;
    %load/vec4 v0x600002145560_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x600002144ab0_0, 4, 1;
    %load/vec4 v0x600002145440_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.2, 8;
    %load/vec4 v0x600002145560_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.2;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x600002144990_0, 4, 1;
    %load/vec4 v0x6000021454d0_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_172.4, 9;
    %load/vec4 v0x600002145560_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.3, 8;
    %load/vec4 v0x600002145440_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.3;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x600002144a20_0, 4, 1;
    %load/vec4 v0x6000021455f0_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_172.7, 10;
    %load/vec4 v0x600002145560_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_172.6, 9;
    %load/vec4 v0x600002145440_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.5, 8;
    %load/vec4 v0x6000021454d0_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.5;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x600002144b40_0, 4, 1;
    %load/vec4 v0x6000021453b0_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_172.11, 11;
    %load/vec4 v0x600002145560_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_172.10, 10;
    %load/vec4 v0x600002145440_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_172.9, 9;
    %load/vec4 v0x6000021454d0_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_172.8, 8;
    %load/vec4 v0x6000021455f0_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %nor/r;
    %and;
T_172.8;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x600002144900_0, 4, 1;
    %load/vec4 v0x600002144ab0_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.12, 8;
    %load/vec4 v0x600002145cb0_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x60000215bc30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x600002144360, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021443f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021441b0_0, 4, 1;
    %jmp T_172.13;
T_172.12 ;
    %load/vec4 v0x600002144990_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.14, 8;
    %load/vec4 v0x600002145b90_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x60000215bc30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x600002144360, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021443f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021441b0_0, 4, 1;
    %jmp T_172.15;
T_172.14 ;
    %load/vec4 v0x600002144a20_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.16, 8;
    %load/vec4 v0x600002145c20_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x60000215bc30, 4, 0;
    %load/vec4 v0x600002144fc0_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x600002144360, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021443f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021441b0_0, 4, 1;
    %jmp T_172.17;
T_172.16 ;
    %load/vec4 v0x600002144b40_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.18, 8;
    %load/vec4 v0x600002145d40_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x60000215bc30, 4, 0;
    %load/vec4 v0x6000021459e0_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x600002144360, 4, 0;
    %load/vec4 v0x600002145a70_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021443f0_0, 4, 1;
    %load/vec4 v0x6000021458c0_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021441b0_0, 4, 1;
    %jmp T_172.19;
T_172.18 ;
    %load/vec4 v0x600002144900_0;
    %load/vec4 v0x60000215bba0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.20, 8;
    %load/vec4 v0x600002145b00_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x60000215bc30, 4, 0;
    %load/vec4 v0x6000021447e0_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x600002144360, 4, 0;
    %load/vec4 v0x600002144870_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021443f0_0, 4, 1;
    %load/vec4 v0x6000021446c0_0;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021441b0_0, 4, 1;
    %jmp T_172.21;
T_172.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x60000215bc30, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4a v0x600002144360, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021443f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000215bba0_0;
    %store/vec4 v0x6000021441b0_0, 4, 1;
T_172.21 ;
T_172.19 ;
T_172.17 ;
T_172.15 ;
T_172.13 ;
    %load/vec4 v0x60000215bba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000215bba0_0, 0, 32;
    %jmp T_172.0;
T_172.1 ;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x160105450;
T_173 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002144000_0;
    %assign/vec4 v0x600002144090_0, 0;
    %load/vec4 v0x60000215bde0_0;
    %assign/vec4 v0x60000215be70_0, 0;
    %load/vec4 v0x600002144240_0;
    %assign/vec4 v0x6000021442d0_0, 0;
    %load/vec4 v0x60000215bcc0_0;
    %assign/vec4 v0x60000215bd50_0, 0;
    %jmp T_173;
    .thread T_173;
    .scope S_0x160105450;
T_174 ;
    %wait E_0x6000009fe5c0;
    %load/vec4 v0x600002144090_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002144120, 4;
    %store/vec4 v0x600002145200_0, 0, 256;
    %load/vec4 v0x60000215be70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002144120, 4;
    %store/vec4 v0x600002144cf0_0, 0, 256;
    %load/vec4 v0x6000021442d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002144120, 4;
    %store/vec4 v0x600002145830_0, 0, 256;
    %load/vec4 v0x60000215bd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002144120, 4;
    %store/vec4 v0x600002144630_0, 0, 256;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x16013dd80;
T_175 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021438d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002141c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002141cb0_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x600002141f80_0;
    %assign/vec4 v0x600002141cb0_0, 0;
    %load/vec4 v0x600002141f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x600002141e60_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002141b90, 4;
    %assign/vec4 v0x600002141c20_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x16013dd80;
T_176 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002143600_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_176.3, 10;
    %load/vec4 v0x600002143570_0;
    %and;
T_176.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0x6000021434e0_0;
    %and;
T_176.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %load/vec4 v0x600002143450_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000021433c0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002141b90, 0, 4;
T_176.0 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x16013dd80;
T_177 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021438d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214c510_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000214c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002140a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002140ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002142f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002140990_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x600002142fd0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000214c510_0, 0;
    %load/vec4 v0x6000021426d0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000214c480_0, 0;
    %load/vec4 v0x600002142fd0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002140a20_0, 0;
    %load/vec4 v0x600002140a20_0;
    %assign/vec4 v0x600002140ab0_0, 0;
    %load/vec4 v0x600002142eb0_0;
    %assign/vec4 v0x600002142f40_0, 0;
    %load/vec4 v0x600002142370_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002140990_0, 0;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x16013dd80;
T_178 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021438d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002142fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002142760_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002142c70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000021426d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002142eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002142d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021427f0_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002142eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021427f0_0, 0;
    %load/vec4 v0x600002143c30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_178.5, 10;
    %load/vec4 v0x600002142ac0_0;
    %and;
T_178.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_178.4, 9;
    %load/vec4 v0x600002142fd0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_178.6, 4;
    %load/vec4 v0x600002142fd0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_178.6;
    %and;
T_178.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x600002142c70_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002142c70_0, 0;
T_178.2 ;
    %load/vec4 v0x600002142fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_178.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_178.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_178.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_178.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_178.11, 6;
    %jmp T_178.12;
T_178.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002142d00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002142c70_0, 0;
    %load/vec4 v0x600002142130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002142d00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000021426d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002142fd0_0, 0;
T_178.13 ;
    %jmp T_178.12;
T_178.8 ;
    %load/vec4 v0x6000021432a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.15, 8;
    %load/vec4 v0x6000021426d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000021426d0_0, 0;
    %load/vec4 v0x6000021426d0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_178.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002142eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002142760_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002142fd0_0, 0;
T_178.17 ;
T_178.15 ;
    %jmp T_178.12;
T_178.9 ;
    %load/vec4 v0x600002142490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.19, 8;
    %load/vec4 v0x600002142760_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002142760_0, 0;
T_178.19 ;
    %load/vec4 v0x600002143b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002142fd0_0, 0;
T_178.21 ;
    %jmp T_178.12;
T_178.10 ;
    %load/vec4 v0x600002142c70_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_178.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002142fd0_0, 0;
T_178.23 ;
    %jmp T_178.12;
T_178.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021427f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002142fd0_0, 0;
    %jmp T_178.12;
T_178.12 ;
    %pop/vec4 1;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x16010ca10;
T_179 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002149440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002149320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021493b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002149290_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x600002148f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002149320_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_179.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x600002149320_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002149320_0, 0;
T_179.2 ;
    %load/vec4 v0x600002149b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000021493b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_179.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.5, 8;
    %load/vec4 v0x6000021493b0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000021493b0_0, 0;
T_179.5 ;
    %load/vec4 v0x600002148240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002149290_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_179.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.8, 8;
    %load/vec4 v0x600002149290_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002149290_0, 0;
T_179.8 ;
    %load/vec4 v0x6000021490e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.13, 9;
    %load/vec4 v0x600002148fc0_0;
    %and;
T_179.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.11, 8;
    %load/vec4 v0x600002149320_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002149320_0, 0;
T_179.11 ;
    %load/vec4 v0x600002149cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.16, 9;
    %load/vec4 v0x600002149b90_0;
    %and;
T_179.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.14, 8;
    %load/vec4 v0x6000021493b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000021493b0_0, 0;
T_179.14 ;
    %load/vec4 v0x6000021483f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_179.19, 9;
    %load/vec4 v0x6000021482d0_0;
    %and;
T_179.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.17, 8;
    %load/vec4 v0x600002149290_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002149290_0, 0;
T_179.17 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x16010ca10;
T_180 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002149440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002148ab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002148c60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000021487e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002148990_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002148ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021490e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002149a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002149cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000021481b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021483f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002148510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002148630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021498c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214ff00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002148000_0, 0;
    %fork t_5, S_0x1601090b0;
    %jmp t_4;
    .scope S_0x1601090b0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000214ec70_0, 0, 32;
T_180.2 ;
    %load/vec4 v0x60000214ec70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_180.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000214ec70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002148cf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000214ec70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002148bd0, 0, 4;
    %load/vec4 v0x60000214ec70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000214ec70_0, 0, 32;
    %jmp T_180.2;
T_180.3 ;
    %end;
    .scope S_0x16010ca10;
t_4 %join;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x6000021490e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_180.6, 9;
    %load/vec4 v0x600002148fc0_0;
    %and;
T_180.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021490e0_0, 0;
T_180.4 ;
    %load/vec4 v0x600002149cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_180.9, 9;
    %load/vec4 v0x600002149b90_0;
    %and;
T_180.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002149cb0_0, 0;
T_180.7 ;
    %load/vec4 v0x6000021483f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_180.12, 9;
    %load/vec4 v0x6000021482d0_0;
    %and;
T_180.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021483f0_0, 0;
T_180.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002148510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002148990_0, 0;
    %load/vec4 v0x6000021495f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_180.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_180.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_180.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_180.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_180.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_180.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_180.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_180.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_180.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_180.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.24;
T_180.13 ;
    %load/vec4 v0x6000021494d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.25, 8;
    %load/vec4 v0x600002149560_0;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002148c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002148630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.25 ;
    %jmp T_180.24;
T_180.14 ;
    %load/vec4 v0x600002149200_0;
    %assign/vec4 v0x6000021487e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002148990_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.24;
T_180.15 ;
    %load/vec4 v0x600002148a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.27, 8;
    %load/vec4 v0x600002148870_0;
    %assign/vec4 v0x600002148ab0_0, 0;
    %load/vec4 v0x600002148870_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000214ff00_0, 0;
    %load/vec4 v0x600002148870_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002148000_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.27 ;
    %jmp T_180.24;
T_180.16 ;
    %load/vec4 v0x60000214ff00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_180.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_180.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_180.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_180.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_180.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_180.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_180.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_180.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_180.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002148630_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.39;
T_180.29 ;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.39;
T_180.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.39;
T_180.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.39;
T_180.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.39;
T_180.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.39;
T_180.34 ;
    %load/vec4 v0x600002148c60_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_180.40, 5;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002148c60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002148cf0, 0, 4;
    %load/vec4 v0x600002148ab0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002148c60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002148bd0, 0, 4;
    %load/vec4 v0x600002148c60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002148c60_0, 0;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.41;
T_180.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002148630_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.41 ;
    %jmp T_180.39;
T_180.35 ;
    %load/vec4 v0x600002148c60_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_180.42, 5;
    %load/vec4 v0x600002148c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002148bd0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_180.44, 5;
    %load/vec4 v0x600002148c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002148bd0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002148c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002148bd0, 0, 4;
    %load/vec4 v0x600002148c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002148cf0, 4;
    %assign/vec4 v0x600002149200_0, 0;
    %jmp T_180.45;
T_180.44 ;
    %load/vec4 v0x600002148c60_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002148c60_0, 0;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
T_180.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.43;
T_180.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002148630_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.43 ;
    %jmp T_180.39;
T_180.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021498c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.39;
T_180.37 ;
    %load/vec4 v0x60000214fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002148510_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.46 ;
    %jmp T_180.39;
T_180.39 ;
    %pop/vec4 1;
    %jmp T_180.24;
T_180.17 ;
    %load/vec4 v0x60000214fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.48 ;
    %jmp T_180.24;
T_180.18 ;
    %load/vec4 v0x60000214ff00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_180.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_180.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_180.52, 6;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.54;
T_180.50 ;
    %load/vec4 v0x600002148ab0_0;
    %assign/vec4 v0x600002148ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021490e0_0, 0;
    %load/vec4 v0x600002148fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.55, 8;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.55 ;
    %jmp T_180.54;
T_180.51 ;
    %load/vec4 v0x600002148ab0_0;
    %assign/vec4 v0x600002149a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002149cb0_0, 0;
    %load/vec4 v0x600002149b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.57, 8;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.57 ;
    %jmp T_180.54;
T_180.52 ;
    %load/vec4 v0x600002148ab0_0;
    %assign/vec4 v0x6000021481b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021483f0_0, 0;
    %load/vec4 v0x6000021482d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.59, 8;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.59 ;
    %jmp T_180.54;
T_180.54 ;
    %pop/vec4 1;
    %jmp T_180.24;
T_180.19 ;
    %load/vec4 v0x600002148000_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_180.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_180.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_180.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_180.64, 6;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
    %jmp T_180.66;
T_180.61 ;
    %load/vec4 v0x600002148d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.67, 8;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.67 ;
    %jmp T_180.66;
T_180.62 ;
    %load/vec4 v0x600002149950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.69, 8;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.69 ;
    %jmp T_180.66;
T_180.63 ;
    %load/vec4 v0x600002148090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.71, 8;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.71 ;
    %jmp T_180.66;
T_180.64 ;
    %load/vec4 v0x60000214fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.73, 8;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.73 ;
    %jmp T_180.66;
T_180.66 ;
    %pop/vec4 1;
    %jmp T_180.24;
T_180.20 ;
    %load/vec4 v0x600002149710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021498c0_0, 0;
    %load/vec4 v0x600002149200_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.75 ;
    %jmp T_180.24;
T_180.21 ;
    %load/vec4 v0x6000021494d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.77, 8;
    %load/vec4 v0x600002149560_0;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002148c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002148510_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.77 ;
    %jmp T_180.24;
T_180.22 ;
    %load/vec4 v0x6000021494d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002148630_0, 0;
    %load/vec4 v0x600002149560_0;
    %assign/vec4 v0x600002149200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002148c60_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000021495f0_0, 0;
T_180.79 ;
    %jmp T_180.24;
T_180.24 ;
    %pop/vec4 1;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x16014a420;
T_181 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002161ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214a0a0_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x600002161f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002162010, 4;
    %assign/vec4 v0x60000214a0a0_0, 0;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x16014a700;
T_182 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002161ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000214a2e0_0, 0, 32;
T_182.2 ;
    %load/vec4 v0x60000214a2e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_182.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000214a2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000214a250, 0, 4;
    %load/vec4 v0x60000214a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000214a2e0_0, 0, 32;
    %jmp T_182.2;
T_182.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214a370_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x600002161f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002162010, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000214a250, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000214a2e0_0, 0, 32;
T_182.6 ;
    %load/vec4 v0x60000214a2e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_182.7, 5;
    %load/vec4 v0x60000214a2e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000214a250, 4;
    %ix/getv/s 3, v0x60000214a2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000214a250, 0, 4;
    %load/vec4 v0x60000214a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000214a2e0_0, 0, 32;
    %jmp T_182.6;
T_182.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000214a250, 4;
    %assign/vec4 v0x60000214a370_0, 0;
T_182.4 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x16014a9e0;
T_183 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002161ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000214a5b0_0, 0, 32;
T_183.2 ;
    %load/vec4 v0x60000214a5b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_183.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000214a5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000214a520, 0, 4;
    %load/vec4 v0x60000214a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000214a5b0_0, 0, 32;
    %jmp T_183.2;
T_183.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214a640_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x600002161f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002162010, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000214a520, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000214a5b0_0, 0, 32;
T_183.6 ;
    %load/vec4 v0x60000214a5b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_183.7, 5;
    %load/vec4 v0x60000214a5b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000214a520, 4;
    %ix/getv/s 3, v0x60000214a5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000214a520, 0, 4;
    %load/vec4 v0x60000214a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000214a5b0_0, 0, 32;
    %jmp T_183.6;
T_183.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000214a520, 4;
    %assign/vec4 v0x60000214a640_0, 0;
T_183.4 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x16014acc0;
T_184 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002161ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000214a880_0, 0, 32;
T_184.2 ;
    %load/vec4 v0x60000214a880_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_184.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000214a880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000214a7f0, 0, 4;
    %load/vec4 v0x60000214a880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000214a880_0, 0, 32;
    %jmp T_184.2;
T_184.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214a910_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x600002161f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002162010, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000214a7f0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000214a880_0, 0, 32;
T_184.6 ;
    %load/vec4 v0x60000214a880_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_184.7, 5;
    %load/vec4 v0x60000214a880_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000214a7f0, 4;
    %ix/getv/s 3, v0x60000214a880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000214a7f0, 0, 4;
    %load/vec4 v0x60000214a880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000214a880_0, 0, 32;
    %jmp T_184.6;
T_184.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000214a7f0, 4;
    %assign/vec4 v0x60000214a910_0, 0;
T_184.4 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x16014b110;
T_185 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000214b3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214b570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214aeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214ae20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000214b330_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x60000214b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0x60000214b4e0_0;
    %assign/vec4 v0x60000214b570_0, 0;
T_185.2 ;
    %load/vec4 v0x60000214b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.4, 8;
    %load/vec4 v0x60000214ad90_0;
    %assign/vec4 v0x60000214aeb0_0, 0;
    %load/vec4 v0x60000214aeb0_0;
    %assign/vec4 v0x60000214ae20_0, 0;
    %load/vec4 v0x60000214af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.6, 8;
    %load/vec4 v0x60000214b210_0;
    %assign/vec4 v0x60000214b330_0, 0;
    %jmp T_185.7;
T_185.6 ;
    %load/vec4 v0x60000214b2a0_0;
    %load/vec4 v0x60000214b210_0;
    %add;
    %assign/vec4 v0x60000214b330_0, 0;
T_185.7 ;
T_185.4 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x16014b3f0;
T_186 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002174990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002174b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002174480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021743f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002174900_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x6000021746c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.2, 8;
    %load/vec4 v0x600002174ab0_0;
    %assign/vec4 v0x600002174b40_0, 0;
T_186.2 ;
    %load/vec4 v0x600002174630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.4, 8;
    %load/vec4 v0x600002174360_0;
    %assign/vec4 v0x600002174480_0, 0;
    %load/vec4 v0x600002174480_0;
    %assign/vec4 v0x6000021743f0_0, 0;
    %load/vec4 v0x600002174510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.6, 8;
    %load/vec4 v0x6000021747e0_0;
    %assign/vec4 v0x600002174900_0, 0;
    %jmp T_186.7;
T_186.6 ;
    %load/vec4 v0x600002174870_0;
    %load/vec4 v0x6000021747e0_0;
    %add;
    %assign/vec4 v0x600002174900_0, 0;
T_186.7 ;
T_186.4 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x16014b6d0;
T_187 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002175ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021760a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021759e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002175950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002175e60_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x600002175c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x600002176010_0;
    %assign/vec4 v0x6000021760a0_0, 0;
T_187.2 ;
    %load/vec4 v0x600002175b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.4, 8;
    %load/vec4 v0x6000021758c0_0;
    %assign/vec4 v0x6000021759e0_0, 0;
    %load/vec4 v0x6000021759e0_0;
    %assign/vec4 v0x600002175950_0, 0;
    %load/vec4 v0x600002175a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.6, 8;
    %load/vec4 v0x600002175d40_0;
    %assign/vec4 v0x600002175e60_0, 0;
    %jmp T_187.7;
T_187.6 ;
    %load/vec4 v0x600002175dd0_0;
    %load/vec4 v0x600002175d40_0;
    %add;
    %assign/vec4 v0x600002175e60_0, 0;
T_187.7 ;
T_187.4 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x16014b9b0;
T_188 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002177450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002177600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002176f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002176eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000021773c0_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x600002177180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %load/vec4 v0x600002177570_0;
    %assign/vec4 v0x600002177600_0, 0;
T_188.2 ;
    %load/vec4 v0x6000021770f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.4, 8;
    %load/vec4 v0x600002176e20_0;
    %assign/vec4 v0x600002176f40_0, 0;
    %load/vec4 v0x600002176f40_0;
    %assign/vec4 v0x600002176eb0_0, 0;
    %load/vec4 v0x600002176fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.6, 8;
    %load/vec4 v0x6000021772a0_0;
    %assign/vec4 v0x6000021773c0_0, 0;
    %jmp T_188.7;
T_188.6 ;
    %load/vec4 v0x600002177330_0;
    %load/vec4 v0x6000021772a0_0;
    %add;
    %assign/vec4 v0x6000021773c0_0, 0;
T_188.7 ;
T_188.4 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x16014be00;
T_189 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002170a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002170bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002170510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002170480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002170990_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x600002170750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x600002170b40_0;
    %assign/vec4 v0x600002170bd0_0, 0;
T_189.2 ;
    %load/vec4 v0x6000021706c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.4, 8;
    %load/vec4 v0x6000021703f0_0;
    %assign/vec4 v0x600002170510_0, 0;
    %load/vec4 v0x600002170510_0;
    %assign/vec4 v0x600002170480_0, 0;
    %load/vec4 v0x6000021705a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.6, 8;
    %load/vec4 v0x600002170870_0;
    %assign/vec4 v0x600002170990_0, 0;
    %jmp T_189.7;
T_189.6 ;
    %load/vec4 v0x600002170900_0;
    %load/vec4 v0x600002170870_0;
    %add;
    %assign/vec4 v0x600002170990_0, 0;
T_189.7 ;
T_189.4 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x16014c0e0;
T_190 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002171f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002172130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002171a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021719e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002171ef0_0, 0;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x600002171cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.2, 8;
    %load/vec4 v0x6000021720a0_0;
    %assign/vec4 v0x600002172130_0, 0;
T_190.2 ;
    %load/vec4 v0x600002171c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.4, 8;
    %load/vec4 v0x600002171950_0;
    %assign/vec4 v0x600002171a70_0, 0;
    %load/vec4 v0x600002171a70_0;
    %assign/vec4 v0x6000021719e0_0, 0;
    %load/vec4 v0x600002171b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.6, 8;
    %load/vec4 v0x600002171dd0_0;
    %assign/vec4 v0x600002171ef0_0, 0;
    %jmp T_190.7;
T_190.6 ;
    %load/vec4 v0x600002171e60_0;
    %load/vec4 v0x600002171dd0_0;
    %add;
    %assign/vec4 v0x600002171ef0_0, 0;
T_190.7 ;
T_190.4 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x16014c3c0;
T_191 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021734e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002173690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002172fd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002172f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002173450_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x600002173210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.2, 8;
    %load/vec4 v0x600002173600_0;
    %assign/vec4 v0x600002173690_0, 0;
T_191.2 ;
    %load/vec4 v0x600002173180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.4, 8;
    %load/vec4 v0x600002172eb0_0;
    %assign/vec4 v0x600002172fd0_0, 0;
    %load/vec4 v0x600002172fd0_0;
    %assign/vec4 v0x600002172f40_0, 0;
    %load/vec4 v0x600002173060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.6, 8;
    %load/vec4 v0x600002173330_0;
    %assign/vec4 v0x600002173450_0, 0;
    %jmp T_191.7;
T_191.6 ;
    %load/vec4 v0x6000021733c0_0;
    %load/vec4 v0x600002173330_0;
    %add;
    %assign/vec4 v0x600002173450_0, 0;
T_191.7 ;
T_191.4 ;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x16014c6a0;
T_192 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000217cab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217cc60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217c5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217c510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000217ca20_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x60000217c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %load/vec4 v0x60000217cbd0_0;
    %assign/vec4 v0x60000217cc60_0, 0;
T_192.2 ;
    %load/vec4 v0x60000217c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.4, 8;
    %load/vec4 v0x60000217c480_0;
    %assign/vec4 v0x60000217c5a0_0, 0;
    %load/vec4 v0x60000217c5a0_0;
    %assign/vec4 v0x60000217c510_0, 0;
    %load/vec4 v0x60000217c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.6, 8;
    %load/vec4 v0x60000217c900_0;
    %assign/vec4 v0x60000217ca20_0, 0;
    %jmp T_192.7;
T_192.6 ;
    %load/vec4 v0x60000217c990_0;
    %load/vec4 v0x60000217c900_0;
    %add;
    %assign/vec4 v0x60000217ca20_0, 0;
T_192.7 ;
T_192.4 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x16014caf0;
T_193 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000217e010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217e1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217db00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217da70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000217df80_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x60000217dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %load/vec4 v0x60000217e130_0;
    %assign/vec4 v0x60000217e1c0_0, 0;
T_193.2 ;
    %load/vec4 v0x60000217dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.4, 8;
    %load/vec4 v0x60000217d9e0_0;
    %assign/vec4 v0x60000217db00_0, 0;
    %load/vec4 v0x60000217db00_0;
    %assign/vec4 v0x60000217da70_0, 0;
    %load/vec4 v0x60000217db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.6, 8;
    %load/vec4 v0x60000217de60_0;
    %assign/vec4 v0x60000217df80_0, 0;
    %jmp T_193.7;
T_193.6 ;
    %load/vec4 v0x60000217def0_0;
    %load/vec4 v0x60000217de60_0;
    %add;
    %assign/vec4 v0x60000217df80_0, 0;
T_193.7 ;
T_193.4 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x16014cdd0;
T_194 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000217f570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217f720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217efd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000217f4e0_0, 0;
    %jmp T_194.1;
T_194.0 ;
    %load/vec4 v0x60000217f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.2, 8;
    %load/vec4 v0x60000217f690_0;
    %assign/vec4 v0x60000217f720_0, 0;
T_194.2 ;
    %load/vec4 v0x60000217f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.4, 8;
    %load/vec4 v0x60000217ef40_0;
    %assign/vec4 v0x60000217f060_0, 0;
    %load/vec4 v0x60000217f060_0;
    %assign/vec4 v0x60000217efd0_0, 0;
    %load/vec4 v0x60000217f0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.6, 8;
    %load/vec4 v0x60000217f3c0_0;
    %assign/vec4 v0x60000217f4e0_0, 0;
    %jmp T_194.7;
T_194.6 ;
    %load/vec4 v0x60000217f450_0;
    %load/vec4 v0x60000217f3c0_0;
    %add;
    %assign/vec4 v0x60000217f4e0_0, 0;
T_194.7 ;
T_194.4 ;
T_194.1 ;
    %jmp T_194;
    .thread T_194;
    .scope S_0x16014d0b0;
T_195 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002178b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002178cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002178630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021785a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002178ab0_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x600002178870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.2, 8;
    %load/vec4 v0x600002178c60_0;
    %assign/vec4 v0x600002178cf0_0, 0;
T_195.2 ;
    %load/vec4 v0x6000021787e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.4, 8;
    %load/vec4 v0x600002178510_0;
    %assign/vec4 v0x600002178630_0, 0;
    %load/vec4 v0x600002178630_0;
    %assign/vec4 v0x6000021785a0_0, 0;
    %load/vec4 v0x6000021786c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.6, 8;
    %load/vec4 v0x600002178990_0;
    %assign/vec4 v0x600002178ab0_0, 0;
    %jmp T_195.7;
T_195.6 ;
    %load/vec4 v0x600002178a20_0;
    %load/vec4 v0x600002178990_0;
    %add;
    %assign/vec4 v0x600002178ab0_0, 0;
T_195.7 ;
T_195.4 ;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x16014d390;
T_196 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000217a0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217a250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002179b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002179b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000217a010_0, 0;
    %jmp T_196.1;
T_196.0 ;
    %load/vec4 v0x600002179dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.2, 8;
    %load/vec4 v0x60000217a1c0_0;
    %assign/vec4 v0x60000217a250_0, 0;
T_196.2 ;
    %load/vec4 v0x600002179d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.4, 8;
    %load/vec4 v0x600002179a70_0;
    %assign/vec4 v0x600002179b90_0, 0;
    %load/vec4 v0x600002179b90_0;
    %assign/vec4 v0x600002179b00_0, 0;
    %load/vec4 v0x600002179c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.6, 8;
    %load/vec4 v0x600002179ef0_0;
    %assign/vec4 v0x60000217a010_0, 0;
    %jmp T_196.7;
T_196.6 ;
    %load/vec4 v0x600002179f80_0;
    %load/vec4 v0x600002179ef0_0;
    %add;
    %assign/vec4 v0x60000217a010_0, 0;
T_196.7 ;
T_196.4 ;
T_196.1 ;
    %jmp T_196;
    .thread T_196;
    .scope S_0x16014d7e0;
T_197 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000217b600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217b7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217b0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000217b060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000217b570_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x60000217b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.2, 8;
    %load/vec4 v0x60000217b720_0;
    %assign/vec4 v0x60000217b7b0_0, 0;
T_197.2 ;
    %load/vec4 v0x60000217b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.4, 8;
    %load/vec4 v0x60000217afd0_0;
    %assign/vec4 v0x60000217b0f0_0, 0;
    %load/vec4 v0x60000217b0f0_0;
    %assign/vec4 v0x60000217b060_0, 0;
    %load/vec4 v0x60000217b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.6, 8;
    %load/vec4 v0x60000217b450_0;
    %assign/vec4 v0x60000217b570_0, 0;
    %jmp T_197.7;
T_197.6 ;
    %load/vec4 v0x60000217b4e0_0;
    %load/vec4 v0x60000217b450_0;
    %add;
    %assign/vec4 v0x60000217b570_0, 0;
T_197.7 ;
T_197.4 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x16014dac0;
T_198 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002164bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002164d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021646c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002164630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002164b40_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x600002164900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %load/vec4 v0x600002164cf0_0;
    %assign/vec4 v0x600002164d80_0, 0;
T_198.2 ;
    %load/vec4 v0x600002164870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.4, 8;
    %load/vec4 v0x6000021645a0_0;
    %assign/vec4 v0x6000021646c0_0, 0;
    %load/vec4 v0x6000021646c0_0;
    %assign/vec4 v0x600002164630_0, 0;
    %load/vec4 v0x600002164750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.6, 8;
    %load/vec4 v0x600002164a20_0;
    %assign/vec4 v0x600002164b40_0, 0;
    %jmp T_198.7;
T_198.6 ;
    %load/vec4 v0x600002164ab0_0;
    %load/vec4 v0x600002164a20_0;
    %add;
    %assign/vec4 v0x600002164b40_0, 0;
T_198.7 ;
T_198.4 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x16014dda0;
T_199 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002166130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021662e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002165c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002165b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000021660a0_0, 0;
    %jmp T_199.1;
T_199.0 ;
    %load/vec4 v0x600002165e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.2, 8;
    %load/vec4 v0x600002166250_0;
    %assign/vec4 v0x6000021662e0_0, 0;
T_199.2 ;
    %load/vec4 v0x600002165dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.4, 8;
    %load/vec4 v0x600002165b00_0;
    %assign/vec4 v0x600002165c20_0, 0;
    %load/vec4 v0x600002165c20_0;
    %assign/vec4 v0x600002165b90_0, 0;
    %load/vec4 v0x600002165cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.6, 8;
    %load/vec4 v0x600002165f80_0;
    %assign/vec4 v0x6000021660a0_0, 0;
    %jmp T_199.7;
T_199.6 ;
    %load/vec4 v0x600002166010_0;
    %load/vec4 v0x600002165f80_0;
    %add;
    %assign/vec4 v0x6000021660a0_0, 0;
T_199.7 ;
T_199.4 ;
T_199.1 ;
    %jmp T_199;
    .thread T_199;
    .scope S_0x16014e080;
T_200 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002167690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002167840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002167180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021670f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002167600_0, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v0x6000021673c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.2, 8;
    %load/vec4 v0x6000021677b0_0;
    %assign/vec4 v0x600002167840_0, 0;
T_200.2 ;
    %load/vec4 v0x600002167330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.4, 8;
    %load/vec4 v0x600002167060_0;
    %assign/vec4 v0x600002167180_0, 0;
    %load/vec4 v0x600002167180_0;
    %assign/vec4 v0x6000021670f0_0, 0;
    %load/vec4 v0x600002167210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.6, 8;
    %load/vec4 v0x6000021674e0_0;
    %assign/vec4 v0x600002167600_0, 0;
    %jmp T_200.7;
T_200.6 ;
    %load/vec4 v0x600002167570_0;
    %load/vec4 v0x6000021674e0_0;
    %add;
    %assign/vec4 v0x600002167600_0, 0;
T_200.7 ;
T_200.4 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200;
    .scope S_0x160109880;
T_201 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002161ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002149dd0_0, 0, 32;
T_201.2 ;
    %load/vec4 v0x600002149dd0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_201.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002149dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002149d40, 0, 4;
    %load/vec4 v0x600002149dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002149dd0_0, 0, 32;
    %jmp T_201.2;
T_201.3 ;
    %jmp T_201.1;
T_201.0 ;
    %load/vec4 v0x600002161b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002161c20, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002149d40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002149dd0_0, 0, 32;
T_201.6 ;
    %load/vec4 v0x600002149dd0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_201.7, 5;
    %load/vec4 v0x600002149dd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002149d40, 4;
    %ix/getv/s 3, v0x600002149dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002149d40, 0, 4;
    %load/vec4 v0x600002149dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002149dd0_0, 0, 32;
    %jmp T_201.6;
T_201.7 ;
T_201.4 ;
T_201.1 ;
    %jmp T_201;
    .thread T_201;
    .scope S_0x160109b60;
T_202 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002161ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002149ef0_0, 0, 32;
T_202.2 ;
    %load/vec4 v0x600002149ef0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_202.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002149ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002149e60, 0, 4;
    %load/vec4 v0x600002149ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002149ef0_0, 0, 32;
    %jmp T_202.2;
T_202.3 ;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0x600002161b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002161c20, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002149e60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002149ef0_0, 0, 32;
T_202.6 ;
    %load/vec4 v0x600002149ef0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_202.7, 5;
    %load/vec4 v0x600002149ef0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002149e60, 4;
    %ix/getv/s 3, v0x600002149ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002149e60, 0, 4;
    %load/vec4 v0x600002149ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002149ef0_0, 0, 32;
    %jmp T_202.6;
T_202.7 ;
T_202.4 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_0x160149e60;
T_203 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002161ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000214a010_0, 0, 32;
T_203.2 ;
    %load/vec4 v0x60000214a010_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_203.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000214a010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002149f80, 0, 4;
    %load/vec4 v0x60000214a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000214a010_0, 0, 32;
    %jmp T_203.2;
T_203.3 ;
    %jmp T_203.1;
T_203.0 ;
    %load/vec4 v0x600002161b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002161c20, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002149f80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000214a010_0, 0, 32;
T_203.6 ;
    %load/vec4 v0x60000214a010_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_203.7, 5;
    %load/vec4 v0x60000214a010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002149f80, 4;
    %ix/getv/s 3, v0x60000214a010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002149f80, 0, 4;
    %load/vec4 v0x60000214a010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000214a010_0, 0, 32;
    %jmp T_203.6;
T_203.7 ;
T_203.4 ;
T_203.1 ;
    %jmp T_203;
    .thread T_203;
    .scope S_0x160109220;
T_204 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002161ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000021621c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000021618c0_0, 0;
    %jmp T_204.1;
T_204.0 ;
    %load/vec4 v0x600002162250_0;
    %assign/vec4 v0x6000021621c0_0, 0;
    %load/vec4 v0x600002161950_0;
    %assign/vec4 v0x6000021618c0_0, 0;
T_204.1 ;
    %jmp T_204;
    .thread T_204;
    .scope S_0x160109220;
T_205 ;
    %wait E_0x6000009f93c0;
    %load/vec4 v0x6000021621c0_0;
    %store/vec4 v0x600002162250_0, 0, 3;
    %load/vec4 v0x6000021618c0_0;
    %store/vec4 v0x600002161950_0, 0, 16;
    %load/vec4 v0x6000021621c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_205.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_205.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_205.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_205.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_205.4, 6;
    %jmp T_205.5;
T_205.0 ;
    %load/vec4 v0x600002162130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.6, 8;
    %load/vec4 v0x600002162400_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_205.9, 8;
T_205.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_205.9, 8;
 ; End of false expr.
    %blend;
T_205.9;
    %store/vec4 v0x600002162250_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002161950_0, 0, 16;
T_205.6 ;
    %jmp T_205.5;
T_205.1 ;
    %load/vec4 v0x600002162400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002162250_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002161950_0, 0, 16;
T_205.10 ;
    %jmp T_205.5;
T_205.2 ;
    %load/vec4 v0x6000021618c0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002161950_0, 0, 16;
    %load/vec4 v0x600002161710_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000021618c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_205.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002162250_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002161950_0, 0, 16;
T_205.12 ;
    %jmp T_205.5;
T_205.3 ;
    %load/vec4 v0x6000021618c0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002161950_0, 0, 16;
    %load/vec4 v0x600002161b00_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000021618c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_205.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002162250_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002161950_0, 0, 16;
T_205.14 ;
    %jmp T_205.5;
T_205.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002162250_0, 0, 3;
    %jmp T_205.5;
T_205.5 ;
    %pop/vec4 1;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_0x160151170;
T_206 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_206.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_206.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_206.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_206.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_206.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_206.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_206.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_206.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_206.9;
T_206.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_206.9;
T_206.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_206.9;
T_206.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_206.9;
T_206.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_206.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_206.11, 8;
T_206.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_206.11, 8;
 ; End of false expr.
    %blend;
T_206.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_206.9;
T_206.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_206.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_206.13, 8;
T_206.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_206.13, 8;
 ; End of false expr.
    %blend;
T_206.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_206.9;
T_206.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_206.9;
T_206.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_206.9;
T_206.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_206.9;
T_206.9 ;
    %pop/vec4 1;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x160151170;
T_207 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_207;
    .thread T_207, $push;
    .scope S_0x1601512e0;
T_208 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_208.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_208.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_208.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_208.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_208.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_208.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_208.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_208.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_208.9;
T_208.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_208.9;
T_208.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_208.9;
T_208.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_208.9;
T_208.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_208.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_208.11, 8;
T_208.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_208.11, 8;
 ; End of false expr.
    %blend;
T_208.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_208.9;
T_208.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_208.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_208.13, 8;
T_208.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_208.13, 8;
 ; End of false expr.
    %blend;
T_208.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_208.9;
T_208.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_208.9;
T_208.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_208.9;
T_208.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_208.9;
T_208.9 ;
    %pop/vec4 1;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_0x1601512e0;
T_209 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_0x160151450;
T_210 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_210.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_210.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_210.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_210.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_210.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_210.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_210.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_210.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_210.9;
T_210.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_210.9;
T_210.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_210.9;
T_210.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_210.9;
T_210.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_210.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_210.11, 8;
T_210.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_210.11, 8;
 ; End of false expr.
    %blend;
T_210.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_210.9;
T_210.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_210.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_210.13, 8;
T_210.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_210.13, 8;
 ; End of false expr.
    %blend;
T_210.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_210.9;
T_210.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_210.9;
T_210.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_210.9;
T_210.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_210.9;
T_210.9 ;
    %pop/vec4 1;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_0x160151450;
T_211 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x1601515c0;
T_212 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_212.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_212.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_212.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_212.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_212.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_212.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_212.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_212.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_212.9;
T_212.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_212.9;
T_212.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_212.9;
T_212.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_212.9;
T_212.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_212.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_212.11, 8;
T_212.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_212.11, 8;
 ; End of false expr.
    %blend;
T_212.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_212.9;
T_212.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_212.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_212.13, 8;
T_212.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_212.13, 8;
 ; End of false expr.
    %blend;
T_212.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_212.9;
T_212.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_212.9;
T_212.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_212.9;
T_212.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_212.9;
T_212.9 ;
    %pop/vec4 1;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_0x1601515c0;
T_213 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x160151730;
T_214 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_214.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_214.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_214.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_214.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_214.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_214.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_214.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_214.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_214.9;
T_214.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_214.9;
T_214.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_214.9;
T_214.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_214.9;
T_214.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_214.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_214.11, 8;
T_214.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_214.11, 8;
 ; End of false expr.
    %blend;
T_214.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_214.9;
T_214.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_214.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_214.13, 8;
T_214.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_214.13, 8;
 ; End of false expr.
    %blend;
T_214.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_214.9;
T_214.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_214.9;
T_214.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_214.9;
T_214.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_214.9;
T_214.9 ;
    %pop/vec4 1;
    %jmp T_214;
    .thread T_214, $push;
    .scope S_0x160151730;
T_215 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_0x1601518a0;
T_216 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_216.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_216.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_216.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_216.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_216.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_216.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_216.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_216.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_216.9;
T_216.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_216.9;
T_216.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_216.9;
T_216.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_216.9;
T_216.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_216.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_216.11, 8;
T_216.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_216.11, 8;
 ; End of false expr.
    %blend;
T_216.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_216.9;
T_216.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_216.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_216.13, 8;
T_216.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_216.13, 8;
 ; End of false expr.
    %blend;
T_216.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_216.9;
T_216.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_216.9;
T_216.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_216.9;
T_216.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_216.9;
T_216.9 ;
    %pop/vec4 1;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x1601518a0;
T_217 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_217;
    .thread T_217, $push;
    .scope S_0x160151a10;
T_218 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_218.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_218.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_218.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_218.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_218.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_218.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_218.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_218.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_218.9;
T_218.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_218.9;
T_218.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_218.9;
T_218.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_218.9;
T_218.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_218.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_218.11, 8;
T_218.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_218.11, 8;
 ; End of false expr.
    %blend;
T_218.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_218.9;
T_218.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_218.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_218.13, 8;
T_218.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_218.13, 8;
 ; End of false expr.
    %blend;
T_218.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_218.9;
T_218.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_218.9;
T_218.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_218.9;
T_218.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_218.9;
T_218.9 ;
    %pop/vec4 1;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_0x160151a10;
T_219 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_219;
    .thread T_219, $push;
    .scope S_0x160151b80;
T_220 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_220.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_220.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_220.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_220.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_220.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_220.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_220.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_220.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_220.9;
T_220.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_220.9;
T_220.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_220.9;
T_220.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_220.9;
T_220.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_220.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_220.11, 8;
T_220.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_220.11, 8;
 ; End of false expr.
    %blend;
T_220.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_220.9;
T_220.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_220.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_220.13, 8;
T_220.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_220.13, 8;
 ; End of false expr.
    %blend;
T_220.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_220.9;
T_220.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_220.9;
T_220.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_220.9;
T_220.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_220.9;
T_220.9 ;
    %pop/vec4 1;
    %jmp T_220;
    .thread T_220, $push;
    .scope S_0x160151b80;
T_221 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x160151cf0;
T_222 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_222.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_222.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_222.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_222.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_222.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_222.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_222.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_222.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_222.9;
T_222.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_222.9;
T_222.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_222.9;
T_222.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_222.9;
T_222.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_222.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_222.11, 8;
T_222.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_222.11, 8;
 ; End of false expr.
    %blend;
T_222.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_222.9;
T_222.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_222.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_222.13, 8;
T_222.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_222.13, 8;
 ; End of false expr.
    %blend;
T_222.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_222.9;
T_222.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_222.9;
T_222.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_222.9;
T_222.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_222.9;
T_222.9 ;
    %pop/vec4 1;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_0x160151cf0;
T_223 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_223;
    .thread T_223, $push;
    .scope S_0x160151e60;
T_224 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_224.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_224.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_224.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_224.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_224.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_224.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_224.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_224.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_224.9;
T_224.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_224.9;
T_224.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_224.9;
T_224.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_224.9;
T_224.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_224.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_224.11, 8;
T_224.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_224.11, 8;
 ; End of false expr.
    %blend;
T_224.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_224.9;
T_224.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_224.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_224.13, 8;
T_224.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_224.13, 8;
 ; End of false expr.
    %blend;
T_224.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_224.9;
T_224.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_224.9;
T_224.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_224.9;
T_224.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_224.9;
T_224.9 ;
    %pop/vec4 1;
    %jmp T_224;
    .thread T_224, $push;
    .scope S_0x160151e60;
T_225 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x160151fd0;
T_226 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_226.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_226.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_226.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_226.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_226.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_226.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_226.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_226.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_226.9;
T_226.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_226.9;
T_226.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_226.9;
T_226.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_226.9;
T_226.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_226.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_226.11, 8;
T_226.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_226.11, 8;
 ; End of false expr.
    %blend;
T_226.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_226.9;
T_226.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_226.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_226.13, 8;
T_226.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_226.13, 8;
 ; End of false expr.
    %blend;
T_226.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_226.9;
T_226.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_226.9;
T_226.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_226.9;
T_226.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_226.9;
T_226.9 ;
    %pop/vec4 1;
    %jmp T_226;
    .thread T_226, $push;
    .scope S_0x160151fd0;
T_227 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_227;
    .thread T_227, $push;
    .scope S_0x160152140;
T_228 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_228.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_228.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_228.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_228.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_228.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_228.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_228.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_228.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_228.9;
T_228.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_228.9;
T_228.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_228.9;
T_228.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_228.9;
T_228.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_228.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_228.11, 8;
T_228.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_228.11, 8;
 ; End of false expr.
    %blend;
T_228.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_228.9;
T_228.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_228.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_228.13, 8;
T_228.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_228.13, 8;
 ; End of false expr.
    %blend;
T_228.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_228.9;
T_228.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_228.9;
T_228.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_228.9;
T_228.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_228.9;
T_228.9 ;
    %pop/vec4 1;
    %jmp T_228;
    .thread T_228, $push;
    .scope S_0x160152140;
T_229 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_229;
    .thread T_229, $push;
    .scope S_0x1601522b0;
T_230 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_230.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_230.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_230.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_230.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_230.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_230.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_230.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_230.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_230.9;
T_230.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_230.9;
T_230.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_230.9;
T_230.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_230.9;
T_230.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_230.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_230.11, 8;
T_230.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_230.11, 8;
 ; End of false expr.
    %blend;
T_230.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_230.9;
T_230.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_230.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_230.13, 8;
T_230.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_230.13, 8;
 ; End of false expr.
    %blend;
T_230.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_230.9;
T_230.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_230.9;
T_230.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_230.9;
T_230.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_230.9;
T_230.9 ;
    %pop/vec4 1;
    %jmp T_230;
    .thread T_230, $push;
    .scope S_0x1601522b0;
T_231 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_231;
    .thread T_231, $push;
    .scope S_0x160152420;
T_232 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_232.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_232.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_232.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_232.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_232.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_232.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_232.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_232.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_232.9;
T_232.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_232.9;
T_232.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_232.9;
T_232.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_232.9;
T_232.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_232.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_232.11, 8;
T_232.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_232.11, 8;
 ; End of false expr.
    %blend;
T_232.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_232.9;
T_232.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_232.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_232.13, 8;
T_232.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_232.13, 8;
 ; End of false expr.
    %blend;
T_232.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_232.9;
T_232.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_232.9;
T_232.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_232.9;
T_232.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_232.9;
T_232.9 ;
    %pop/vec4 1;
    %jmp T_232;
    .thread T_232, $push;
    .scope S_0x160152420;
T_233 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_233;
    .thread T_233, $push;
    .scope S_0x160152590;
T_234 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_234.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_234.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_234.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_234.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_234.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_234.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_234.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_234.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_234.9;
T_234.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_234.9;
T_234.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_234.9;
T_234.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_234.9;
T_234.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_234.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_234.11, 8;
T_234.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_234.11, 8;
 ; End of false expr.
    %blend;
T_234.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_234.9;
T_234.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_234.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_234.13, 8;
T_234.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_234.13, 8;
 ; End of false expr.
    %blend;
T_234.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_234.9;
T_234.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_234.9;
T_234.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_234.9;
T_234.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_234.9;
T_234.9 ;
    %pop/vec4 1;
    %jmp T_234;
    .thread T_234, $push;
    .scope S_0x160152590;
T_235 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_235;
    .thread T_235, $push;
    .scope S_0x160152700;
T_236 ;
    %wait E_0x6000009e4640;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_236.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_236.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_236.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_236.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_236.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_236.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_236.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_236.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_236.9;
T_236.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_236.9;
T_236.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_236.9;
T_236.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ea30, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_236.9;
T_236.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_236.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_236.11, 8;
T_236.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_236.11, 8;
 ; End of false expr.
    %blend;
T_236.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_236.9;
T_236.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_236.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_236.13, 8;
T_236.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %jmp/0 T_236.13, 8;
 ; End of false expr.
    %blend;
T_236.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_236.9;
T_236.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_236.9;
T_236.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_236.9;
T_236.7 ;
    %load/vec4 v0x60000216e880_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000216eac0, 4, 0;
    %jmp T_236.9;
T_236.9 ;
    %pop/vec4 1;
    %jmp T_236;
    .thread T_236, $push;
    .scope S_0x160152700;
T_237 ;
    %wait E_0x6000009e4600;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216eac0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000216e1c0_0, 4, 16;
    %jmp T_237;
    .thread T_237, $push;
    .scope S_0x160150cf0;
T_238 ;
    %wait E_0x6000009e4540;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000216e910_0, 0, 32;
T_238.0 ;
    %load/vec4 v0x60000216e910_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_238.1, 5;
    %ix/getv/s 4, v0x60000216e910_0;
    %load/vec4a v0x60000216e9a0, 4;
    %ix/getv/s 4, v0x60000216e910_0;
    %store/vec4a v0x60000216ed90, 4, 0;
    %load/vec4 v0x60000216e910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000216e910_0, 0, 32;
    %jmp T_238.0;
T_238.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000216f450_0, 0, 32;
T_238.2 ;
    %load/vec4 v0x60000216f450_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_238.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000216e910_0, 0, 32;
T_238.4 ;
    %load/vec4 v0x60000216e910_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000216f450_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_238.5, 5;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_238.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_238.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_238.8, 6;
    %load/vec4 v0x60000216f450_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000216ed90, 4;
    %load/vec4 v0x60000216f450_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000216ed90, 4, 0;
    %jmp T_238.10;
T_238.6 ;
    %load/vec4 v0x60000216f450_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000216ed90, 4;
    %load/vec4 v0x60000216f450_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000216ed90, 4;
    %add;
    %load/vec4 v0x60000216f450_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000216ed90, 4, 0;
    %jmp T_238.10;
T_238.7 ;
    %load/vec4 v0x60000216f450_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000216ed90, 4;
    %load/vec4 v0x60000216f450_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000216ed90, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_238.11, 8;
    %load/vec4 v0x60000216f450_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000216ed90, 4;
    %jmp/1 T_238.12, 8;
T_238.11 ; End of true expr.
    %load/vec4 v0x60000216f450_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000216ed90, 4;
    %jmp/0 T_238.12, 8;
 ; End of false expr.
    %blend;
T_238.12;
    %load/vec4 v0x60000216f450_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000216ed90, 4, 0;
    %jmp T_238.10;
T_238.8 ;
    %load/vec4 v0x60000216f450_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000216ed90, 4;
    %load/vec4 v0x60000216f450_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000216ed90, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_238.13, 8;
    %load/vec4 v0x60000216f450_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000216ed90, 4;
    %jmp/1 T_238.14, 8;
T_238.13 ; End of true expr.
    %load/vec4 v0x60000216f450_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000216ed90, 4;
    %jmp/0 T_238.14, 8;
 ; End of false expr.
    %blend;
T_238.14;
    %load/vec4 v0x60000216f450_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000216e910_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000216ed90, 4, 0;
    %jmp T_238.10;
T_238.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000216e910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000216e910_0, 0, 32;
    %jmp T_238.4;
T_238.5 ;
    %load/vec4 v0x60000216f450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000216f450_0, 0, 32;
    %jmp T_238.2;
T_238.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000216ed90, 4;
    %store/vec4 v0x60000216ed00_0, 0, 16;
    %jmp T_238;
    .thread T_238, $push;
    .scope S_0x160150cf0;
T_239 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000216ee20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000216e490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000216e760_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000216e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216e6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000216f600_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000216f720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000216f960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000216fb10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000216e880_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000216ebe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000216e640_0, 0;
    %jmp T_239.1;
T_239.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216f3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216e6d0_0, 0;
    %load/vec4 v0x60000216f4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_239.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_239.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_239.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_239.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_239.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_239.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_239.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.10;
T_239.2 ;
    %load/vec4 v0x60000216e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.11, 8;
    %load/vec4 v0x60000216e2e0_0;
    %assign/vec4 v0x60000216e490_0, 0;
    %load/vec4 v0x60000216f570_0;
    %assign/vec4 v0x60000216f600_0, 0;
    %load/vec4 v0x60000216f690_0;
    %assign/vec4 v0x60000216f720_0, 0;
    %load/vec4 v0x60000216f840_0;
    %assign/vec4 v0x60000216f960_0, 0;
    %load/vec4 v0x60000216f9f0_0;
    %assign/vec4 v0x60000216fb10_0, 0;
    %load/vec4 v0x60000216e7f0_0;
    %assign/vec4 v0x60000216e880_0, 0;
    %load/vec4 v0x60000216eb50_0;
    %assign/vec4 v0x60000216ebe0_0, 0;
    %load/vec4 v0x60000216e5b0_0;
    %assign/vec4 v0x60000216e640_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
T_239.11 ;
    %jmp T_239.10;
T_239.3 ;
    %load/vec4 v0x60000216e640_0;
    %assign/vec4 v0x60000216e760_0, 0;
    %load/vec4 v0x60000216ebe0_0;
    %assign/vec4 v0x60000216e130_0, 0;
    %load/vec4 v0x60000216f600_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_239.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_239.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_239.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_239.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_239.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.19;
T_239.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000216f0f0_0, 0;
    %load/vec4 v0x60000216ebe0_0;
    %assign/vec4 v0x60000216ef40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.19;
T_239.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000216f3c0_0, 0;
    %load/vec4 v0x60000216ebe0_0;
    %assign/vec4 v0x60000216ef40_0, 0;
    %load/vec4 v0x60000216f8d0_0;
    %assign/vec4 v0x60000216f2a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.19;
T_239.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.19;
T_239.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.19;
T_239.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.19;
T_239.19 ;
    %pop/vec4 1;
    %jmp T_239.10;
T_239.4 ;
    %load/vec4 v0x60000216e1c0_0;
    %load/vec4 v0x60000216f720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000216f7b0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.10;
T_239.5 ;
    %load/vec4 v0x60000216f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.20, 8;
    %load/vec4 v0x60000216f600_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_239.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.23;
T_239.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
T_239.23 ;
T_239.20 ;
    %jmp T_239.10;
T_239.6 ;
    %load/vec4 v0x60000216efd0_0;
    %load/vec4 v0x60000216f720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000216f7b0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.10;
T_239.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000216ed00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000216f720_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000216f7b0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.10;
T_239.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000216e6d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000216f4e0_0, 0;
    %jmp T_239.10;
T_239.10 ;
    %pop/vec4 1;
T_239.1 ;
    %jmp T_239;
    .thread T_239;
    .scope S_0x16010c8a0;
T_240 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000214e520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214e370_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000214e400_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000214db90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000214e490_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000214dc20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000214e010_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000214e2e0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000214de60_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000214def0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000214e130_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000214e1c0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000214dcb0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000214e640_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000214e9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214eac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214e7f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000214cbd0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000214c7e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214ccf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214c900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214cea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214cab0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000214d440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214d560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214dd40_0, 0;
    %jmp T_240.1;
T_240.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214eac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214e7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214dd40_0, 0;
    %load/vec4 v0x60000214eb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_240.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_240.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_240.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_240.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_240.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_240.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_240.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_240.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_240.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_240.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_240.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_240.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_240.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_240.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.17;
T_240.2 ;
    %load/vec4 v0x60000214db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.18, 8;
    %load/vec4 v0x60000214ebe0_0;
    %assign/vec4 v0x60000214e370_0, 0;
    %load/vec4 v0x60000214ddd0_0;
    %assign/vec4 v0x60000214de60_0, 0;
    %load/vec4 v0x60000214e0a0_0;
    %assign/vec4 v0x60000214e130_0, 0;
    %load/vec4 v0x60000214d830_0;
    %assign/vec4 v0x60000214e490_0, 0;
    %load/vec4 v0x60000214d7a0_0;
    %assign/vec4 v0x60000214dc20_0, 0;
    %load/vec4 v0x60000214df80_0;
    %assign/vec4 v0x60000214e010_0, 0;
    %load/vec4 v0x60000214e250_0;
    %assign/vec4 v0x60000214e2e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
T_240.18 ;
    %jmp T_240.17;
T_240.3 ;
    %load/vec4 v0x60000214de60_0;
    %assign/vec4 v0x60000214def0_0, 0;
    %load/vec4 v0x60000214e130_0;
    %assign/vec4 v0x60000214e1c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000214e400_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000214db90_0, 0;
    %load/vec4 v0x60000214e370_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_240.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_240.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.23;
T_240.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.23;
T_240.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.23;
T_240.23 ;
    %pop/vec4 1;
    %jmp T_240.17;
T_240.4 ;
    %load/vec4 v0x60000214def0_0;
    %assign/vec4 v0x60000214c7e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214c900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000214cab0_0, 0;
    %load/vec4 v0x60000214c990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.26, 9;
    %load/vec4 v0x60000214cab0_0;
    %and;
T_240.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214cab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000214d290_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
T_240.24 ;
    %jmp T_240.17;
T_240.5 ;
    %load/vec4 v0x60000214d320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.29, 9;
    %load/vec4 v0x60000214d290_0;
    %and;
T_240.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.27, 8;
    %load/vec4 v0x60000214d0e0_0;
    %assign/vec4 v0x60000214dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214d290_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
T_240.27 ;
    %jmp T_240.17;
T_240.6 ;
    %load/vec4 v0x60000214e1c0_0;
    %assign/vec4 v0x60000214e640_0, 0;
    %load/vec4 v0x60000214dcb0_0;
    %assign/vec4 v0x60000214e9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000214eac0_0, 0;
    %load/vec4 v0x60000214e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
T_240.30 ;
    %jmp T_240.17;
T_240.7 ;
    %load/vec4 v0x60000214e1c0_0;
    %assign/vec4 v0x60000214e640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000214e7f0_0, 0;
    %load/vec4 v0x60000214e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
T_240.32 ;
    %jmp T_240.17;
T_240.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.17;
T_240.9 ;
    %load/vec4 v0x60000214e6d0_0;
    %assign/vec4 v0x60000214dcb0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.17;
T_240.10 ;
    %load/vec4 v0x60000214def0_0;
    %assign/vec4 v0x60000214cbd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000214ccf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000214cea0_0, 0;
    %load/vec4 v0x60000214cd80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.36, 9;
    %load/vec4 v0x60000214cea0_0;
    %and;
T_240.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214cea0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
T_240.34 ;
    %jmp T_240.17;
T_240.11 ;
    %load/vec4 v0x60000214dcb0_0;
    %assign/vec4 v0x60000214d440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000214d560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000214d710_0, 0;
    %load/vec4 v0x60000214d5f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_240.39, 9;
    %load/vec4 v0x60000214d710_0;
    %and;
T_240.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000214d560_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
T_240.37 ;
    %jmp T_240.17;
T_240.12 ;
    %load/vec4 v0x60000214d050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
T_240.40 ;
    %jmp T_240.17;
T_240.13 ;
    %load/vec4 v0x60000214db90_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000214db90_0, 0;
    %load/vec4 v0x60000214def0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000214def0_0, 0;
    %load/vec4 v0x60000214e1c0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000214e1c0_0, 0;
    %load/vec4 v0x60000214dc20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000214db90_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_240.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.43;
T_240.42 ;
    %load/vec4 v0x60000214e370_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_240.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_240.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.47;
T_240.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.47;
T_240.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.47;
T_240.47 ;
    %pop/vec4 1;
T_240.43 ;
    %jmp T_240.17;
T_240.14 ;
    %load/vec4 v0x60000214e400_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000214e400_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000214db90_0, 0;
    %load/vec4 v0x60000214e490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000214e400_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_240.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.49;
T_240.48 ;
    %load/vec4 v0x60000214de60_0;
    %load/vec4 v0x60000214e400_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000214e010_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000214def0_0, 0;
    %load/vec4 v0x60000214e130_0;
    %load/vec4 v0x60000214e400_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000214e2e0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000214e1c0_0, 0;
    %load/vec4 v0x60000214e370_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_240.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_240.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.53;
T_240.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.53;
T_240.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.53;
T_240.53 ;
    %pop/vec4 1;
T_240.49 ;
    %jmp T_240.17;
T_240.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000214dd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000214eb50_0, 0;
    %jmp T_240.17;
T_240.17 ;
    %pop/vec4 1;
T_240.1 ;
    %jmp T_240;
    .thread T_240;
    .scope S_0x16014fe00;
T_241 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002162910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.0, 8;
    %load/vec4 v0x600002162880_0;
    %load/vec4 v0x600002162520_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000021626d0, 0, 4;
T_241.0 ;
    %load/vec4 v0x6000021627f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.2, 8;
    %load/vec4 v0x600002162520_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000021626d0, 4;
    %assign/vec4 v0x600002162760_0, 0;
T_241.2 ;
    %jmp T_241;
    .thread T_241;
    .scope S_0x16014fe00;
T_242 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002162640_0, 0, 32;
T_242.0 ;
    %load/vec4 v0x600002162640_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_242.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002162640_0;
    %store/vec4a v0x6000021626d0, 4, 0;
    %load/vec4 v0x600002162640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002162640_0, 0, 32;
    %jmp T_242.0;
T_242.1 ;
    %end;
    .thread T_242;
    .scope S_0x1601500e0;
T_243 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002162e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.0, 8;
    %load/vec4 v0x600002162d90_0;
    %load/vec4 v0x600002162a30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002162be0, 0, 4;
T_243.0 ;
    %load/vec4 v0x600002162d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.2, 8;
    %load/vec4 v0x600002162a30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002162be0, 4;
    %assign/vec4 v0x600002162c70_0, 0;
T_243.2 ;
    %jmp T_243;
    .thread T_243;
    .scope S_0x1601500e0;
T_244 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002162b50_0, 0, 32;
T_244.0 ;
    %load/vec4 v0x600002162b50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_244.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002162b50_0;
    %store/vec4a v0x600002162be0, 4, 0;
    %load/vec4 v0x600002162b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002162b50_0, 0, 32;
    %jmp T_244.0;
T_244.1 ;
    %end;
    .thread T_244;
    .scope S_0x1601503c0;
T_245 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002163330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.0, 8;
    %load/vec4 v0x6000021632a0_0;
    %load/vec4 v0x600002162f40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000021630f0, 0, 4;
T_245.0 ;
    %load/vec4 v0x600002163210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.2, 8;
    %load/vec4 v0x600002162f40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000021630f0, 4;
    %assign/vec4 v0x600002163180_0, 0;
T_245.2 ;
    %jmp T_245;
    .thread T_245;
    .scope S_0x1601503c0;
T_246 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002163060_0, 0, 32;
T_246.0 ;
    %load/vec4 v0x600002163060_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_246.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002163060_0;
    %store/vec4a v0x6000021630f0, 4, 0;
    %load/vec4 v0x600002163060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002163060_0, 0, 32;
    %jmp T_246.0;
T_246.1 ;
    %end;
    .thread T_246;
    .scope S_0x1601506a0;
T_247 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002163840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.0, 8;
    %load/vec4 v0x6000021637b0_0;
    %load/vec4 v0x600002163450_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002163600, 0, 4;
T_247.0 ;
    %load/vec4 v0x600002163720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.2, 8;
    %load/vec4 v0x600002163450_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002163600, 4;
    %assign/vec4 v0x600002163690_0, 0;
T_247.2 ;
    %jmp T_247;
    .thread T_247;
    .scope S_0x1601506a0;
T_248 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002163570_0, 0, 32;
T_248.0 ;
    %load/vec4 v0x600002163570_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_248.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002163570_0;
    %store/vec4a v0x600002163600, 4, 0;
    %load/vec4 v0x600002163570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002163570_0, 0, 32;
    %jmp T_248.0;
T_248.1 ;
    %end;
    .thread T_248;
    .scope S_0x16014f730;
T_249 ;
    %wait E_0x6000009fb840;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002163b10_0, 0, 32;
T_249.0 ;
    %load/vec4 v0x600002163b10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_249.1, 5;
    %load/vec4 v0x60000216d200_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_249.2, 8;
    %load/vec4 v0x600002163f00_0;
    %pad/u 32;
    %load/vec4 v0x600002163b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.2;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216d4d0_0, 4, 1;
    %load/vec4 v0x60000216ccf0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_249.3, 8;
    %load/vec4 v0x600002163d50_0;
    %pad/u 32;
    %load/vec4 v0x600002163b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.3;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216d3b0_0, 4, 1;
    %load/vec4 v0x60000216cfc0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_249.4, 8;
    %load/vec4 v0x600002163e70_0;
    %pad/u 32;
    %load/vec4 v0x600002163b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.4;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216d440_0, 4, 1;
    %load/vec4 v0x60000216d9e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_249.6, 8;
    %load/vec4 v0x60000216d830_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_249.6;
    %flag_get/vec4 8;
    %jmp/0 T_249.5, 8;
    %load/vec4 v0x60000216c1b0_0;
    %pad/u 32;
    %load/vec4 v0x600002163b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.5;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216d560_0, 4, 1;
    %load/vec4 v0x60000216c7e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_249.8, 8;
    %load/vec4 v0x60000216c630_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_249.8;
    %flag_get/vec4 8;
    %jmp/0 T_249.7, 8;
    %load/vec4 v0x600002163c30_0;
    %pad/u 32;
    %load/vec4 v0x600002163b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_249.7;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216d320_0, 4, 1;
    %load/vec4 v0x600002163b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002163b10_0, 0, 32;
    %jmp T_249.0;
T_249.1 ;
    %jmp T_249;
    .thread T_249, $push;
    .scope S_0x16014f730;
T_250 ;
    %wait E_0x6000009fb800;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002163b10_0, 0, 32;
T_250.0 ;
    %load/vec4 v0x600002163b10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_250.1, 5;
    %load/vec4 v0x60000216d4d0_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216ca20_0, 4, 1;
    %load/vec4 v0x60000216d3b0_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.2, 8;
    %load/vec4 v0x60000216d4d0_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.2;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c900_0, 4, 1;
    %load/vec4 v0x60000216d440_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_250.4, 9;
    %load/vec4 v0x60000216d4d0_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.3, 8;
    %load/vec4 v0x60000216d3b0_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.3;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c990_0, 4, 1;
    %load/vec4 v0x60000216d560_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_250.7, 10;
    %load/vec4 v0x60000216d4d0_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_250.6, 9;
    %load/vec4 v0x60000216d3b0_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.5, 8;
    %load/vec4 v0x60000216d440_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.5;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216cab0_0, 4, 1;
    %load/vec4 v0x60000216d320_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_250.11, 11;
    %load/vec4 v0x60000216d4d0_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_250.10, 10;
    %load/vec4 v0x60000216d3b0_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_250.9, 9;
    %load/vec4 v0x60000216d440_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_250.8, 8;
    %load/vec4 v0x60000216d560_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %nor/r;
    %and;
T_250.8;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c870_0, 4, 1;
    %load/vec4 v0x60000216ca20_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.12, 8;
    %load/vec4 v0x60000216dc20_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x600002163ba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x60000216c2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c360_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c120_0, 4, 1;
    %jmp T_250.13;
T_250.12 ;
    %load/vec4 v0x60000216c900_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.14, 8;
    %load/vec4 v0x60000216db00_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x600002163ba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x60000216c2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c360_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c120_0, 4, 1;
    %jmp T_250.15;
T_250.14 ;
    %load/vec4 v0x60000216c990_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.16, 8;
    %load/vec4 v0x60000216db90_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x600002163ba0, 4, 0;
    %load/vec4 v0x60000216cf30_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x60000216c2d0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c360_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c120_0, 4, 1;
    %jmp T_250.17;
T_250.16 ;
    %load/vec4 v0x60000216cab0_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.18, 8;
    %load/vec4 v0x60000216dcb0_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x600002163ba0, 4, 0;
    %load/vec4 v0x60000216d950_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x60000216c2d0, 4, 0;
    %load/vec4 v0x60000216d9e0_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c360_0, 4, 1;
    %load/vec4 v0x60000216d830_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c120_0, 4, 1;
    %jmp T_250.19;
T_250.18 ;
    %load/vec4 v0x60000216c870_0;
    %load/vec4 v0x600002163b10_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.20, 8;
    %load/vec4 v0x60000216da70_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x600002163ba0, 4, 0;
    %load/vec4 v0x60000216c750_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x60000216c2d0, 4, 0;
    %load/vec4 v0x60000216c7e0_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c360_0, 4, 1;
    %load/vec4 v0x60000216c630_0;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c120_0, 4, 1;
    %jmp T_250.21;
T_250.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x600002163ba0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4a v0x60000216c2d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c360_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002163b10_0;
    %store/vec4 v0x60000216c120_0, 4, 1;
T_250.21 ;
T_250.19 ;
T_250.17 ;
T_250.15 ;
T_250.13 ;
    %load/vec4 v0x600002163b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002163b10_0, 0, 32;
    %jmp T_250.0;
T_250.1 ;
    %jmp T_250;
    .thread T_250, $push;
    .scope S_0x16014f730;
T_251 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002163f00_0;
    %assign/vec4 v0x60000216c000_0, 0;
    %load/vec4 v0x600002163d50_0;
    %assign/vec4 v0x600002163de0_0, 0;
    %load/vec4 v0x60000216c1b0_0;
    %assign/vec4 v0x60000216c240_0, 0;
    %load/vec4 v0x600002163c30_0;
    %assign/vec4 v0x600002163cc0_0, 0;
    %jmp T_251;
    .thread T_251;
    .scope S_0x16014f730;
T_252 ;
    %wait E_0x6000009fb780;
    %load/vec4 v0x60000216c000_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000216c090, 4;
    %store/vec4 v0x60000216d170_0, 0, 256;
    %load/vec4 v0x600002163de0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000216c090, 4;
    %store/vec4 v0x60000216cc60_0, 0, 256;
    %load/vec4 v0x60000216c240_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000216c090, 4;
    %store/vec4 v0x60000216d7a0_0, 0, 256;
    %load/vec4 v0x600002163cc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000216c090, 4;
    %store/vec4 v0x60000216c5a0_0, 0, 256;
    %jmp T_252;
    .thread T_252, $push;
    .scope S_0x16010c3a0;
T_253 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000216b840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002169b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002169c20_0, 0;
    %jmp T_253.1;
T_253.0 ;
    %load/vec4 v0x600002169ef0_0;
    %assign/vec4 v0x600002169c20_0, 0;
    %load/vec4 v0x600002169ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.2, 8;
    %load/vec4 v0x600002169dd0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002169b00, 4;
    %assign/vec4 v0x600002169b90_0, 0;
T_253.2 ;
T_253.1 ;
    %jmp T_253;
    .thread T_253;
    .scope S_0x16010c3a0;
T_254 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000216b570_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_254.3, 10;
    %load/vec4 v0x60000216b4e0_0;
    %and;
T_254.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0x60000216b450_0;
    %and;
T_254.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.0, 8;
    %load/vec4 v0x60000216b3c0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000216b330_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002169b00, 0, 4;
T_254.0 ;
    %jmp T_254;
    .thread T_254;
    .scope S_0x16010c3a0;
T_255 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000216b840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002094480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000020943f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002168990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002168a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216aeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002168900_0, 0;
    %jmp T_255.1;
T_255.0 ;
    %load/vec4 v0x60000216af40_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002094480_0, 0;
    %load/vec4 v0x60000216a640_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000020943f0_0, 0;
    %load/vec4 v0x60000216af40_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002168990_0, 0;
    %load/vec4 v0x600002168990_0;
    %assign/vec4 v0x600002168a20_0, 0;
    %load/vec4 v0x60000216ae20_0;
    %assign/vec4 v0x60000216aeb0_0, 0;
    %load/vec4 v0x60000216a2e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002168900_0, 0;
T_255.1 ;
    %jmp T_255;
    .thread T_255;
    .scope S_0x16010c3a0;
T_256 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000216b840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000216af40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000216a6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000216abe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000216a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216ae20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000216ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216a760_0, 0;
    %jmp T_256.1;
T_256.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216ae20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216a760_0, 0;
    %load/vec4 v0x60000216bba0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_256.5, 10;
    %load/vec4 v0x60000216aa30_0;
    %and;
T_256.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_256.4, 9;
    %load/vec4 v0x60000216af40_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_256.6, 4;
    %load/vec4 v0x60000216af40_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_256.6;
    %and;
T_256.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.2, 8;
    %load/vec4 v0x60000216abe0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000216abe0_0, 0;
T_256.2 ;
    %load/vec4 v0x60000216af40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_256.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_256.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_256.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_256.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_256.11, 6;
    %jmp T_256.12;
T_256.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000216ac70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000216abe0_0, 0;
    %load/vec4 v0x60000216a0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000216ac70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000216a640_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000216af40_0, 0;
T_256.13 ;
    %jmp T_256.12;
T_256.8 ;
    %load/vec4 v0x60000216b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.15, 8;
    %load/vec4 v0x60000216a640_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000216a640_0, 0;
    %load/vec4 v0x60000216a640_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_256.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000216ae20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000216a6d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000216af40_0, 0;
T_256.17 ;
T_256.15 ;
    %jmp T_256.12;
T_256.9 ;
    %load/vec4 v0x60000216a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.19, 8;
    %load/vec4 v0x60000216a6d0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000216a6d0_0, 0;
T_256.19 ;
    %load/vec4 v0x60000216ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000216af40_0, 0;
T_256.21 ;
    %jmp T_256.12;
T_256.10 ;
    %load/vec4 v0x60000216abe0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_256.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000216af40_0, 0;
T_256.23 ;
    %jmp T_256.12;
T_256.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000216a760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000216af40_0, 0;
    %jmp T_256.12;
T_256.12 ;
    %pop/vec4 1;
T_256.1 ;
    %jmp T_256;
    .thread T_256;
    .scope S_0x1601539c0;
T_257 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000020913b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002091290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002091320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002091200_0, 0;
    %jmp T_257.1;
T_257.0 ;
    %load/vec4 v0x600002090ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002091290_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_257.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.2, 8;
    %load/vec4 v0x600002091290_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002091290_0, 0;
T_257.2 ;
    %load/vec4 v0x600002091a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002091320_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_257.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.5, 8;
    %load/vec4 v0x600002091320_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002091320_0, 0;
T_257.5 ;
    %load/vec4 v0x6000020901b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002091200_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_257.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.8, 8;
    %load/vec4 v0x600002091200_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002091200_0, 0;
T_257.8 ;
    %load/vec4 v0x600002091050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.13, 9;
    %load/vec4 v0x600002090f30_0;
    %and;
T_257.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.11, 8;
    %load/vec4 v0x600002091290_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002091290_0, 0;
T_257.11 ;
    %load/vec4 v0x600002091c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.16, 9;
    %load/vec4 v0x600002091b00_0;
    %and;
T_257.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.14, 8;
    %load/vec4 v0x600002091320_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002091320_0, 0;
T_257.14 ;
    %load/vec4 v0x600002090360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_257.19, 9;
    %load/vec4 v0x600002090240_0;
    %and;
T_257.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.17, 8;
    %load/vec4 v0x600002091200_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002091200_0, 0;
T_257.17 ;
T_257.1 ;
    %jmp T_257;
    .thread T_257;
    .scope S_0x1601539c0;
T_258 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000020913b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002090a20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002090bd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002090750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002090900_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002090e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002091050_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000020919e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002091c20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002090120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002090360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002090480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020905a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002091830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002097e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002097f00_0, 0;
    %fork t_7, S_0x160153e30;
    %jmp t_6;
    .scope S_0x160153e30;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002096be0_0, 0, 32;
T_258.2 ;
    %load/vec4 v0x600002096be0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_258.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002096be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002090c60, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002096be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002090b40, 0, 4;
    %load/vec4 v0x600002096be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002096be0_0, 0, 32;
    %jmp T_258.2;
T_258.3 ;
    %end;
    .scope S_0x1601539c0;
t_6 %join;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v0x600002091050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_258.6, 9;
    %load/vec4 v0x600002090f30_0;
    %and;
T_258.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002091050_0, 0;
T_258.4 ;
    %load/vec4 v0x600002091c20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_258.9, 9;
    %load/vec4 v0x600002091b00_0;
    %and;
T_258.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002091c20_0, 0;
T_258.7 ;
    %load/vec4 v0x600002090360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_258.12, 9;
    %load/vec4 v0x600002090240_0;
    %and;
T_258.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002090360_0, 0;
T_258.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002090480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002090900_0, 0;
    %load/vec4 v0x600002091560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_258.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_258.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_258.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_258.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_258.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_258.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_258.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_258.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_258.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_258.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.24;
T_258.13 ;
    %load/vec4 v0x600002091440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.25, 8;
    %load/vec4 v0x6000020914d0_0;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002090bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020905a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.25 ;
    %jmp T_258.24;
T_258.14 ;
    %load/vec4 v0x600002091170_0;
    %assign/vec4 v0x600002090750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002090900_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.24;
T_258.15 ;
    %load/vec4 v0x600002090990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.27, 8;
    %load/vec4 v0x6000020907e0_0;
    %assign/vec4 v0x600002090a20_0, 0;
    %load/vec4 v0x6000020907e0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002097e70_0, 0;
    %load/vec4 v0x6000020907e0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002097f00_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.27 ;
    %jmp T_258.24;
T_258.16 ;
    %load/vec4 v0x600002097e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_258.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_258.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_258.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_258.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_258.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_258.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_258.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_258.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_258.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020905a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.39;
T_258.29 ;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.39;
T_258.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.39;
T_258.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.39;
T_258.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.39;
T_258.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.39;
T_258.34 ;
    %load/vec4 v0x600002090bd0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_258.40, 5;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002090bd0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002090c60, 0, 4;
    %load/vec4 v0x600002090a20_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002090bd0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002090b40, 0, 4;
    %load/vec4 v0x600002090bd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002090bd0_0, 0;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.41;
T_258.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020905a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.41 ;
    %jmp T_258.39;
T_258.35 ;
    %load/vec4 v0x600002090bd0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_258.42, 5;
    %load/vec4 v0x600002090bd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002090b40, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_258.44, 5;
    %load/vec4 v0x600002090bd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002090b40, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002090bd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002090b40, 0, 4;
    %load/vec4 v0x600002090bd0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002090c60, 4;
    %assign/vec4 v0x600002091170_0, 0;
    %jmp T_258.45;
T_258.44 ;
    %load/vec4 v0x600002090bd0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002090bd0_0, 0;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
T_258.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.43;
T_258.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020905a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.43 ;
    %jmp T_258.39;
T_258.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002091830_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.39;
T_258.37 ;
    %load/vec4 v0x600002097cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002090480_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.46 ;
    %jmp T_258.39;
T_258.39 ;
    %pop/vec4 1;
    %jmp T_258.24;
T_258.17 ;
    %load/vec4 v0x600002097cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.48 ;
    %jmp T_258.24;
T_258.18 ;
    %load/vec4 v0x600002097e70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_258.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_258.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_258.52, 6;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.54;
T_258.50 ;
    %load/vec4 v0x600002090a20_0;
    %assign/vec4 v0x600002090e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002091050_0, 0;
    %load/vec4 v0x600002090f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.55, 8;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.55 ;
    %jmp T_258.54;
T_258.51 ;
    %load/vec4 v0x600002090a20_0;
    %assign/vec4 v0x6000020919e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002091c20_0, 0;
    %load/vec4 v0x600002091b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.57, 8;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.57 ;
    %jmp T_258.54;
T_258.52 ;
    %load/vec4 v0x600002090a20_0;
    %assign/vec4 v0x600002090120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002090360_0, 0;
    %load/vec4 v0x600002090240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.59, 8;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.59 ;
    %jmp T_258.54;
T_258.54 ;
    %pop/vec4 1;
    %jmp T_258.24;
T_258.19 ;
    %load/vec4 v0x600002097f00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_258.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_258.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_258.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_258.64, 6;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
    %jmp T_258.66;
T_258.61 ;
    %load/vec4 v0x600002090cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.67, 8;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.67 ;
    %jmp T_258.66;
T_258.62 ;
    %load/vec4 v0x6000020918c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.69, 8;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.69 ;
    %jmp T_258.66;
T_258.63 ;
    %load/vec4 v0x600002090000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.71, 8;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.71 ;
    %jmp T_258.66;
T_258.64 ;
    %load/vec4 v0x600002097cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.73, 8;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.73 ;
    %jmp T_258.66;
T_258.66 ;
    %pop/vec4 1;
    %jmp T_258.24;
T_258.20 ;
    %load/vec4 v0x600002091680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002091830_0, 0;
    %load/vec4 v0x600002091170_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.75 ;
    %jmp T_258.24;
T_258.21 ;
    %load/vec4 v0x600002091440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.77, 8;
    %load/vec4 v0x6000020914d0_0;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002090bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002090480_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.77 ;
    %jmp T_258.24;
T_258.22 ;
    %load/vec4 v0x600002091440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020905a0_0, 0;
    %load/vec4 v0x6000020914d0_0;
    %assign/vec4 v0x600002091170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002090bd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002091560_0, 0;
T_258.79 ;
    %jmp T_258.24;
T_258.24 ;
    %pop/vec4 1;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_0x160155210;
T_259 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002089e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002092010_0, 0;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v0x600002089ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002089f80, 4;
    %assign/vec4 v0x600002092010_0, 0;
T_259.2 ;
T_259.1 ;
    %jmp T_259;
    .thread T_259;
    .scope S_0x1601554f0;
T_260 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002089e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002092250_0, 0, 32;
T_260.2 ;
    %load/vec4 v0x600002092250_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_260.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002092250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020921c0, 0, 4;
    %load/vec4 v0x600002092250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002092250_0, 0, 32;
    %jmp T_260.2;
T_260.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020922e0_0, 0;
    %jmp T_260.1;
T_260.0 ;
    %load/vec4 v0x600002089ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002089f80, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020921c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002092250_0, 0, 32;
T_260.6 ;
    %load/vec4 v0x600002092250_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_260.7, 5;
    %load/vec4 v0x600002092250_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020921c0, 4;
    %ix/getv/s 3, v0x600002092250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020921c0, 0, 4;
    %load/vec4 v0x600002092250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002092250_0, 0, 32;
    %jmp T_260.6;
T_260.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020921c0, 4;
    %assign/vec4 v0x6000020922e0_0, 0;
T_260.4 ;
T_260.1 ;
    %jmp T_260;
    .thread T_260;
    .scope S_0x1601557d0;
T_261 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002089e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002092520_0, 0, 32;
T_261.2 ;
    %load/vec4 v0x600002092520_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_261.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002092520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002092490, 0, 4;
    %load/vec4 v0x600002092520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002092520_0, 0, 32;
    %jmp T_261.2;
T_261.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020925b0_0, 0;
    %jmp T_261.1;
T_261.0 ;
    %load/vec4 v0x600002089ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002089f80, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002092490, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002092520_0, 0, 32;
T_261.6 ;
    %load/vec4 v0x600002092520_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_261.7, 5;
    %load/vec4 v0x600002092520_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002092490, 4;
    %ix/getv/s 3, v0x600002092520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002092490, 0, 4;
    %load/vec4 v0x600002092520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002092520_0, 0, 32;
    %jmp T_261.6;
T_261.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002092490, 4;
    %assign/vec4 v0x6000020925b0_0, 0;
T_261.4 ;
T_261.1 ;
    %jmp T_261;
    .thread T_261;
    .scope S_0x160155ab0;
T_262 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002089e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020927f0_0, 0, 32;
T_262.2 ;
    %load/vec4 v0x6000020927f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_262.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000020927f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002092760, 0, 4;
    %load/vec4 v0x6000020927f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020927f0_0, 0, 32;
    %jmp T_262.2;
T_262.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002092880_0, 0;
    %jmp T_262.1;
T_262.0 ;
    %load/vec4 v0x600002089ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002089f80, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002092760, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000020927f0_0, 0, 32;
T_262.6 ;
    %load/vec4 v0x6000020927f0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_262.7, 5;
    %load/vec4 v0x6000020927f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002092760, 4;
    %ix/getv/s 3, v0x6000020927f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002092760, 0, 4;
    %load/vec4 v0x6000020927f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020927f0_0, 0, 32;
    %jmp T_262.6;
T_262.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002092760, 4;
    %assign/vec4 v0x600002092880_0, 0;
T_262.4 ;
T_262.1 ;
    %jmp T_262;
    .thread T_262;
    .scope S_0x160155f00;
T_263 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002093330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020934e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002092e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002092d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000020932a0_0, 0;
    %jmp T_263.1;
T_263.0 ;
    %load/vec4 v0x600002093060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.2, 8;
    %load/vec4 v0x600002093450_0;
    %assign/vec4 v0x6000020934e0_0, 0;
T_263.2 ;
    %load/vec4 v0x600002092fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.4, 8;
    %load/vec4 v0x600002092d00_0;
    %assign/vec4 v0x600002092e20_0, 0;
    %load/vec4 v0x600002092e20_0;
    %assign/vec4 v0x600002092d90_0, 0;
    %load/vec4 v0x600002092eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.6, 8;
    %load/vec4 v0x600002093180_0;
    %assign/vec4 v0x6000020932a0_0, 0;
    %jmp T_263.7;
T_263.6 ;
    %load/vec4 v0x600002093210_0;
    %load/vec4 v0x600002093180_0;
    %add;
    %assign/vec4 v0x6000020932a0_0, 0;
T_263.7 ;
T_263.4 ;
T_263.1 ;
    %jmp T_263;
    .thread T_263;
    .scope S_0x1601561e0;
T_264 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000209c900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209cab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209c3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209c360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000209c870_0, 0;
    %jmp T_264.1;
T_264.0 ;
    %load/vec4 v0x60000209c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.2, 8;
    %load/vec4 v0x60000209ca20_0;
    %assign/vec4 v0x60000209cab0_0, 0;
T_264.2 ;
    %load/vec4 v0x60000209c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.4, 8;
    %load/vec4 v0x60000209c2d0_0;
    %assign/vec4 v0x60000209c3f0_0, 0;
    %load/vec4 v0x60000209c3f0_0;
    %assign/vec4 v0x60000209c360_0, 0;
    %load/vec4 v0x60000209c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.6, 8;
    %load/vec4 v0x60000209c750_0;
    %assign/vec4 v0x60000209c870_0, 0;
    %jmp T_264.7;
T_264.6 ;
    %load/vec4 v0x60000209c7e0_0;
    %load/vec4 v0x60000209c750_0;
    %add;
    %assign/vec4 v0x60000209c870_0, 0;
T_264.7 ;
T_264.4 ;
T_264.1 ;
    %jmp T_264;
    .thread T_264;
    .scope S_0x1601564c0;
T_265 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000209de60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209e010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209d950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209d8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000209ddd0_0, 0;
    %jmp T_265.1;
T_265.0 ;
    %load/vec4 v0x60000209db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.2, 8;
    %load/vec4 v0x60000209df80_0;
    %assign/vec4 v0x60000209e010_0, 0;
T_265.2 ;
    %load/vec4 v0x60000209db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.4, 8;
    %load/vec4 v0x60000209d830_0;
    %assign/vec4 v0x60000209d950_0, 0;
    %load/vec4 v0x60000209d950_0;
    %assign/vec4 v0x60000209d8c0_0, 0;
    %load/vec4 v0x60000209d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.6, 8;
    %load/vec4 v0x60000209dcb0_0;
    %assign/vec4 v0x60000209ddd0_0, 0;
    %jmp T_265.7;
T_265.6 ;
    %load/vec4 v0x60000209dd40_0;
    %load/vec4 v0x60000209dcb0_0;
    %add;
    %assign/vec4 v0x60000209ddd0_0, 0;
T_265.7 ;
T_265.4 ;
T_265.1 ;
    %jmp T_265;
    .thread T_265;
    .scope S_0x1601567a0;
T_266 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000209f3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209eeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209ee20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000209f330_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %load/vec4 v0x60000209f0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.2, 8;
    %load/vec4 v0x60000209f4e0_0;
    %assign/vec4 v0x60000209f570_0, 0;
T_266.2 ;
    %load/vec4 v0x60000209f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.4, 8;
    %load/vec4 v0x60000209ed90_0;
    %assign/vec4 v0x60000209eeb0_0, 0;
    %load/vec4 v0x60000209eeb0_0;
    %assign/vec4 v0x60000209ee20_0, 0;
    %load/vec4 v0x60000209ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.6, 8;
    %load/vec4 v0x60000209f210_0;
    %assign/vec4 v0x60000209f330_0, 0;
    %jmp T_266.7;
T_266.6 ;
    %load/vec4 v0x60000209f2a0_0;
    %load/vec4 v0x60000209f210_0;
    %add;
    %assign/vec4 v0x60000209f330_0, 0;
T_266.7 ;
T_266.4 ;
T_266.1 ;
    %jmp T_266;
    .thread T_266;
    .scope S_0x160156bf0;
T_267 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002098990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002098b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002098480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020983f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002098900_0, 0;
    %jmp T_267.1;
T_267.0 ;
    %load/vec4 v0x6000020986c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.2, 8;
    %load/vec4 v0x600002098ab0_0;
    %assign/vec4 v0x600002098b40_0, 0;
T_267.2 ;
    %load/vec4 v0x600002098630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.4, 8;
    %load/vec4 v0x600002098360_0;
    %assign/vec4 v0x600002098480_0, 0;
    %load/vec4 v0x600002098480_0;
    %assign/vec4 v0x6000020983f0_0, 0;
    %load/vec4 v0x600002098510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.6, 8;
    %load/vec4 v0x6000020987e0_0;
    %assign/vec4 v0x600002098900_0, 0;
    %jmp T_267.7;
T_267.6 ;
    %load/vec4 v0x600002098870_0;
    %load/vec4 v0x6000020987e0_0;
    %add;
    %assign/vec4 v0x600002098900_0, 0;
T_267.7 ;
T_267.4 ;
T_267.1 ;
    %jmp T_267;
    .thread T_267;
    .scope S_0x160156ed0;
T_268 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002099ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020999e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002099950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002099e60_0, 0;
    %jmp T_268.1;
T_268.0 ;
    %load/vec4 v0x600002099c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.2, 8;
    %load/vec4 v0x60000209a010_0;
    %assign/vec4 v0x60000209a0a0_0, 0;
T_268.2 ;
    %load/vec4 v0x600002099b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.4, 8;
    %load/vec4 v0x6000020998c0_0;
    %assign/vec4 v0x6000020999e0_0, 0;
    %load/vec4 v0x6000020999e0_0;
    %assign/vec4 v0x600002099950_0, 0;
    %load/vec4 v0x600002099a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.6, 8;
    %load/vec4 v0x600002099d40_0;
    %assign/vec4 v0x600002099e60_0, 0;
    %jmp T_268.7;
T_268.6 ;
    %load/vec4 v0x600002099dd0_0;
    %load/vec4 v0x600002099d40_0;
    %add;
    %assign/vec4 v0x600002099e60_0, 0;
T_268.7 ;
T_268.4 ;
T_268.1 ;
    %jmp T_268;
    .thread T_268;
    .scope S_0x1601571b0;
T_269 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000209b450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209b600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209af40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000209aeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000209b3c0_0, 0;
    %jmp T_269.1;
T_269.0 ;
    %load/vec4 v0x60000209b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.2, 8;
    %load/vec4 v0x60000209b570_0;
    %assign/vec4 v0x60000209b600_0, 0;
T_269.2 ;
    %load/vec4 v0x60000209b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.4, 8;
    %load/vec4 v0x60000209ae20_0;
    %assign/vec4 v0x60000209af40_0, 0;
    %load/vec4 v0x60000209af40_0;
    %assign/vec4 v0x60000209aeb0_0, 0;
    %load/vec4 v0x60000209afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.6, 8;
    %load/vec4 v0x60000209b2a0_0;
    %assign/vec4 v0x60000209b3c0_0, 0;
    %jmp T_269.7;
T_269.6 ;
    %load/vec4 v0x60000209b330_0;
    %load/vec4 v0x60000209b2a0_0;
    %add;
    %assign/vec4 v0x60000209b3c0_0, 0;
T_269.7 ;
T_269.4 ;
T_269.1 ;
    %jmp T_269;
    .thread T_269;
    .scope S_0x160157490;
T_270 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002084a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002084bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002084510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002084480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002084990_0, 0;
    %jmp T_270.1;
T_270.0 ;
    %load/vec4 v0x600002084750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.2, 8;
    %load/vec4 v0x600002084b40_0;
    %assign/vec4 v0x600002084bd0_0, 0;
T_270.2 ;
    %load/vec4 v0x6000020846c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.4, 8;
    %load/vec4 v0x6000020843f0_0;
    %assign/vec4 v0x600002084510_0, 0;
    %load/vec4 v0x600002084510_0;
    %assign/vec4 v0x600002084480_0, 0;
    %load/vec4 v0x6000020845a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.6, 8;
    %load/vec4 v0x600002084870_0;
    %assign/vec4 v0x600002084990_0, 0;
    %jmp T_270.7;
T_270.6 ;
    %load/vec4 v0x600002084900_0;
    %load/vec4 v0x600002084870_0;
    %add;
    %assign/vec4 v0x600002084990_0, 0;
T_270.7 ;
T_270.4 ;
T_270.1 ;
    %jmp T_270;
    .thread T_270;
    .scope S_0x1601578e0;
T_271 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002085f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002086130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002085a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020859e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002085ef0_0, 0;
    %jmp T_271.1;
T_271.0 ;
    %load/vec4 v0x600002085cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.2, 8;
    %load/vec4 v0x6000020860a0_0;
    %assign/vec4 v0x600002086130_0, 0;
T_271.2 ;
    %load/vec4 v0x600002085c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.4, 8;
    %load/vec4 v0x600002085950_0;
    %assign/vec4 v0x600002085a70_0, 0;
    %load/vec4 v0x600002085a70_0;
    %assign/vec4 v0x6000020859e0_0, 0;
    %load/vec4 v0x600002085b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.6, 8;
    %load/vec4 v0x600002085dd0_0;
    %assign/vec4 v0x600002085ef0_0, 0;
    %jmp T_271.7;
T_271.6 ;
    %load/vec4 v0x600002085e60_0;
    %load/vec4 v0x600002085dd0_0;
    %add;
    %assign/vec4 v0x600002085ef0_0, 0;
T_271.7 ;
T_271.4 ;
T_271.1 ;
    %jmp T_271;
    .thread T_271;
    .scope S_0x160157bc0;
T_272 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000020874e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002087690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002086fd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002086f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002087450_0, 0;
    %jmp T_272.1;
T_272.0 ;
    %load/vec4 v0x600002087210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.2, 8;
    %load/vec4 v0x600002087600_0;
    %assign/vec4 v0x600002087690_0, 0;
T_272.2 ;
    %load/vec4 v0x600002087180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.4, 8;
    %load/vec4 v0x600002086eb0_0;
    %assign/vec4 v0x600002086fd0_0, 0;
    %load/vec4 v0x600002086fd0_0;
    %assign/vec4 v0x600002086f40_0, 0;
    %load/vec4 v0x600002087060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.6, 8;
    %load/vec4 v0x600002087330_0;
    %assign/vec4 v0x600002087450_0, 0;
    %jmp T_272.7;
T_272.6 ;
    %load/vec4 v0x6000020873c0_0;
    %load/vec4 v0x600002087330_0;
    %add;
    %assign/vec4 v0x600002087450_0, 0;
T_272.7 ;
T_272.4 ;
T_272.1 ;
    %jmp T_272;
    .thread T_272;
    .scope S_0x160157ea0;
T_273 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002080ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002080c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020805a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002080510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002080a20_0, 0;
    %jmp T_273.1;
T_273.0 ;
    %load/vec4 v0x6000020807e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.2, 8;
    %load/vec4 v0x600002080bd0_0;
    %assign/vec4 v0x600002080c60_0, 0;
T_273.2 ;
    %load/vec4 v0x600002080750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.4, 8;
    %load/vec4 v0x600002080480_0;
    %assign/vec4 v0x6000020805a0_0, 0;
    %load/vec4 v0x6000020805a0_0;
    %assign/vec4 v0x600002080510_0, 0;
    %load/vec4 v0x600002080630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_273.6, 8;
    %load/vec4 v0x600002080900_0;
    %assign/vec4 v0x600002080a20_0, 0;
    %jmp T_273.7;
T_273.6 ;
    %load/vec4 v0x600002080990_0;
    %load/vec4 v0x600002080900_0;
    %add;
    %assign/vec4 v0x600002080a20_0, 0;
T_273.7 ;
T_273.4 ;
T_273.1 ;
    %jmp T_273;
    .thread T_273;
    .scope S_0x160158180;
T_274 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002082010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020821c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002081b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002081a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002081f80_0, 0;
    %jmp T_274.1;
T_274.0 ;
    %load/vec4 v0x600002081d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.2, 8;
    %load/vec4 v0x600002082130_0;
    %assign/vec4 v0x6000020821c0_0, 0;
T_274.2 ;
    %load/vec4 v0x600002081cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.4, 8;
    %load/vec4 v0x6000020819e0_0;
    %assign/vec4 v0x600002081b00_0, 0;
    %load/vec4 v0x600002081b00_0;
    %assign/vec4 v0x600002081a70_0, 0;
    %load/vec4 v0x600002081b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_274.6, 8;
    %load/vec4 v0x600002081e60_0;
    %assign/vec4 v0x600002081f80_0, 0;
    %jmp T_274.7;
T_274.6 ;
    %load/vec4 v0x600002081ef0_0;
    %load/vec4 v0x600002081e60_0;
    %add;
    %assign/vec4 v0x600002081f80_0, 0;
T_274.7 ;
T_274.4 ;
T_274.1 ;
    %jmp T_274;
    .thread T_274;
    .scope S_0x1601585d0;
T_275 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002083570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002083720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002083060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002082fd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000020834e0_0, 0;
    %jmp T_275.1;
T_275.0 ;
    %load/vec4 v0x6000020832a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.2, 8;
    %load/vec4 v0x600002083690_0;
    %assign/vec4 v0x600002083720_0, 0;
T_275.2 ;
    %load/vec4 v0x600002083210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.4, 8;
    %load/vec4 v0x600002082f40_0;
    %assign/vec4 v0x600002083060_0, 0;
    %load/vec4 v0x600002083060_0;
    %assign/vec4 v0x600002082fd0_0, 0;
    %load/vec4 v0x6000020830f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_275.6, 8;
    %load/vec4 v0x6000020833c0_0;
    %assign/vec4 v0x6000020834e0_0, 0;
    %jmp T_275.7;
T_275.6 ;
    %load/vec4 v0x600002083450_0;
    %load/vec4 v0x6000020833c0_0;
    %add;
    %assign/vec4 v0x6000020834e0_0, 0;
T_275.7 ;
T_275.4 ;
T_275.1 ;
    %jmp T_275;
    .thread T_275;
    .scope S_0x1601588b0;
T_276 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000208cb40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000208ccf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000208c630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000208c5a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000208cab0_0, 0;
    %jmp T_276.1;
T_276.0 ;
    %load/vec4 v0x60000208c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.2, 8;
    %load/vec4 v0x60000208cc60_0;
    %assign/vec4 v0x60000208ccf0_0, 0;
T_276.2 ;
    %load/vec4 v0x60000208c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.4, 8;
    %load/vec4 v0x60000208c510_0;
    %assign/vec4 v0x60000208c630_0, 0;
    %load/vec4 v0x60000208c630_0;
    %assign/vec4 v0x60000208c5a0_0, 0;
    %load/vec4 v0x60000208c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_276.6, 8;
    %load/vec4 v0x60000208c990_0;
    %assign/vec4 v0x60000208cab0_0, 0;
    %jmp T_276.7;
T_276.6 ;
    %load/vec4 v0x60000208ca20_0;
    %load/vec4 v0x60000208c990_0;
    %add;
    %assign/vec4 v0x60000208cab0_0, 0;
T_276.7 ;
T_276.4 ;
T_276.1 ;
    %jmp T_276;
    .thread T_276;
    .scope S_0x160158b90;
T_277 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000208e0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000208e250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000208db90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000208db00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000208e010_0, 0;
    %jmp T_277.1;
T_277.0 ;
    %load/vec4 v0x60000208ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.2, 8;
    %load/vec4 v0x60000208e1c0_0;
    %assign/vec4 v0x60000208e250_0, 0;
T_277.2 ;
    %load/vec4 v0x60000208dd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.4, 8;
    %load/vec4 v0x60000208da70_0;
    %assign/vec4 v0x60000208db90_0, 0;
    %load/vec4 v0x60000208db90_0;
    %assign/vec4 v0x60000208db00_0, 0;
    %load/vec4 v0x60000208dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_277.6, 8;
    %load/vec4 v0x60000208def0_0;
    %assign/vec4 v0x60000208e010_0, 0;
    %jmp T_277.7;
T_277.6 ;
    %load/vec4 v0x60000208df80_0;
    %load/vec4 v0x60000208def0_0;
    %add;
    %assign/vec4 v0x60000208e010_0, 0;
T_277.7 ;
T_277.4 ;
T_277.1 ;
    %jmp T_277;
    .thread T_277;
    .scope S_0x160158e70;
T_278 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x60000208f600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000208f7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000208f0f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000208f060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000208f570_0, 0;
    %jmp T_278.1;
T_278.0 ;
    %load/vec4 v0x60000208f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.2, 8;
    %load/vec4 v0x60000208f720_0;
    %assign/vec4 v0x60000208f7b0_0, 0;
T_278.2 ;
    %load/vec4 v0x60000208f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.4, 8;
    %load/vec4 v0x60000208efd0_0;
    %assign/vec4 v0x60000208f0f0_0, 0;
    %load/vec4 v0x60000208f0f0_0;
    %assign/vec4 v0x60000208f060_0, 0;
    %load/vec4 v0x60000208f180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_278.6, 8;
    %load/vec4 v0x60000208f450_0;
    %assign/vec4 v0x60000208f570_0, 0;
    %jmp T_278.7;
T_278.6 ;
    %load/vec4 v0x60000208f4e0_0;
    %load/vec4 v0x60000208f450_0;
    %add;
    %assign/vec4 v0x60000208f570_0, 0;
T_278.7 ;
T_278.4 ;
T_278.1 ;
    %jmp T_278;
    .thread T_278;
    .scope S_0x160154690;
T_279 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002089e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_279.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002091d40_0, 0, 32;
T_279.2 ;
    %load/vec4 v0x600002091d40_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_279.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002091d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002091cb0, 0, 4;
    %load/vec4 v0x600002091d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002091d40_0, 0, 32;
    %jmp T_279.2;
T_279.3 ;
    %jmp T_279.1;
T_279.0 ;
    %load/vec4 v0x600002089b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_279.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002089b90, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002091cb0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002091d40_0, 0, 32;
T_279.6 ;
    %load/vec4 v0x600002091d40_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_279.7, 5;
    %load/vec4 v0x600002091d40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002091cb0, 4;
    %ix/getv/s 3, v0x600002091d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002091cb0, 0, 4;
    %load/vec4 v0x600002091d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002091d40_0, 0, 32;
    %jmp T_279.6;
T_279.7 ;
T_279.4 ;
T_279.1 ;
    %jmp T_279;
    .thread T_279;
    .scope S_0x160154970;
T_280 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002089e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_280.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002091e60_0, 0, 32;
T_280.2 ;
    %load/vec4 v0x600002091e60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_280.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002091e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002091dd0, 0, 4;
    %load/vec4 v0x600002091e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002091e60_0, 0, 32;
    %jmp T_280.2;
T_280.3 ;
    %jmp T_280.1;
T_280.0 ;
    %load/vec4 v0x600002089b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_280.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002089b90, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002091dd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002091e60_0, 0, 32;
T_280.6 ;
    %load/vec4 v0x600002091e60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_280.7, 5;
    %load/vec4 v0x600002091e60_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002091dd0, 4;
    %ix/getv/s 3, v0x600002091e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002091dd0, 0, 4;
    %load/vec4 v0x600002091e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002091e60_0, 0, 32;
    %jmp T_280.6;
T_280.7 ;
T_280.4 ;
T_280.1 ;
    %jmp T_280;
    .thread T_280;
    .scope S_0x160154c50;
T_281 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002089e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_281.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002091f80_0, 0, 32;
T_281.2 ;
    %load/vec4 v0x600002091f80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_281.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002091f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002091ef0, 0, 4;
    %load/vec4 v0x600002091f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002091f80_0, 0, 32;
    %jmp T_281.2;
T_281.3 ;
    %jmp T_281.1;
T_281.0 ;
    %load/vec4 v0x600002089b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_281.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002089b90, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002091ef0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002091f80_0, 0, 32;
T_281.6 ;
    %load/vec4 v0x600002091f80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_281.7, 5;
    %load/vec4 v0x600002091f80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002091ef0, 4;
    %ix/getv/s 3, v0x600002091f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002091ef0, 0, 4;
    %load/vec4 v0x600002091f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002091f80_0, 0, 32;
    %jmp T_281.6;
T_281.7 ;
T_281.4 ;
T_281.1 ;
    %jmp T_281;
    .thread T_281;
    .scope S_0x160153fa0;
T_282 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002089e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_282.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000208a130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002089830_0, 0;
    %jmp T_282.1;
T_282.0 ;
    %load/vec4 v0x60000208a1c0_0;
    %assign/vec4 v0x60000208a130_0, 0;
    %load/vec4 v0x6000020898c0_0;
    %assign/vec4 v0x600002089830_0, 0;
T_282.1 ;
    %jmp T_282;
    .thread T_282;
    .scope S_0x160153fa0;
T_283 ;
    %wait E_0x6000009e65c0;
    %load/vec4 v0x60000208a130_0;
    %store/vec4 v0x60000208a1c0_0, 0, 3;
    %load/vec4 v0x600002089830_0;
    %store/vec4 v0x6000020898c0_0, 0, 16;
    %load/vec4 v0x60000208a130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_283.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_283.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_283.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_283.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_283.4, 6;
    %jmp T_283.5;
T_283.0 ;
    %load/vec4 v0x60000208a0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_283.6, 8;
    %load/vec4 v0x60000208a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_283.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_283.9, 8;
T_283.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_283.9, 8;
 ; End of false expr.
    %blend;
T_283.9;
    %store/vec4 v0x60000208a1c0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000020898c0_0, 0, 16;
T_283.6 ;
    %jmp T_283.5;
T_283.1 ;
    %load/vec4 v0x60000208a370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_283.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000208a1c0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000020898c0_0, 0, 16;
T_283.10 ;
    %jmp T_283.5;
T_283.2 ;
    %load/vec4 v0x600002089830_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000020898c0_0, 0, 16;
    %load/vec4 v0x600002089680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002089830_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_283.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000208a1c0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000020898c0_0, 0, 16;
T_283.12 ;
    %jmp T_283.5;
T_283.3 ;
    %load/vec4 v0x600002089830_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000020898c0_0, 0, 16;
    %load/vec4 v0x600002089a70_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002089830_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_283.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000208a1c0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000020898c0_0, 0, 16;
T_283.14 ;
    %jmp T_283.5;
T_283.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000208a1c0_0, 0, 3;
    %jmp T_283.5;
T_283.5 ;
    %pop/vec4 1;
    %jmp T_283;
    .thread T_283, $push;
    .scope S_0x16015c080;
T_284 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_284.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_284.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_284.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_284.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_284.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_284.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_284.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_284.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_284.9;
T_284.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_284.9;
T_284.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_284.9;
T_284.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_284.9;
T_284.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_284.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_284.11, 8;
T_284.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_284.11, 8;
 ; End of false expr.
    %blend;
T_284.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_284.9;
T_284.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_284.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_284.13, 8;
T_284.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_284.13, 8;
 ; End of false expr.
    %blend;
T_284.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_284.9;
T_284.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_284.9;
T_284.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_284.9;
T_284.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_284.9;
T_284.9 ;
    %pop/vec4 1;
    %jmp T_284;
    .thread T_284, $push;
    .scope S_0x16015c080;
T_285 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_285;
    .thread T_285, $push;
    .scope S_0x16015c1f0;
T_286 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_286.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_286.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_286.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_286.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_286.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_286.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_286.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_286.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_286.9;
T_286.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_286.9;
T_286.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_286.9;
T_286.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_286.9;
T_286.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_286.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_286.11, 8;
T_286.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_286.11, 8;
 ; End of false expr.
    %blend;
T_286.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_286.9;
T_286.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_286.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_286.13, 8;
T_286.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_286.13, 8;
 ; End of false expr.
    %blend;
T_286.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_286.9;
T_286.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_286.9;
T_286.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_286.9;
T_286.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_286.9;
T_286.9 ;
    %pop/vec4 1;
    %jmp T_286;
    .thread T_286, $push;
    .scope S_0x16015c1f0;
T_287 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_287;
    .thread T_287, $push;
    .scope S_0x16015c360;
T_288 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_288.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_288.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_288.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_288.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_288.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_288.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_288.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_288.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_288.9;
T_288.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_288.9;
T_288.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_288.9;
T_288.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_288.9;
T_288.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_288.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_288.11, 8;
T_288.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_288.11, 8;
 ; End of false expr.
    %blend;
T_288.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_288.9;
T_288.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_288.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_288.13, 8;
T_288.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_288.13, 8;
 ; End of false expr.
    %blend;
T_288.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_288.9;
T_288.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_288.9;
T_288.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_288.9;
T_288.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_288.9;
T_288.9 ;
    %pop/vec4 1;
    %jmp T_288;
    .thread T_288, $push;
    .scope S_0x16015c360;
T_289 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_289;
    .thread T_289, $push;
    .scope S_0x16015c4d0;
T_290 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_290.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_290.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_290.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_290.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_290.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_290.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_290.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_290.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_290.9;
T_290.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_290.9;
T_290.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_290.9;
T_290.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_290.9;
T_290.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_290.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_290.11, 8;
T_290.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_290.11, 8;
 ; End of false expr.
    %blend;
T_290.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_290.9;
T_290.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_290.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_290.13, 8;
T_290.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_290.13, 8;
 ; End of false expr.
    %blend;
T_290.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_290.9;
T_290.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_290.9;
T_290.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_290.9;
T_290.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_290.9;
T_290.9 ;
    %pop/vec4 1;
    %jmp T_290;
    .thread T_290, $push;
    .scope S_0x16015c4d0;
T_291 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_291;
    .thread T_291, $push;
    .scope S_0x16015c640;
T_292 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_292.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_292.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_292.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_292.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_292.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_292.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_292.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_292.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_292.9;
T_292.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_292.9;
T_292.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_292.9;
T_292.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_292.9;
T_292.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_292.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_292.11, 8;
T_292.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_292.11, 8;
 ; End of false expr.
    %blend;
T_292.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_292.9;
T_292.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_292.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_292.13, 8;
T_292.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_292.13, 8;
 ; End of false expr.
    %blend;
T_292.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_292.9;
T_292.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_292.9;
T_292.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_292.9;
T_292.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_292.9;
T_292.9 ;
    %pop/vec4 1;
    %jmp T_292;
    .thread T_292, $push;
    .scope S_0x16015c640;
T_293 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_293;
    .thread T_293, $push;
    .scope S_0x16015c7b0;
T_294 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_294.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_294.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_294.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_294.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_294.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_294.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_294.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_294.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_294.9;
T_294.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_294.9;
T_294.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_294.9;
T_294.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_294.9;
T_294.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_294.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_294.11, 8;
T_294.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_294.11, 8;
 ; End of false expr.
    %blend;
T_294.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_294.9;
T_294.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_294.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_294.13, 8;
T_294.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_294.13, 8;
 ; End of false expr.
    %blend;
T_294.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_294.9;
T_294.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_294.9;
T_294.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_294.9;
T_294.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_294.9;
T_294.9 ;
    %pop/vec4 1;
    %jmp T_294;
    .thread T_294, $push;
    .scope S_0x16015c7b0;
T_295 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_295;
    .thread T_295, $push;
    .scope S_0x16015c920;
T_296 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_296.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_296.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_296.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_296.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_296.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_296.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_296.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_296.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_296.9;
T_296.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_296.9;
T_296.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_296.9;
T_296.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_296.9;
T_296.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_296.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_296.11, 8;
T_296.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_296.11, 8;
 ; End of false expr.
    %blend;
T_296.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_296.9;
T_296.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_296.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_296.13, 8;
T_296.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_296.13, 8;
 ; End of false expr.
    %blend;
T_296.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_296.9;
T_296.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_296.9;
T_296.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_296.9;
T_296.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_296.9;
T_296.9 ;
    %pop/vec4 1;
    %jmp T_296;
    .thread T_296, $push;
    .scope S_0x16015c920;
T_297 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_297;
    .thread T_297, $push;
    .scope S_0x16015ca90;
T_298 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_298.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_298.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_298.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_298.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_298.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_298.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_298.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_298.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_298.9;
T_298.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_298.9;
T_298.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_298.9;
T_298.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_298.9;
T_298.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_298.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_298.11, 8;
T_298.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_298.11, 8;
 ; End of false expr.
    %blend;
T_298.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_298.9;
T_298.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_298.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_298.13, 8;
T_298.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_298.13, 8;
 ; End of false expr.
    %blend;
T_298.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_298.9;
T_298.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_298.9;
T_298.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_298.9;
T_298.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_298.9;
T_298.9 ;
    %pop/vec4 1;
    %jmp T_298;
    .thread T_298, $push;
    .scope S_0x16015ca90;
T_299 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_299;
    .thread T_299, $push;
    .scope S_0x16015cc00;
T_300 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_300.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_300.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_300.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_300.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_300.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_300.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_300.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_300.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_300.9;
T_300.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_300.9;
T_300.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_300.9;
T_300.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_300.9;
T_300.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_300.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_300.11, 8;
T_300.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_300.11, 8;
 ; End of false expr.
    %blend;
T_300.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_300.9;
T_300.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_300.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_300.13, 8;
T_300.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_300.13, 8;
 ; End of false expr.
    %blend;
T_300.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_300.9;
T_300.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_300.9;
T_300.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_300.9;
T_300.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_300.9;
T_300.9 ;
    %pop/vec4 1;
    %jmp T_300;
    .thread T_300, $push;
    .scope S_0x16015cc00;
T_301 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_301;
    .thread T_301, $push;
    .scope S_0x16015cd70;
T_302 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_302.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_302.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_302.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_302.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_302.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_302.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_302.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_302.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_302.9;
T_302.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_302.9;
T_302.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_302.9;
T_302.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_302.9;
T_302.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_302.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_302.11, 8;
T_302.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_302.11, 8;
 ; End of false expr.
    %blend;
T_302.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_302.9;
T_302.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_302.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_302.13, 8;
T_302.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_302.13, 8;
 ; End of false expr.
    %blend;
T_302.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_302.9;
T_302.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_302.9;
T_302.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_302.9;
T_302.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_302.9;
T_302.9 ;
    %pop/vec4 1;
    %jmp T_302;
    .thread T_302, $push;
    .scope S_0x16015cd70;
T_303 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_303;
    .thread T_303, $push;
    .scope S_0x16015cee0;
T_304 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_304.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_304.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_304.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_304.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_304.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_304.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_304.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_304.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_304.9;
T_304.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_304.9;
T_304.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_304.9;
T_304.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_304.9;
T_304.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_304.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_304.11, 8;
T_304.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_304.11, 8;
 ; End of false expr.
    %blend;
T_304.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_304.9;
T_304.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_304.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_304.13, 8;
T_304.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_304.13, 8;
 ; End of false expr.
    %blend;
T_304.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_304.9;
T_304.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_304.9;
T_304.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_304.9;
T_304.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_304.9;
T_304.9 ;
    %pop/vec4 1;
    %jmp T_304;
    .thread T_304, $push;
    .scope S_0x16015cee0;
T_305 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_305;
    .thread T_305, $push;
    .scope S_0x16015d050;
T_306 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_306.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_306.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_306.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_306.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_306.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_306.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_306.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_306.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_306.9;
T_306.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_306.9;
T_306.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_306.9;
T_306.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_306.9;
T_306.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_306.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_306.11, 8;
T_306.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_306.11, 8;
 ; End of false expr.
    %blend;
T_306.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_306.9;
T_306.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_306.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_306.13, 8;
T_306.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_306.13, 8;
 ; End of false expr.
    %blend;
T_306.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_306.9;
T_306.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_306.9;
T_306.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_306.9;
T_306.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_306.9;
T_306.9 ;
    %pop/vec4 1;
    %jmp T_306;
    .thread T_306, $push;
    .scope S_0x16015d050;
T_307 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_307;
    .thread T_307, $push;
    .scope S_0x16015d1c0;
T_308 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_308.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_308.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_308.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_308.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_308.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_308.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_308.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_308.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_308.9;
T_308.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_308.9;
T_308.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_308.9;
T_308.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_308.9;
T_308.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_308.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_308.11, 8;
T_308.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_308.11, 8;
 ; End of false expr.
    %blend;
T_308.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_308.9;
T_308.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_308.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_308.13, 8;
T_308.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_308.13, 8;
 ; End of false expr.
    %blend;
T_308.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_308.9;
T_308.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_308.9;
T_308.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_308.9;
T_308.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_308.9;
T_308.9 ;
    %pop/vec4 1;
    %jmp T_308;
    .thread T_308, $push;
    .scope S_0x16015d1c0;
T_309 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_309;
    .thread T_309, $push;
    .scope S_0x16015d330;
T_310 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_310.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_310.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_310.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_310.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_310.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_310.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_310.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_310.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_310.9;
T_310.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_310.9;
T_310.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_310.9;
T_310.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_310.9;
T_310.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_310.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_310.11, 8;
T_310.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_310.11, 8;
 ; End of false expr.
    %blend;
T_310.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_310.9;
T_310.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_310.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_310.13, 8;
T_310.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_310.13, 8;
 ; End of false expr.
    %blend;
T_310.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_310.9;
T_310.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_310.9;
T_310.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_310.9;
T_310.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_310.9;
T_310.9 ;
    %pop/vec4 1;
    %jmp T_310;
    .thread T_310, $push;
    .scope S_0x16015d330;
T_311 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_311;
    .thread T_311, $push;
    .scope S_0x16015d4a0;
T_312 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_312.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_312.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_312.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_312.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_312.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_312.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_312.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_312.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_312.9;
T_312.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_312.9;
T_312.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_312.9;
T_312.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_312.9;
T_312.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_312.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_312.11, 8;
T_312.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_312.11, 8;
 ; End of false expr.
    %blend;
T_312.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_312.9;
T_312.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_312.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_312.13, 8;
T_312.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_312.13, 8;
 ; End of false expr.
    %blend;
T_312.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_312.9;
T_312.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_312.9;
T_312.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_312.9;
T_312.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_312.9;
T_312.9 ;
    %pop/vec4 1;
    %jmp T_312;
    .thread T_312, $push;
    .scope S_0x16015d4a0;
T_313 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_313;
    .thread T_313, $push;
    .scope S_0x16015d610;
T_314 ;
    %wait E_0x6000009e1800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_314.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_314.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_314.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_314.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_314.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_314.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_314.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_314.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_314.9;
T_314.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_314.9;
T_314.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_314.9;
T_314.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b69a0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_314.9;
T_314.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_314.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_314.11, 8;
T_314.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_314.11, 8;
 ; End of false expr.
    %blend;
T_314.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_314.9;
T_314.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_314.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_314.13, 8;
T_314.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %jmp/0 T_314.13, 8;
 ; End of false expr.
    %blend;
T_314.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_314.9;
T_314.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_314.9;
T_314.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_314.9;
T_314.7 ;
    %load/vec4 v0x6000020b67f0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000020b6a30, 4, 0;
    %jmp T_314.9;
T_314.9 ;
    %pop/vec4 1;
    %jmp T_314;
    .thread T_314, $push;
    .scope S_0x16015d610;
T_315 ;
    %wait E_0x6000009e17c0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6a30, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000020b6130_0, 4, 16;
    %jmp T_315;
    .thread T_315, $push;
    .scope S_0x16015bae0;
T_316 ;
    %wait E_0x6000009e1700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020b6880_0, 0, 32;
T_316.0 ;
    %load/vec4 v0x6000020b6880_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_316.1, 5;
    %ix/getv/s 4, v0x6000020b6880_0;
    %load/vec4a v0x6000020b6910, 4;
    %ix/getv/s 4, v0x6000020b6880_0;
    %store/vec4a v0x6000020b6d00, 4, 0;
    %load/vec4 v0x6000020b6880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b6880_0, 0, 32;
    %jmp T_316.0;
T_316.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000020b73c0_0, 0, 32;
T_316.2 ;
    %load/vec4 v0x6000020b73c0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_316.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020b6880_0, 0, 32;
T_316.4 ;
    %load/vec4 v0x6000020b6880_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000020b73c0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_316.5, 5;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_316.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_316.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_316.8, 6;
    %load/vec4 v0x6000020b73c0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020b6d00, 4;
    %load/vec4 v0x6000020b73c0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000020b6d00, 4, 0;
    %jmp T_316.10;
T_316.6 ;
    %load/vec4 v0x6000020b73c0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020b6d00, 4;
    %load/vec4 v0x6000020b73c0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020b6d00, 4;
    %add;
    %load/vec4 v0x6000020b73c0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000020b6d00, 4, 0;
    %jmp T_316.10;
T_316.7 ;
    %load/vec4 v0x6000020b73c0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020b6d00, 4;
    %load/vec4 v0x6000020b73c0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020b6d00, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_316.11, 8;
    %load/vec4 v0x6000020b73c0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020b6d00, 4;
    %jmp/1 T_316.12, 8;
T_316.11 ; End of true expr.
    %load/vec4 v0x6000020b73c0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020b6d00, 4;
    %jmp/0 T_316.12, 8;
 ; End of false expr.
    %blend;
T_316.12;
    %load/vec4 v0x6000020b73c0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000020b6d00, 4, 0;
    %jmp T_316.10;
T_316.8 ;
    %load/vec4 v0x6000020b73c0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020b6d00, 4;
    %load/vec4 v0x6000020b73c0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020b6d00, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_316.13, 8;
    %load/vec4 v0x6000020b73c0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020b6d00, 4;
    %jmp/1 T_316.14, 8;
T_316.13 ; End of true expr.
    %load/vec4 v0x6000020b73c0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000020b6d00, 4;
    %jmp/0 T_316.14, 8;
 ; End of false expr.
    %blend;
T_316.14;
    %load/vec4 v0x6000020b73c0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000020b6880_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000020b6d00, 4, 0;
    %jmp T_316.10;
T_316.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000020b6880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b6880_0, 0, 32;
    %jmp T_316.4;
T_316.5 ;
    %load/vec4 v0x6000020b73c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020b73c0_0, 0, 32;
    %jmp T_316.2;
T_316.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000020b6d00, 4;
    %store/vec4 v0x6000020b6c70_0, 0, 16;
    %jmp T_316;
    .thread T_316, $push;
    .scope S_0x16015bae0;
T_317 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000020b6d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000020b6400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000020b66d0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000020b60a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b7330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b7060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b6640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020b7570_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020b7690_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020b78d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020b7a80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000020b67f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000020b6b50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000020b65b0_0, 0;
    %jmp T_317.1;
T_317.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b7330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b7060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b6640_0, 0;
    %load/vec4 v0x6000020b7450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_317.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_317.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_317.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_317.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_317.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_317.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_317.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.10;
T_317.2 ;
    %load/vec4 v0x6000020b6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.11, 8;
    %load/vec4 v0x6000020b6250_0;
    %assign/vec4 v0x6000020b6400_0, 0;
    %load/vec4 v0x6000020b74e0_0;
    %assign/vec4 v0x6000020b7570_0, 0;
    %load/vec4 v0x6000020b7600_0;
    %assign/vec4 v0x6000020b7690_0, 0;
    %load/vec4 v0x6000020b77b0_0;
    %assign/vec4 v0x6000020b78d0_0, 0;
    %load/vec4 v0x6000020b7960_0;
    %assign/vec4 v0x6000020b7a80_0, 0;
    %load/vec4 v0x6000020b6760_0;
    %assign/vec4 v0x6000020b67f0_0, 0;
    %load/vec4 v0x6000020b6ac0_0;
    %assign/vec4 v0x6000020b6b50_0, 0;
    %load/vec4 v0x6000020b6520_0;
    %assign/vec4 v0x6000020b65b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
T_317.11 ;
    %jmp T_317.10;
T_317.3 ;
    %load/vec4 v0x6000020b65b0_0;
    %assign/vec4 v0x6000020b66d0_0, 0;
    %load/vec4 v0x6000020b6b50_0;
    %assign/vec4 v0x6000020b60a0_0, 0;
    %load/vec4 v0x6000020b7570_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_317.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_317.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_317.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_317.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_317.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.19;
T_317.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020b7060_0, 0;
    %load/vec4 v0x6000020b6b50_0;
    %assign/vec4 v0x6000020b6eb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.19;
T_317.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020b7330_0, 0;
    %load/vec4 v0x6000020b6b50_0;
    %assign/vec4 v0x6000020b6eb0_0, 0;
    %load/vec4 v0x6000020b7840_0;
    %assign/vec4 v0x6000020b7210_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.19;
T_317.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.19;
T_317.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.19;
T_317.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.19;
T_317.19 ;
    %pop/vec4 1;
    %jmp T_317.10;
T_317.4 ;
    %load/vec4 v0x6000020b6130_0;
    %load/vec4 v0x6000020b7690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020b7720, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.10;
T_317.5 ;
    %load/vec4 v0x6000020b70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.20, 8;
    %load/vec4 v0x6000020b7570_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_317.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.23;
T_317.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
T_317.23 ;
T_317.20 ;
    %jmp T_317.10;
T_317.6 ;
    %load/vec4 v0x6000020b6f40_0;
    %load/vec4 v0x6000020b7690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020b7720, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.10;
T_317.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000020b6c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000020b7690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020b7720, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.10;
T_317.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020b6640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000020b7450_0, 0;
    %jmp T_317.10;
T_317.10 ;
    %pop/vec4 1;
T_317.1 ;
    %jmp T_317;
    .thread T_317;
    .scope S_0x160153560;
T_318 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002096490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000020962e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002096370_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002095b00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002096400_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002095b90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002095f80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002096250_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002095dd0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002095e60_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000020960a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002096130_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002095c20_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000020965b0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002096910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002096a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002096760_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002094b40_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002094750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002094c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002094870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002094e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002094a20_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000020953b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020954d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002095680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002095200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002095cb0_0, 0;
    %jmp T_318.1;
T_318.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002096a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002096760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002095cb0_0, 0;
    %load/vec4 v0x600002096ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_318.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_318.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_318.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_318.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_318.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_318.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_318.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_318.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_318.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_318.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_318.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_318.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_318.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_318.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.17;
T_318.2 ;
    %load/vec4 v0x600002095a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.18, 8;
    %load/vec4 v0x600002096b50_0;
    %assign/vec4 v0x6000020962e0_0, 0;
    %load/vec4 v0x600002095d40_0;
    %assign/vec4 v0x600002095dd0_0, 0;
    %load/vec4 v0x600002096010_0;
    %assign/vec4 v0x6000020960a0_0, 0;
    %load/vec4 v0x6000020957a0_0;
    %assign/vec4 v0x600002096400_0, 0;
    %load/vec4 v0x600002095710_0;
    %assign/vec4 v0x600002095b90_0, 0;
    %load/vec4 v0x600002095ef0_0;
    %assign/vec4 v0x600002095f80_0, 0;
    %load/vec4 v0x6000020961c0_0;
    %assign/vec4 v0x600002096250_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
T_318.18 ;
    %jmp T_318.17;
T_318.3 ;
    %load/vec4 v0x600002095dd0_0;
    %assign/vec4 v0x600002095e60_0, 0;
    %load/vec4 v0x6000020960a0_0;
    %assign/vec4 v0x600002096130_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002096370_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002095b00_0, 0;
    %load/vec4 v0x6000020962e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_318.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_318.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.23;
T_318.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.23;
T_318.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.23;
T_318.23 ;
    %pop/vec4 1;
    %jmp T_318.17;
T_318.4 ;
    %load/vec4 v0x600002095e60_0;
    %assign/vec4 v0x600002094750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002094870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002094a20_0, 0;
    %load/vec4 v0x600002094900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.26, 9;
    %load/vec4 v0x600002094a20_0;
    %and;
T_318.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002094a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002095200_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
T_318.24 ;
    %jmp T_318.17;
T_318.5 ;
    %load/vec4 v0x600002095290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.29, 9;
    %load/vec4 v0x600002095200_0;
    %and;
T_318.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.27, 8;
    %load/vec4 v0x600002095050_0;
    %assign/vec4 v0x600002095c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002095200_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
T_318.27 ;
    %jmp T_318.17;
T_318.6 ;
    %load/vec4 v0x600002096130_0;
    %assign/vec4 v0x6000020965b0_0, 0;
    %load/vec4 v0x600002095c20_0;
    %assign/vec4 v0x600002096910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002096a30_0, 0;
    %load/vec4 v0x6000020967f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
T_318.30 ;
    %jmp T_318.17;
T_318.7 ;
    %load/vec4 v0x600002096130_0;
    %assign/vec4 v0x6000020965b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002096760_0, 0;
    %load/vec4 v0x6000020967f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
T_318.32 ;
    %jmp T_318.17;
T_318.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.17;
T_318.9 ;
    %load/vec4 v0x600002096640_0;
    %assign/vec4 v0x600002095c20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.17;
T_318.10 ;
    %load/vec4 v0x600002095e60_0;
    %assign/vec4 v0x600002094b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002094c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002094e10_0, 0;
    %load/vec4 v0x600002094cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.36, 9;
    %load/vec4 v0x600002094e10_0;
    %and;
T_318.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002094e10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
T_318.34 ;
    %jmp T_318.17;
T_318.11 ;
    %load/vec4 v0x600002095c20_0;
    %assign/vec4 v0x6000020953b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020954d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002095680_0, 0;
    %load/vec4 v0x600002095560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_318.39, 9;
    %load/vec4 v0x600002095680_0;
    %and;
T_318.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002095680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020954d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
T_318.37 ;
    %jmp T_318.17;
T_318.12 ;
    %load/vec4 v0x600002094fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_318.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
T_318.40 ;
    %jmp T_318.17;
T_318.13 ;
    %load/vec4 v0x600002095b00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002095b00_0, 0;
    %load/vec4 v0x600002095e60_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002095e60_0, 0;
    %load/vec4 v0x600002096130_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002096130_0, 0;
    %load/vec4 v0x600002095b90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002095b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_318.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.43;
T_318.42 ;
    %load/vec4 v0x6000020962e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_318.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_318.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.47;
T_318.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.47;
T_318.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.47;
T_318.47 ;
    %pop/vec4 1;
T_318.43 ;
    %jmp T_318.17;
T_318.14 ;
    %load/vec4 v0x600002096370_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002096370_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002095b00_0, 0;
    %load/vec4 v0x600002096400_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002096370_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_318.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.49;
T_318.48 ;
    %load/vec4 v0x600002095dd0_0;
    %load/vec4 v0x600002096370_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002095f80_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002095e60_0, 0;
    %load/vec4 v0x6000020960a0_0;
    %load/vec4 v0x600002096370_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002096250_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002096130_0, 0;
    %load/vec4 v0x6000020962e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_318.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_318.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.53;
T_318.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.53;
T_318.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.53;
T_318.53 ;
    %pop/vec4 1;
T_318.49 ;
    %jmp T_318.17;
T_318.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002095cb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002096ac0_0, 0;
    %jmp T_318.17;
T_318.17 ;
    %pop/vec4 1;
T_318.1 ;
    %jmp T_318;
    .thread T_318;
    .scope S_0x16015abf0;
T_319 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000208a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_319.0, 8;
    %load/vec4 v0x60000208a7f0_0;
    %load/vec4 v0x60000208a490_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000208a640, 0, 4;
T_319.0 ;
    %load/vec4 v0x60000208a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_319.2, 8;
    %load/vec4 v0x60000208a490_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000208a640, 4;
    %assign/vec4 v0x60000208a6d0_0, 0;
T_319.2 ;
    %jmp T_319;
    .thread T_319;
    .scope S_0x16015abf0;
T_320 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000208a5b0_0, 0, 32;
T_320.0 ;
    %load/vec4 v0x60000208a5b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_320.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000208a5b0_0;
    %store/vec4a v0x60000208a640, 4, 0;
    %load/vec4 v0x60000208a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000208a5b0_0, 0, 32;
    %jmp T_320.0;
T_320.1 ;
    %end;
    .thread T_320;
    .scope S_0x16015aed0;
T_321 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000208ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_321.0, 8;
    %load/vec4 v0x60000208ad00_0;
    %load/vec4 v0x60000208a9a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000208ab50, 0, 4;
T_321.0 ;
    %load/vec4 v0x60000208ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_321.2, 8;
    %load/vec4 v0x60000208a9a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000208ab50, 4;
    %assign/vec4 v0x60000208abe0_0, 0;
T_321.2 ;
    %jmp T_321;
    .thread T_321;
    .scope S_0x16015aed0;
T_322 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000208aac0_0, 0, 32;
T_322.0 ;
    %load/vec4 v0x60000208aac0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_322.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000208aac0_0;
    %store/vec4a v0x60000208ab50, 4, 0;
    %load/vec4 v0x60000208aac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000208aac0_0, 0, 32;
    %jmp T_322.0;
T_322.1 ;
    %end;
    .thread T_322;
    .scope S_0x16015b1b0;
T_323 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000208b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.0, 8;
    %load/vec4 v0x60000208b210_0;
    %load/vec4 v0x60000208aeb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000208b060, 0, 4;
T_323.0 ;
    %load/vec4 v0x60000208b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.2, 8;
    %load/vec4 v0x60000208aeb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000208b060, 4;
    %assign/vec4 v0x60000208b0f0_0, 0;
T_323.2 ;
    %jmp T_323;
    .thread T_323;
    .scope S_0x16015b1b0;
T_324 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000208afd0_0, 0, 32;
T_324.0 ;
    %load/vec4 v0x60000208afd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_324.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000208afd0_0;
    %store/vec4a v0x60000208b060, 4, 0;
    %load/vec4 v0x60000208afd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000208afd0_0, 0, 32;
    %jmp T_324.0;
T_324.1 ;
    %end;
    .thread T_324;
    .scope S_0x16015b490;
T_325 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000208b7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.0, 8;
    %load/vec4 v0x60000208b720_0;
    %load/vec4 v0x60000208b3c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000208b570, 0, 4;
T_325.0 ;
    %load/vec4 v0x60000208b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.2, 8;
    %load/vec4 v0x60000208b3c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000208b570, 4;
    %assign/vec4 v0x60000208b600_0, 0;
T_325.2 ;
    %jmp T_325;
    .thread T_325;
    .scope S_0x16015b490;
T_326 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000208b4e0_0, 0, 32;
T_326.0 ;
    %load/vec4 v0x60000208b4e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_326.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000208b4e0_0;
    %store/vec4a v0x60000208b570, 4, 0;
    %load/vec4 v0x60000208b4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000208b4e0_0, 0, 32;
    %jmp T_326.0;
T_326.1 ;
    %end;
    .thread T_326;
    .scope S_0x16015a520;
T_327 ;
    %wait E_0x6000009e0a00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000208ba80_0, 0, 32;
T_327.0 ;
    %load/vec4 v0x60000208ba80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_327.1, 5;
    %load/vec4 v0x6000020b5170_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_327.2, 8;
    %load/vec4 v0x60000208be70_0;
    %pad/u 32;
    %load/vec4 v0x60000208ba80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.2;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b5440_0, 4, 1;
    %load/vec4 v0x6000020b4c60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_327.3, 8;
    %load/vec4 v0x60000208bcc0_0;
    %pad/u 32;
    %load/vec4 v0x60000208ba80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.3;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b5320_0, 4, 1;
    %load/vec4 v0x6000020b4f30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_327.4, 8;
    %load/vec4 v0x60000208bde0_0;
    %pad/u 32;
    %load/vec4 v0x60000208ba80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.4;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b53b0_0, 4, 1;
    %load/vec4 v0x6000020b5950_0;
    %flag_set/vec4 8;
    %jmp/1 T_327.6, 8;
    %load/vec4 v0x6000020b57a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_327.6;
    %flag_get/vec4 8;
    %jmp/0 T_327.5, 8;
    %load/vec4 v0x6000020b4120_0;
    %pad/u 32;
    %load/vec4 v0x60000208ba80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.5;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b54d0_0, 4, 1;
    %load/vec4 v0x6000020b4750_0;
    %flag_set/vec4 8;
    %jmp/1 T_327.8, 8;
    %load/vec4 v0x6000020b45a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_327.8;
    %flag_get/vec4 8;
    %jmp/0 T_327.7, 8;
    %load/vec4 v0x60000208bba0_0;
    %pad/u 32;
    %load/vec4 v0x60000208ba80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_327.7;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b5290_0, 4, 1;
    %load/vec4 v0x60000208ba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000208ba80_0, 0, 32;
    %jmp T_327.0;
T_327.1 ;
    %jmp T_327;
    .thread T_327, $push;
    .scope S_0x16015a520;
T_328 ;
    %wait E_0x6000009e09c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000208ba80_0, 0, 32;
T_328.0 ;
    %load/vec4 v0x60000208ba80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_328.1, 5;
    %load/vec4 v0x6000020b5440_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b4990_0, 4, 1;
    %load/vec4 v0x6000020b5320_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.2, 8;
    %load/vec4 v0x6000020b5440_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.2;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b4870_0, 4, 1;
    %load/vec4 v0x6000020b53b0_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_328.4, 9;
    %load/vec4 v0x6000020b5440_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.3, 8;
    %load/vec4 v0x6000020b5320_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.3;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b4900_0, 4, 1;
    %load/vec4 v0x6000020b54d0_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_328.7, 10;
    %load/vec4 v0x6000020b5440_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_328.6, 9;
    %load/vec4 v0x6000020b5320_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.5, 8;
    %load/vec4 v0x6000020b53b0_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.5;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b4a20_0, 4, 1;
    %load/vec4 v0x6000020b5290_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_328.11, 11;
    %load/vec4 v0x6000020b5440_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_328.10, 10;
    %load/vec4 v0x6000020b5320_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_328.9, 9;
    %load/vec4 v0x6000020b53b0_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_328.8, 8;
    %load/vec4 v0x6000020b54d0_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %nor/r;
    %and;
T_328.8;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b47e0_0, 4, 1;
    %load/vec4 v0x6000020b4990_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.12, 8;
    %load/vec4 v0x6000020b5b90_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x60000208bb10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x6000020b4240, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b42d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b4090_0, 4, 1;
    %jmp T_328.13;
T_328.12 ;
    %load/vec4 v0x6000020b4870_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.14, 8;
    %load/vec4 v0x6000020b5a70_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x60000208bb10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x6000020b4240, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b42d0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b4090_0, 4, 1;
    %jmp T_328.15;
T_328.14 ;
    %load/vec4 v0x6000020b4900_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.16, 8;
    %load/vec4 v0x6000020b5b00_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x60000208bb10, 4, 0;
    %load/vec4 v0x6000020b4ea0_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x6000020b4240, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b42d0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b4090_0, 4, 1;
    %jmp T_328.17;
T_328.16 ;
    %load/vec4 v0x6000020b4a20_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.18, 8;
    %load/vec4 v0x6000020b5c20_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x60000208bb10, 4, 0;
    %load/vec4 v0x6000020b58c0_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x6000020b4240, 4, 0;
    %load/vec4 v0x6000020b5950_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b42d0_0, 4, 1;
    %load/vec4 v0x6000020b57a0_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b4090_0, 4, 1;
    %jmp T_328.19;
T_328.18 ;
    %load/vec4 v0x6000020b47e0_0;
    %load/vec4 v0x60000208ba80_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_328.20, 8;
    %load/vec4 v0x6000020b59e0_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x60000208bb10, 4, 0;
    %load/vec4 v0x6000020b46c0_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x6000020b4240, 4, 0;
    %load/vec4 v0x6000020b4750_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b42d0_0, 4, 1;
    %load/vec4 v0x6000020b45a0_0;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b4090_0, 4, 1;
    %jmp T_328.21;
T_328.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x60000208bb10, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4a v0x6000020b4240, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b42d0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000208ba80_0;
    %store/vec4 v0x6000020b4090_0, 4, 1;
T_328.21 ;
T_328.19 ;
T_328.17 ;
T_328.15 ;
T_328.13 ;
    %load/vec4 v0x60000208ba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000208ba80_0, 0, 32;
    %jmp T_328.0;
T_328.1 ;
    %jmp T_328;
    .thread T_328, $push;
    .scope S_0x16015a520;
T_329 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x60000208be70_0;
    %assign/vec4 v0x60000208bf00_0, 0;
    %load/vec4 v0x60000208bcc0_0;
    %assign/vec4 v0x60000208bd50_0, 0;
    %load/vec4 v0x6000020b4120_0;
    %assign/vec4 v0x6000020b41b0_0, 0;
    %load/vec4 v0x60000208bba0_0;
    %assign/vec4 v0x60000208bc30_0, 0;
    %jmp T_329;
    .thread T_329;
    .scope S_0x16015a520;
T_330 ;
    %wait E_0x6000009e0940;
    %load/vec4 v0x60000208bf00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000020b4000, 4;
    %store/vec4 v0x6000020b50e0_0, 0, 256;
    %load/vec4 v0x60000208bd50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000020b4000, 4;
    %store/vec4 v0x6000020b4bd0_0, 0, 256;
    %load/vec4 v0x6000020b41b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000020b4000, 4;
    %store/vec4 v0x6000020b5710_0, 0, 256;
    %load/vec4 v0x60000208bc30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000020b4000, 4;
    %store/vec4 v0x6000020b4510_0, 0, 256;
    %jmp T_330;
    .thread T_330, $push;
    .scope S_0x160153060;
T_331 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000020b37b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_331.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000020b1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b1b90_0, 0;
    %jmp T_331.1;
T_331.0 ;
    %load/vec4 v0x6000020b1e60_0;
    %assign/vec4 v0x6000020b1b90_0, 0;
    %load/vec4 v0x6000020b1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_331.2, 8;
    %load/vec4 v0x6000020b1d40_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000020b1a70, 4;
    %assign/vec4 v0x6000020b1b00_0, 0;
T_331.2 ;
T_331.1 ;
    %jmp T_331;
    .thread T_331;
    .scope S_0x160153060;
T_332 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x6000020b34e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_332.3, 10;
    %load/vec4 v0x6000020b3450_0;
    %and;
T_332.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_332.2, 9;
    %load/vec4 v0x6000020b33c0_0;
    %and;
T_332.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_332.0, 8;
    %load/vec4 v0x6000020b3330_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000020b32a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000020b1a70, 0, 4;
T_332.0 ;
    %jmp T_332;
    .thread T_332;
    .scope S_0x160153060;
T_333 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000020b37b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_333.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020bc3f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000020bc360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b0990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b2e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000020b0870_0, 0;
    %jmp T_333.1;
T_333.0 ;
    %load/vec4 v0x6000020b2eb0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000020bc3f0_0, 0;
    %load/vec4 v0x6000020b25b0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000020bc360_0, 0;
    %load/vec4 v0x6000020b2eb0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000020b0900_0, 0;
    %load/vec4 v0x6000020b0900_0;
    %assign/vec4 v0x6000020b0990_0, 0;
    %load/vec4 v0x6000020b2d90_0;
    %assign/vec4 v0x6000020b2e20_0, 0;
    %load/vec4 v0x6000020b2250_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000020b0870_0, 0;
T_333.1 ;
    %jmp T_333;
    .thread T_333;
    .scope S_0x160153060;
T_334 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000020b37b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000020b2eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000020b2640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000020b2b50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020b25b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b2d90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020b2be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b26d0_0, 0;
    %jmp T_334.1;
T_334.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b26d0_0, 0;
    %load/vec4 v0x6000020b3b10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_334.5, 10;
    %load/vec4 v0x6000020b29a0_0;
    %and;
T_334.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_334.4, 9;
    %load/vec4 v0x6000020b2eb0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_334.6, 4;
    %load/vec4 v0x6000020b2eb0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_334.6;
    %and;
T_334.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.2, 8;
    %load/vec4 v0x6000020b2b50_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000020b2b50_0, 0;
T_334.2 ;
    %load/vec4 v0x6000020b2eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_334.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_334.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_334.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_334.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_334.11, 6;
    %jmp T_334.12;
T_334.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020b2be0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000020b2b50_0, 0;
    %load/vec4 v0x6000020b2010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020b2be0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000020b25b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000020b2eb0_0, 0;
T_334.13 ;
    %jmp T_334.12;
T_334.8 ;
    %load/vec4 v0x6000020b3180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.15, 8;
    %load/vec4 v0x6000020b25b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000020b25b0_0, 0;
    %load/vec4 v0x6000020b25b0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_334.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020b2d90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000020b2640_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000020b2eb0_0, 0;
T_334.17 ;
T_334.15 ;
    %jmp T_334.12;
T_334.9 ;
    %load/vec4 v0x6000020b2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.19, 8;
    %load/vec4 v0x6000020b2640_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000020b2640_0, 0;
T_334.19 ;
    %load/vec4 v0x6000020b39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_334.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000020b2eb0_0, 0;
T_334.21 ;
    %jmp T_334.12;
T_334.10 ;
    %load/vec4 v0x6000020b2b50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_334.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000020b2eb0_0, 0;
T_334.23 ;
    %jmp T_334.12;
T_334.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020b26d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000020b2eb0_0, 0;
    %jmp T_334.12;
T_334.12 ;
    %pop/vec4 1;
T_334.1 ;
    %jmp T_334;
    .thread T_334;
    .scope S_0x16012b300;
T_335 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021134e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_335.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000211c480_0, 0;
    %jmp T_335.1;
T_335.0 ;
    %load/vec4 v0x600002113210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_335.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000211c480_0, 0;
    %jmp T_335.3;
T_335.2 ;
    %load/vec4 v0x60000211c480_0;
    %load/vec4 v0x60000211c3f0_0;
    %or;
    %assign/vec4 v0x60000211c480_0, 0;
T_335.3 ;
T_335.1 ;
    %jmp T_335;
    .thread T_335;
    .scope S_0x16012b300;
T_336 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021134e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002113060_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002112f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002112fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021138d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211c090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002113ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002113690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002113e70_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x60000211c510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002113210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021133c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002113450_0, 0;
    %fork t_9, S_0x160128cb0;
    %jmp t_8;
    .scope S_0x160128cb0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002111dd0_0, 0, 32;
T_336.2 ;
    %load/vec4 v0x600002111dd0_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_336.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002111dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211c630, 0, 4;
    %load/vec4 v0x600002111dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002111dd0_0, 0, 32;
    %jmp T_336.2;
T_336.3 ;
    %end;
    .scope S_0x16012b300;
t_8 %join;
    %jmp T_336.1;
T_336.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002113210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021138d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000211c090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002113690_0, 0;
    %load/vec4 v0x600002112e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.6, 9;
    %load/vec4 v0x6000021133c0_0;
    %and;
T_336.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002113450_0, 0;
T_336.4 ;
    %load/vec4 v0x600002113060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_336.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_336.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_336.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002113060_0, 0;
    %jmp T_336.11;
T_336.7 ;
    %load/vec4 v0x600002113960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.14, 9;
    %load/vec4 v0x60000211c1b0_0;
    %and;
T_336.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021138d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000211c090_0, 0;
    %load/vec4 v0x6000021137b0_0;
    %assign/vec4 v0x600002112f40_0, 0;
    %load/vec4 v0x6000021137b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_336.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_336.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_336.17, 6;
    %load/vec4 v0x6000021137b0_0;
    %cmpi/u 256, 0, 12;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_336.20, 5;
    %fork t_11, S_0x160126660;
    %jmp t_10;
    .scope S_0x160126660;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002111e60_0, 0, 32;
T_336.22 ;
    %load/vec4 v0x600002111e60_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_336.23, 5;
    %load/vec4 v0x6000021137b0_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600002111e60_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_336.24, 4;
    %load/vec4 v0x600002113f00_0;
    %parti/s 20, 0, 2;
    %ix/getv/s 3, v0x600002111e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000211c630, 0, 4;
T_336.24 ;
    %load/vec4 v0x600002111e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002111e60_0, 0, 32;
    %jmp T_336.22;
T_336.23 ;
    %end;
    .scope S_0x16012b300;
t_10 %join;
T_336.20 ;
    %jmp T_336.19;
T_336.15 ;
    %load/vec4 v0x600002113f00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002113210_0, 0;
T_336.26 ;
    %load/vec4 v0x600002113f00_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x60000211c510_0, 0;
    %jmp T_336.19;
T_336.16 ;
    %load/vec4 v0x600002113f00_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x6000021133c0_0, 0;
    %jmp T_336.19;
T_336.17 ;
    %load/vec4 v0x600002113f00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002113450_0, 0;
T_336.28 ;
    %jmp T_336.19;
T_336.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002113060_0, 0;
    %jmp T_336.13;
T_336.12 ;
    %load/vec4 v0x600002113720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002113690_0, 0;
    %load/vec4 v0x600002113570_0;
    %assign/vec4 v0x600002112f40_0, 0;
    %load/vec4 v0x600002113570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_336.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_336.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_336.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_336.35, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002112fd0_0, 0;
    %fork t_13, S_0x160124010;
    %jmp t_12;
    .scope S_0x160124010;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002111ef0_0, 0, 32;
T_336.38 ;
    %load/vec4 v0x600002111ef0_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_336.39, 5;
    %load/vec4 v0x600002113570_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600002111ef0_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_336.40, 4;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x600002111ef0_0;
    %load/vec4a v0x60000211c630, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002112fd0_0, 0;
T_336.40 ;
    %load/vec4 v0x600002113570_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x600002111ef0_0;
    %muli 16, 0, 32;
    %add;
    %addi 4, 0, 32;
    %cmp/e;
    %jmp/0xz  T_336.42, 4;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x60000211c5a0_0;
    %load/vec4 v0x600002111ef0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000211c480_0;
    %load/vec4 v0x600002111ef0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000211c360_0;
    %load/vec4 v0x600002111ef0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002112fd0_0, 0;
T_336.42 ;
    %load/vec4 v0x600002111ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002111ef0_0, 0, 32;
    %jmp T_336.38;
T_336.39 ;
    %end;
    .scope S_0x16012b300;
t_12 %join;
    %jmp T_336.37;
T_336.32 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x60000211c510_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0x600002112fd0_0, 0;
    %jmp T_336.37;
T_336.33 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0x600002112e20_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x60000211c5a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x60000211c480_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x60000211c360_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x600002112fd0_0, 0;
    %jmp T_336.37;
T_336.34 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x6000021133c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002112fd0_0, 0;
    %jmp T_336.37;
T_336.35 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x600002113450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x600002112fd0_0, 0;
    %jmp T_336.37;
T_336.37 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002113060_0, 0;
T_336.30 ;
T_336.13 ;
    %jmp T_336.11;
T_336.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002113ba0_0, 0;
    %load/vec4 v0x6000021139f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.46, 9;
    %load/vec4 v0x600002113ba0_0;
    %and;
T_336.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.44, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002113ba0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002113060_0, 0;
T_336.44 ;
    %jmp T_336.11;
T_336.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002113e70_0, 0;
    %load/vec4 v0x600002113cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_336.49, 9;
    %load/vec4 v0x600002113e70_0;
    %and;
T_336.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_336.47, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002113e70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002113060_0, 0;
T_336.47 ;
    %jmp T_336.11;
T_336.11 ;
    %pop/vec4 1;
T_336.1 ;
    %jmp T_336;
    .thread T_336;
    .scope S_0x16012b300;
T_337 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000021134e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_337.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021130f0_0, 0;
    %jmp T_337.1;
T_337.0 ;
    %load/vec4 v0x600002112eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_337.4, 9;
    %load/vec4 v0x6000021130f0_0;
    %nor/r;
    %and;
T_337.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_337.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000021130f0_0, 0;
    %jmp T_337.3;
T_337.2 ;
    %load/vec4 v0x6000021130f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_337.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000021130f0_0, 0;
T_337.5 ;
T_337.3 ;
T_337.1 ;
    %jmp T_337;
    .thread T_337;
    .scope S_0x1601398e0;
T_338 ;
    %wait E_0x6000009f5600;
    %load/vec4 v0x6000020be910_0;
    %dup/vec4;
    %pushi/vec4 1, 14, 4;
    %cmp/z;
    %jmp/1 T_338.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 12, 4;
    %cmp/z;
    %jmp/1 T_338.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 8, 4;
    %cmp/z;
    %jmp/1 T_338.2, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/z;
    %jmp/1 T_338.3, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020be5b0_0, 0, 2;
    %jmp T_338.5;
T_338.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000020be5b0_0, 0, 2;
    %jmp T_338.5;
T_338.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x6000020be5b0_0, 0, 2;
    %jmp T_338.5;
T_338.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x6000020be5b0_0, 0, 2;
    %jmp T_338.5;
T_338.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x6000020be5b0_0, 0, 2;
    %jmp T_338.5;
T_338.5 ;
    %pop/vec4 1;
    %jmp T_338;
    .thread T_338, $push;
    .scope S_0x1601398e0;
T_339 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x6000020beac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_339.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000020bd200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020bd320_0, 0;
    %jmp T_339.1;
T_339.0 ;
    %load/vec4 v0x6000020bd320_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_339.4, 9;
    %load/vec4 v0x6000020bd290_0;
    %and;
T_339.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_339.2, 8;
    %load/vec4 v0x6000020be5b0_0;
    %assign/vec4 v0x6000020bd200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000020bd320_0, 0;
    %jmp T_339.3;
T_339.2 ;
    %load/vec4 v0x6000020bd320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_339.5, 8;
    %load/vec4 v0x6000020bdef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_339.10, 9;
    %load/vec4 v0x6000020bddd0_0;
    %and;
T_339.10;
    %flag_set/vec4 8;
    %jmp/1 T_339.9, 8;
    %load/vec4 v0x6000020be250_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_339.12, 11;
    %load/vec4 v0x6000020be0a0_0;
    %and;
T_339.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_339.11, 10;
    %load/vec4 v0x6000020be130_0;
    %and;
T_339.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_339.9;
    %jmp/0xz  T_339.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000020bd320_0, 0;
T_339.7 ;
T_339.5 ;
T_339.3 ;
T_339.1 ;
    %jmp T_339;
    .thread T_339;
    .scope S_0x160149300;
T_340 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002114090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002115560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002114750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114ab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002114900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002114a20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002115320_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002115170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021153b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002115290_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000021154d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002115200_0, 0;
    %jmp T_340.1;
T_340.0 ;
    %load/vec4 v0x600002115560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_340.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_340.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_340.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002115560_0, 0;
    %jmp T_340.6;
T_340.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002114750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114ab0_0, 0;
    %load/vec4 v0x600002114870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_340.9, 9;
    %load/vec4 v0x600002114750_0;
    %and;
T_340.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.7, 8;
    %load/vec4 v0x600002114630_0;
    %assign/vec4 v0x600002115320_0, 0;
    %load/vec4 v0x600002114510_0;
    %assign/vec4 v0x600002115170_0, 0;
    %load/vec4 v0x6000021146c0_0;
    %assign/vec4 v0x6000021153b0_0, 0;
    %load/vec4 v0x6000021147e0_0;
    %assign/vec4 v0x6000021154d0_0, 0;
    %load/vec4 v0x6000021145a0_0;
    %assign/vec4 v0x600002115200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002115290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002114fc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002115560_0, 0;
T_340.7 ;
    %jmp T_340.6;
T_340.3 ;
    %load/vec4 v0x6000021150e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_340.12, 9;
    %load/vec4 v0x600002114fc0_0;
    %and;
T_340.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.10, 8;
    %load/vec4 v0x600002115440_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %jmp/0xz  T_340.13, 5;
    %fork t_15, S_0x160116920;
    %jmp t_14;
    .scope S_0x160116920;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000021ac750_0, 0, 32;
T_340.15 ;
    %load/vec4 v0x6000021ac750_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_340.16, 5;
    %load/vec4 v0x600002115050_0;
    %load/vec4 v0x6000021ac750_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.17, 8;
    %load/vec4 v0x600002114ea0_0;
    %load/vec4 v0x6000021ac750_0;
    %muli 8, 0, 32;
    %part/s 8;
    %load/vec4 v0x600002115440_0;
    %pad/u 17;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000021ac750_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0x6000021afde0, 5, 6;
T_340.17 ;
    %load/vec4 v0x6000021ac750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000021ac750_0, 0, 32;
    %jmp T_340.15;
T_340.16 ;
    %end;
    .scope S_0x160149300;
t_14 %join;
T_340.13 ;
    %load/vec4 v0x600002115170_0;
    %load/vec4 v0x6000021154d0_0;
    %load/vec4 v0x600002115200_0;
    %load/vec4 v0x6000021153b0_0;
    %load/vec4 v0x600002115290_0;
    %store/vec4 v0x6000021af960_0, 0, 8;
    %store/vec4 v0x6000021afa80_0, 0, 8;
    %store/vec4 v0x6000021af8d0_0, 0, 2;
    %store/vec4 v0x6000021afba0_0, 0, 3;
    %store/vec4 v0x6000021af840_0, 0, 40;
    %callf/vec4 TD_tb_multi_tpc_gemm.axi_mem.next_addr, S_0x160140780;
    %assign/vec4 v0x600002115170_0, 0;
    %load/vec4 v0x600002115290_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002115290_0, 0;
    %load/vec4 v0x600002114f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002114ab0_0, 0;
    %load/vec4 v0x600002115320_0;
    %assign/vec4 v0x600002114900_0, 0;
    %load/vec4 v0x600002115440_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %flag_mov 8, 5;
    %jmp/0 T_340.21, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_340.22, 8;
T_340.21 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_340.22, 8;
 ; End of false expr.
    %blend;
T_340.22;
    %assign/vec4 v0x600002114a20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002115560_0, 0;
T_340.19 ;
T_340.10 ;
    %jmp T_340.6;
T_340.4 ;
    %load/vec4 v0x600002114990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_340.25, 9;
    %load/vec4 v0x600002114ab0_0;
    %and;
T_340.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114ab0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002115560_0, 0;
T_340.23 ;
    %jmp T_340.6;
T_340.6 ;
    %pop/vec4 1;
T_340.1 ;
    %jmp T_340;
    .thread T_340;
    .scope S_0x160149300;
T_341 ;
    %wait E_0x6000009f50c0;
    %load/vec4 v0x600002114090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_341.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002114000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002114360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114e10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002114bd0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002114b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002114d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000021c03f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000021afe70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000021c0360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000218f3c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000021fb690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000021aff00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000218f330_0, 0;
    %jmp T_341.1;
T_341.0 ;
    %load/vec4 v0x600002114000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_341.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_341.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_341.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002114000_0, 0;
    %jmp T_341.6;
T_341.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002114360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114c60_0, 0;
    %load/vec4 v0x600002114480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_341.9, 9;
    %load/vec4 v0x600002114360_0;
    %and;
T_341.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_341.7, 8;
    %load/vec4 v0x600002114240_0;
    %assign/vec4 v0x6000021c03f0_0, 0;
    %load/vec4 v0x600002114120_0;
    %assign/vec4 v0x6000021afe70_0, 0;
    %load/vec4 v0x6000021142d0_0;
    %assign/vec4 v0x6000021c0360_0, 0;
    %load/vec4 v0x6000021143f0_0;
    %assign/vec4 v0x6000021fb690_0, 0;
    %load/vec4 v0x6000021141b0_0;
    %assign/vec4 v0x6000021aff00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000218f3c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000218f330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002114360_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600002114000_0, 0;
T_341.7 ;
    %jmp T_341.6;
T_341.3 ;
    %load/vec4 v0x60000218f330_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_341.10, 5;
    %load/vec4 v0x60000218f330_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x60000218f330_0, 0;
    %jmp T_341.11;
T_341.10 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002114000_0, 0;
T_341.11 ;
    %jmp T_341.6;
T_341.4 ;
    %load/vec4 v0x600002114e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_341.14, 8;
    %load/vec4 v0x600002114cf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_341.14;
    %jmp/0xz  T_341.12, 8;
    %load/vec4 v0x6000021fb720_0;
    %pad/u 96;
    %cmpi/u 32768, 0, 96;
    %jmp/0xz  T_341.15, 5;
    %load/vec4 v0x6000021fb720_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x6000021afde0, 4;
    %assign/vec4 v0x600002114b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002114d80_0, 0;
    %jmp T_341.16;
T_341.15 ;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002114b40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600002114d80_0, 0;
T_341.16 ;
    %load/vec4 v0x6000021c03f0_0;
    %assign/vec4 v0x600002114bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002114e10_0, 0;
    %load/vec4 v0x60000218f3c0_0;
    %load/vec4 v0x6000021c0360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002114c60_0, 0;
    %load/vec4 v0x6000021afe70_0;
    %load/vec4 v0x6000021fb690_0;
    %load/vec4 v0x6000021aff00_0;
    %load/vec4 v0x6000021c0360_0;
    %load/vec4 v0x60000218f3c0_0;
    %store/vec4 v0x6000021af960_0, 0, 8;
    %store/vec4 v0x6000021afa80_0, 0, 8;
    %store/vec4 v0x6000021af8d0_0, 0, 2;
    %store/vec4 v0x6000021afba0_0, 0, 3;
    %store/vec4 v0x6000021af840_0, 0, 40;
    %callf/vec4 TD_tb_multi_tpc_gemm.axi_mem.next_addr, S_0x160140780;
    %assign/vec4 v0x6000021afe70_0, 0;
    %load/vec4 v0x60000218f3c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000218f3c0_0, 0;
    %load/vec4 v0x60000218f3c0_0;
    %load/vec4 v0x6000021c0360_0;
    %cmp/e;
    %jmp/0xz  T_341.17, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002114000_0, 0;
T_341.17 ;
T_341.12 ;
    %jmp T_341.6;
T_341.6 ;
    %pop/vec4 1;
T_341.1 ;
    %jmp T_341;
    .thread T_341;
    .scope S_0x160149300;
T_342 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000021afd50_0, 0, 32;
T_342.0 ;
    %load/vec4 v0x6000021afd50_0;
    %pad/s 96;
    %cmpi/s 32768, 0, 96;
    %jmp/0xz T_342.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000021afd50_0;
    %store/vec4a v0x6000021afde0, 4, 0;
    %load/vec4 v0x6000021afd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000021afd50_0, 0, 32;
    %jmp T_342.0;
T_342.1 ;
    %end;
    .thread T_342;
    .scope S_0x160149300;
T_343 ;
    %wait E_0x6000009f5080;
    %load/vec4 v0x600002114870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_343.2, 9;
    %load/vec4 v0x600002114750_0;
    %and;
T_343.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_343.0, 8;
    %load/vec4 v0x6000021146c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 4 320 "$display", "[%0t] MEM: Write request addr=0x%h len=%0d", $time, v0x600002114510_0, S<0,vec4,u32> {1 0 0};
T_343.0 ;
    %load/vec4 v0x600002114480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_343.5, 9;
    %load/vec4 v0x600002114360_0;
    %and;
T_343.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_343.3, 8;
    %load/vec4 v0x6000021142d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %vpi_call/w 4 324 "$display", "[%0t] MEM: Read request addr=0x%h len=%0d", $time, v0x600002114120_0, S<0,vec4,u32> {1 0 0};
T_343.3 ;
    %jmp T_343;
    .thread T_343;
    .scope S_0x160149c60;
T_344 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020ba250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020bb7b0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000020bb9f0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020bbb10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020a4000_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000020a4120_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020a41b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020bbba0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000020bb840_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020bb960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020bbde0_0, 0, 1;
    %end;
    .thread T_344, $init;
    .scope S_0x160149c60;
T_345 ;
    %delay 5000, 0;
    %load/vec4 v0x6000020ba250_0;
    %inv;
    %store/vec4 v0x6000020ba250_0, 0, 1;
    %jmp T_345;
    .thread T_345;
    .scope S_0x160149c60;
T_346 ;
    %vpi_call/w 3 720 "$display", "\000" {0 0 0};
    %vpi_call/w 3 721 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 722 "$display", "\342\225\221        Multi-TPC Tiled GEMM Test                             \342\225\221" {0 0 0};
    %vpi_call/w 3 723 "$display", "\342\225\221        16\303\22716 = (4\303\2274 tiles) \303\227 4 TPCs                          \342\225\221" {0 0 0};
    %vpi_call/w 3 724 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 725 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000020ba2e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000020bb7b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000020bb7b0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 738 "$display", "[SETUP] Initializing test data..." {0 0 0};
    %fork TD_tb_multi_tpc_gemm.init_ddr_matrices, S_0x160137290;
    %join;
    %fork TD_tb_multi_tpc_gemm.load_tpc_programs, S_0x16015e5c0;
    %join;
    %vpi_call/w 3 745 "$display", "\000" {0 0 0};
    %vpi_call/w 3 746 "$display", "[EXEC] Starting all 4 TPCs in parallel..." {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600002115680_0, 0, 12;
    %pushi/vec4 3840, 0, 32;
    %store/vec4 v0x600002115710_0, 0, 32;
    %fork TD_tb_multi_tpc_gemm.axi_write, S_0x16013bf30;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600002115680_0, 0, 12;
    %pushi/vec4 3841, 0, 32;
    %store/vec4 v0x600002115710_0, 0, 32;
    %fork TD_tb_multi_tpc_gemm.axi_write, S_0x16013bf30;
    %join;
    %fork TD_tb_multi_tpc_gemm.wait_all_done, S_0x16015ee60;
    %join;
    %load/vec4 v0x6000020a4240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_346.0, 8;
    %vpi_call/w 3 758 "$display", "  All TPCs completed in %0d cycles", v0x6000020a4360_0 {0 0 0};
    %jmp T_346.1;
T_346.0 ;
    %vpi_call/w 3 760 "$display", "  TIMEOUT: Not all TPCs completed" {0 0 0};
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000021155f0_0, 0, 12;
    %fork TD_tb_multi_tpc_gemm.axi_read, S_0x1601160a0;
    %join;
    %vpi_call/w 3 762 "$display", "  Status: %h (done=%b, busy=%b)", v0x6000020bb690_0, &PV<v0x6000020bb690_0, 8, 4>, &PV<v0x6000020bb690_0, 0, 4> {0 0 0};
    %load/vec4 v0x6000020ba2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000020ba2e0_0, 0, 32;
T_346.1 ;
    %vpi_call/w 3 769 "$display", "\000" {0 0 0};
    %vpi_call/w 3 770 "$display", "[VERIFY] Checking results..." {0 0 0};
    %fork TD_tb_multi_tpc_gemm.verify_results, S_0x16015ecf0;
    %join;
    %vpi_call/w 3 776 "$display", "\000" {0 0 0};
    %vpi_call/w 3 777 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 778 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 779 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x6000020ba2e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_346.2, 4;
    %vpi_call/w 3 781 "$display", "\342\225\221   PASSED: 4 TPCs executed tiled GEMM in parallel           \342\225\221" {0 0 0};
    %vpi_call/w 3 782 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 783 "$display", ">>> MULTI-TPC GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_346.3;
T_346.2 ;
    %vpi_call/w 3 785 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x6000020ba2e0_0 {0 0 0};
    %vpi_call/w 3 786 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 787 "$display", ">>> MULTI-TPC GEMM TEST FAILED <<<" {0 0 0};
T_346.3 ;
    %delay 100000, 0;
    %vpi_call/w 3 791 "$finish" {0 0 0};
    %end;
    .thread T_346;
    .scope S_0x160149c60;
T_347 ;
    %delay 500000000, 0;
    %vpi_call/w 3 797 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 798 "$finish" {0 0 0};
    %end;
    .thread T_347;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_multi_tpc_gemm.v";
    "rtl/memory/axi_memory_model.v";
    "rtl/top/tensor_accelerator_top.v";
    "rtl/control/global_cmd_processor.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
