{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77722,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79682,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.022778,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0224718,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00331815,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0224718,
	"finish__design__instance__count__class:fill_cell": 36676,
	"finish__design__instance__area__class:fill_cell": 216805,
	"finish__design__instance__count__class:tap_cell": 6247,
	"finish__design__instance__area__class:tap_cell": 7816.25,
	"finish__design__instance__count__class:antenna_cell": 259,
	"finish__design__instance__area__class:antenna_cell": 648.122,
	"finish__design__instance__count__class:clock_buffer": 401,
	"finish__design__instance__area__class:clock_buffer": 8720.86,
	"finish__design__instance__count__class:timing_repair_buffer": 1123,
	"finish__design__instance__area__class:timing_repair_buffer": 8614.51,
	"finish__design__instance__count__class:inverter": 635,
	"finish__design__instance__area__class:inverter": 2787.67,
	"finish__design__instance__count__class:clock_inverter": 192,
	"finish__design__instance__area__class:clock_inverter": 2110.77,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78964.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11653,
	"finish__design__instance__area__class:multi_input_combinational_cell": 148046,
	"finish__design__instance__count": 59973,
	"finish__design__instance__area": 474514,
	"finish__timing__setup__tns": -2.2124,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.49513,
	"finish__timing__hold__ws": 0.518544,
	"finish__clock__skew__setup": 0.15059,
	"finish__clock__skew__hold": 0.15059,
	"finish__timing__drv__max_slew_limit": -2.66408,
	"finish__timing__drv__max_slew": 373,
	"finish__timing__drv__max_cap_limit": -2.85931,
	"finish__timing__drv__max_cap": 6,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 16,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.214036,
	"finish__power__switching__total": 0.263093,
	"finish__power__leakage__total": 8.71624e-08,
	"finish__power__total": 0.477129,
	"finish__design__io": 771,
	"finish__design__die__area": 478961,
	"finish__design__core__area": 474514,
	"finish__design__instance__count": 23297,
	"finish__design__instance__area": 257708,
	"finish__design__instance__count__stdcell": 23297,
	"finish__design__instance__area__stdcell": 257708,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.5431,
	"finish__design__instance__utilization__stdcell": 0.5431,
	"finish__design__rows": 253,
	"finish__design__rows:unithd": 253,
	"finish__design__sites": 379247,
	"finish__design__sites:unithd": 379247,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}