#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon May 25 17:28:21 2020
# Process ID: 15052
# Current directory: C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14316 C:\eFPGA\OPDRACHT_2\2\EX_2_MATRIX\EX_2_MATRIX.xpr
# Log file: C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/vivado.log
# Journal file: C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/eFPGA/OPDRACHT_2/2'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/eFPGA/OPDRACHT_2/2' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:vhdlnoclk:1.0'. The one found in IP location 'c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/mref/vhdlnoclk' will take precedence over the same IP in location c:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/mref/vhdlnoclk
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 879.918 ; gain = 237.180
update_compile_order -fileset sources_1
open_bd_design {C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:user:IP_MATRIX:1.0 - IP_MATRIX_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:vhdlnoclk:1.0 - vhdlnoclk_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
WARNING: [BD 41-1731] Type mismatch between connected pins: /vhdlnoclk_0/clk65MHz(undef) and /clk_wiz_0/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /IP_MATRIX_0/reset(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /IP_MATRIX_0/clk_10MHz(undef)
Successfully read diagram <design_1> from BD file <C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [Common 17-365] Interrupt caught but 'open_bd_design' cannot be canceled. Please wait for command to finish.
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1077.988 ; gain = 69.855
INFO: [Common 17-681] Processing pending cancel.
1
open_run impl_1
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1304.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1964.121 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.551 . Memory (MB): peak = 1964.121 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1964.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2071.977 ; gain = 993.988
open_bd_design {C:/eFPGA/OPDRACHT_2/2/EX_2_MATRIX/EX_2_MATRIX.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 25 18:02:08 2020...
