<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</text>
<text>Date: Thu Jul 25 11:05:22 2024
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPFS095T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCSG325</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>mydesign</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesign_Intro\counter_and_fifo\synthesis\mydesign.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>171</cell>
 <cell>93516</cell>
 <cell>0.18</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>156</cell>
 <cell>93516</cell>
 <cell>0.17</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>240</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>41</cell>
 <cell>80</cell>
 <cell>51.25</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>41</cell>
 <cell>80</cell>
 <cell>51.25</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>40</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>0</cell>
 <cell>876</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>1</cell>
 <cell>308</cell>
 <cell>0.32</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>292</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>2</cell>
 <cell>48</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>1</cell>
 <cell>8</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>CRN_INT</cell>
 <cell>1</cell>
 <cell>24</cell>
 <cell>4.17</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>1</cell>
 <cell>68</cell>
 <cell>1.47</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>135</cell>
 <cell>120</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>36</cell>
 <cell>36</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>171</cell>
 <cell>156</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>7</cell>
 <cell>6</cell>
</row>
<row>
 <cell>8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>8</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>38</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>70</cell>
 <cell>INT_NET</cell>
 <cell>Net   : PF_CCC_C0_0_OUT0_FABCLK_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>121</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AND2_1_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AND2_1</cell>
</row>
<row>
 <cell>20</cell>
 <cell>INT_NET</cell>
 <cell>Net   : counter_0/data_out_or_Z[19]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: counter_0/data_out_or[19]</cell>
</row>
<row>
 <cell>19</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIFO_C0_0_MEMWE</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/memwe_0_a3</cell>
</row>
<row>
 <cell>14</cell>
 <cell>INT_NET</cell>
 <cell>Net   : genblk10.empty_r_RNIENJD_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIENJD</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : WRCNT_c[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[6]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AND2_0_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AND2_0</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_0_c2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>121</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AND2_1_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AND2_1</cell>
</row>
<row>
 <cell>20</cell>
 <cell>INT_NET</cell>
 <cell>Net   : counter_0/data_out_or_Z[19]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: counter_0/data_out_or[19]</cell>
</row>
<row>
 <cell>19</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIFO_C0_0_MEMWE</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/memwe_0_a3</cell>
</row>
<row>
 <cell>14</cell>
 <cell>INT_NET</cell>
 <cell>Net   : genblk10.empty_r_RNIENJD_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIENJD</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : WRCNT_c[6]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[6]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AND2_0_Y</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AND2_0</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr[5]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3]</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_0_c2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREFIFO_C0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1]</cell>
</row>
</table>
</doc>
