*** Start analyzing build configuration ***
Auto-config - Scanning: C:\Users\feiya\Desktop\_Sun_example\code
Auto-config - VLOG: C:\Users\feiya\Desktop\_Sun_example\code
Auto-config - Wrote:
    C:\Users\feiya\Desktop\_Sun_example\code\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  C:\Users\feiya\Desktop\_Sun_example\code\.dvt\default.build
    -f C:\Users\feiya\Desktop\_Sun_example\code\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in C:\Users\feiya\Desktop\_Sun_example\code\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [2s.645ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) C:\Users\feiya\Desktop\_Sun_example\code\bus_addr_dec_custom.sv ...
Loading (2) C:\Users\feiya\Desktop\_Sun_example\code\bus.h ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bus.h [602 ms, 23 lines, SystemVerilog_2009] ...
Loading (3) C:\Users\feiya\Desktop\_Sun_example\code\define.h ...
Done C:\Users\feiya\Desktop\_Sun_example\code\define.h [60 ms, 73 lines, SystemVerilog_2009] ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bus_addr_dec_custom.sv [72 ms, 73 lines, SystemVerilog_2012] ...
Loading (4) C:\Users\feiya\Desktop\_Sun_example\code\bus_arbiter_custom.sv ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\bus.h ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\define.h ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bus_arbiter_custom.sv [27 ms, 82 lines, SystemVerilog_2012] ...
Loading (5) C:\Users\feiya\Desktop\_Sun_example\code\bus_cpu_bram.sv ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\define.h ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bus_cpu_bram.sv [60 ms, 142 lines, SystemVerilog_2012] ...
Loading (6) C:\Users\feiya\Desktop\_Sun_example\code\bus_mux_custom.sv ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\bus.h ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\define.h ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bus_mux_custom.sv [3 ms, 55 lines, SystemVerilog_2012] ...
Loading (7) C:\Users\feiya\Desktop\_Sun_example\code\bus_slave_mux_custom.sv ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\bus.h ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\define.h ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bus_slave_mux_custom.sv [7 ms, 60 lines, SystemVerilog_2012] ...
Loading (8) C:\Users\feiya\Desktop\_Sun_example\code\bus_sum_custom.sv ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\bus.h ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\define.h ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bus_sum_custom.sv [110 ms, 119 lines, SystemVerilog_2012] ...
Loading (9) C:\Users\feiya\Desktop\_Sun_example\code\bus_top.sv ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\bus.h ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\define.h ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bus_top.sv [74 ms, 230 lines, SystemVerilog_2012] ...
Loading (10) C:\Users\feiya\Desktop\_Sun_example\code\uart_ctrl.sv ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\bus.h ...
Skip (optimized) C:\Users\feiya\Desktop\_Sun_example\code\define.h ...
Done C:\Users\feiya\Desktop\_Sun_example\code\uart_ctrl.sv [4 ms, 120 lines, SystemVerilog_2012] ...
Loading (11) C:\Users\feiya\Desktop\_Sun_example\code\async.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\async.sv [535 ms, 218 lines, SystemVerilog_2012] ...
Loading (12) C:\Users\feiya\Desktop\_Sun_example\code\bram_kernel_code.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bram_kernel_code.sv [28 ms, 74 lines, SystemVerilog_2012] ...
Loading (13) C:\Users\feiya\Desktop\_Sun_example\code\bram_kernel_data.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bram_kernel_data.sv [3 ms, 76 lines, SystemVerilog_2012] ...
Loading (14) C:\Users\feiya\Desktop\_Sun_example\code\bram_user_code.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bram_user_code.sv [3 ms, 76 lines, SystemVerilog_2012] ...
Loading (15) C:\Users\feiya\Desktop\_Sun_example\code\bram_user_data.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\bram_user_data.sv [14 ms, 77 lines, SystemVerilog_2012] ...
Loading (16) C:\Users\feiya\Desktop\_Sun_example\code\define.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\define.sv [45 ms, 177 lines, SystemVerilog_2012] ...
Loading (17) C:\Users\feiya\Desktop\_Sun_example\code\mips_top.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\mips_top.sv [34 ms, 389 lines, SystemVerilog_2012] ...
Loading (18) C:\Users\feiya\Desktop\_Sun_example\code\reg_exemem.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\reg_exemem.sv [2 ms, 55 lines, SystemVerilog_2012] ...
Loading (19) C:\Users\feiya\Desktop\_Sun_example\code\reg_idexe.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\reg_idexe.sv [2 ms, 71 lines, SystemVerilog_2012] ...
Loading (20) C:\Users\feiya\Desktop\_Sun_example\code\reg_ifid.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\reg_ifid.sv [1 ms, 58 lines, SystemVerilog_2012] ...
Loading (21) C:\Users\feiya\Desktop\_Sun_example\code\reg_memwb.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\reg_memwb.sv [1 ms, 41 lines, SystemVerilog_2012] ...
Loading (22) C:\Users\feiya\Desktop\_Sun_example\code\regfile.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\regfile.sv [3 ms, 52 lines, SystemVerilog_2012] ...
Loading (23) C:\Users\feiya\Desktop\_Sun_example\code\stage_exe.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\stage_exe.sv [17 ms, 77 lines, SystemVerilog_2012] ...
Loading (24) C:\Users\feiya\Desktop\_Sun_example\code\stage_id.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\stage_id.sv [53 ms, 390 lines, SystemVerilog_2012] ...
Loading (25) C:\Users\feiya\Desktop\_Sun_example\code\stage_if.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\stage_if.sv [3 ms, 51 lines, SystemVerilog_2012] ...
Loading (26) C:\Users\feiya\Desktop\_Sun_example\code\stage_mem.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\stage_mem.sv [16 ms, 124 lines, SystemVerilog_2012] ...
Loading (27) C:\Users\feiya\Desktop\_Sun_example\code\stall.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\stall.sv [7 ms, 30 lines, SystemVerilog_2012] ...
Loading (28) C:\Users\feiya\Desktop\_Sun_example\code\thinpad_top.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\thinpad_top.sv [1 ms, 42 lines, SystemVerilog_2012] ...
Loading (29) C:\Users\feiya\Desktop\_Sun_example\code\uart_sum.sv ...
Done C:\Users\feiya\Desktop\_Sun_example\code\uart_sum.sv [13 ms, 73 lines, SystemVerilog_2012] ...
*** Done parsing [LT 1340.0 ms, PT 1598.0 ms, SGT 3%, UGT 7%] ***
*** Total number of lines [3 128] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [26 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [1s.968ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [397 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [7 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [498 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [523 ms] ...
Performing mixed post full build step 7 (Verilog - US) [331 ms] ...
*** Done mixed mode extension build [5s.309ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [10s.827ms] ***
