# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1/project_1.srcs/sources_1/new/DOT_CONTROL.vhd" \
"../../../../project_1.srcs/sim_1/new/dot_control_tb.vhd" \

# Do not sort compile order
nosort
