// Seed: 3819810252
module module_0 (
    output wand id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output wire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input uwire id_9,
    id_13,
    id_14,
    input tri0 id_10,
    input tri0 id_11
);
  wire id_15;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    output tri id_4,
    input wor id_5,
    output tri id_6,
    inout tri id_7,
    input tri1 id_8,
    output uwire id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri0 id_12
);
  wire id_14;
  logic [7:0][-1 'b0 : 1] id_15;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_11,
      id_11,
      id_1,
      id_4,
      id_7,
      id_5,
      id_1,
      id_12,
      id_1,
      id_7
  );
endmodule
