/* ###################################################################
**     Filename    : main.c
**     Project     : tryoutpe
**     Processor   : MKE02Z64VQH2
**     Version     : Driver 01.01
**     Compiler    : GNU C Compiler
**     Date/Time   : 2019-12-11, 09:38, # CodeGen: 0
**     Abstract    :
**         Main module.
**         This module contains user's application code.
**     Settings    :
**     Contents    :
**         No public methods
**
** ###################################################################*/
/*!
** @file main.c
** @version 01.01
** @brief
**         Main module.
**         This module contains user's application code.
*/         
/*!
**  @addtogroup main_module main module documentation
**  @{
*/         
/* MODULE main */


/* Including needed modules to compile this module/procedure */
#include "Cpu.h"
#include "Events.h"
#include "TI1.h"
#include "TU1.h"
#include "GPIO1.h"
#include "TI2.h"
#include "TU2.h"
/* Including shared modules, which are used for whole project */
#include "PE_Types.h"
#include "PE_Error.h"
#include "PE_Const.h"
#include "IO_Map.h"
/* User includes (#include below this line is not maintained by Processor Expert) */

#include <stdint.h>

#include "io.h"

// To disassemble:
// $ /Applications/KDS_v3.app/Contents/toolchain/bin/arm-none-eabi-objdump -d Debug/Sources/main.o

// We want two interrupts for every line time.
// The ideal line freq = 15,734.264

// goal: 31,468 Hz /2 = measured: 15,873
// adjusted target freq: 31,192 ; measured 15,718

// Overall frame rate (525 lines) measured 29.938 Hz

// this image is 120x120, i.e. 15 bytes per row
//   $  tail -1 ../../Untitled-1.pbm |hexdump -v|sed 's/ /,0x/g'
static uint8_t image[] = {
		 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x6e,0x70,0x38,0x6c,0xdb,0x18,0x00,0x00,0x00,0x6f,0xf8,0x78,0x7c,0xfb,0x18
		,0x00,0x00,0x00,0x73,0x98,0xcc,0x70,0xe3,0x30,0x00,0x00,0x00,0x63,0x18,0xcc,0x60
		,0xc1,0xb0,0x00,0x00,0x00,0x63,0x18,0xfc,0x60,0xc1,0xb0,0x00,0x00,0x00,0x63,0x18
		,0xfc,0x60,0xc1,0xb0,0x00,0x00,0x00,0x63,0x18,0xc0,0x60,0xc0,0xe0,0x00,0x00,0x00
		,0x63,0x18,0xc0,0x60,0xc0,0xe0,0x00,0x00,0x00,0x63,0x18,0xe4,0x60,0xc0,0xe0,0x00
		,0x00,0x00,0x63,0x18,0x7c,0x60,0xc0,0xe0,0x00,0x00,0x00,0x63,0x18,0x38,0x60,0xc0
		,0xc0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xc0,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0xc0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x01,0x80,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x01,0x80,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x60,0x00,0x06,0x00,0x00,0x00,0x00
		,0x00,0x00,0x60,0x00,0x06,0x30,0x00,0x00,0x00,0x00,0x00,0x60,0x00,0x06,0x30,0x00
		,0x00,0x00,0x00,0x00,0x60,0x00,0x06,0x00,0x00,0x00,0x00,0x00,0x00,0x60,0x00,0x06
		,0x00,0x00,0x00,0x00,0x00,0x00,0x6e,0x07,0x06,0x31,0x8c,0x6e,0x70,0x38,0x38,0x7e
		,0x0f,0x86,0x30,0xcc,0x6f,0xf8,0x7c,0x7c,0x73,0x1d,0xc6,0x30,0xd8,0x73,0x98,0x4c
		,0x64,0x63,0x18,0xc6,0x30,0x58,0x63,0x18,0x0c,0x60,0x63,0x18,0xc6,0x30,0x70,0x63
		,0x18,0x3c,0x70,0x63,0x18,0xc6,0x30,0x70,0x63,0x18,0x7c,0x38,0x63,0x18,0xc6,0x30
		,0x70,0x63,0x18,0xcc,0x1c,0x63,0x18,0xc6,0x30,0xf8,0x63,0x18,0xcc,0x0c,0x77,0x1d
		,0xc6,0x30,0xd8,0x63,0x18,0xcc,0x4c,0x7e,0x0f,0x86,0x30,0x8c,0x63,0x18,0xfe,0x7c
		,0x6c,0x07,0x06,0x31,0x8c,0x63,0x18,0x66,0x38,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x60
		,0x00,0x00,0x18,0x00,0x00,0x00,0x00,0x00,0x60,0x00,0x00,0x18,0x00,0x00,0x00,0x00
		,0x00,0x60,0x00,0x00,0x18,0x00,0x00,0x00,0x00,0x00,0x60,0x00,0x00,0x18,0x00,0x00
		,0x00,0x00,0x00,0x60,0x00,0x00,0x18,0x00,0x00,0x00,0x00,0x38,0x6c,0x36,0x63,0x1b
		,0x83,0x80,0x00,0x00,0x7c,0x6c,0x3e,0x63,0x1f,0x87,0xc0,0x00,0x00,0x64,0x6c,0x38
		,0x63,0x1c,0xc6,0x40,0x00,0x00,0x60,0x78,0x30,0x63,0x18,0xc6,0x00,0x00,0x00,0x70
		,0x78,0x30,0x63,0x18,0xc7,0x00,0x00,0x00,0x38,0x78,0x30,0x63,0x18,0xc3,0x80,0x00
		,0x00,0x1c,0x6c,0x30,0x63,0x18,0xc1,0xc0,0x00,0x00,0x0c,0x6c,0x30,0x63,0x18,0xc0
		,0xc0,0x00,0x00,0x4c,0x66,0x30,0x67,0x1d,0xc4,0xc0,0x00,0x00,0x7c,0x66,0x30,0x7b
		,0x1f,0x87,0xc0,0x00,0x00,0x38,0x63,0x30,0x3b,0x1b,0x03,0x80,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x03,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x03,0x00,0x00,0x00
		,0x3c,0x07,0x80,0x60,0x78,0x03,0x00,0x00,0x00,0x7e,0x0f,0xc1,0xe0,0xfc,0x03,0x00
		,0x00,0x00,0x47,0x0c,0xc0,0x60,0xcc,0x03,0x00,0x00,0x00,0x03,0x08,0x40,0x61,0x86
		,0x1b,0x07,0x03,0x80,0x03,0x18,0x60,0x61,0x86,0x3f,0x0f,0x07,0xc0,0x03,0x18,0x60
		,0x61,0x86,0x77,0x19,0x8e,0x40,0x06,0x18,0x60,0x61,0x86,0x63,0x19,0x8c,0x00,0x06
		,0x18,0x60,0x61,0xce,0x63,0x1f,0x8c,0x00,0x0c,0x18,0x60,0x60,0xfe,0x63,0x1f,0x8c
		,0x00,0x18,0x18,0x60,0x60,0x76,0x63,0x18,0x0c,0x00,0x30,0x18,0x60,0x60,0x06,0x63
		,0x18,0x0c,0x00,0x30,0x08,0x40,0x60,0x0c,0x67,0x1c,0x86,0x4c,0x60,0x0c,0xc0,0x61
		,0x0c,0x3f,0x0f,0x87,0xcc,0x7f,0x0f,0xc1,0xf9,0xf8,0x1b,0x07,0x03,0x8c,0x7f,0x07
		,0x81,0xf8,0xf0,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
		,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00
};

/*lint -save  -e970 Disable MISRA rule (6.3) checking. */
int main(void)
/*lint -restore Enable MISRA rule (6.3) checking. */
{
  /*** Processor Expert internal initialization. DON'T REMOVE THIS CODE!!! ***/
  PE_low_level_init();
  /*** End of Processor Expert internal initialization.                    ***/

  FGPIOB_PSOR = LED_R | LED_G | LED_B;

/*
  __asm volatile (
		  "str %1,[%0]\n"
		  : // no outputs
		  :
		  "r" (__vect_table.__fun + 0x25),
		  "r" (test_isr)
  );
*/

  // We need to carefully arrange the skew between TU1 and TU2 interrupts.
  // TU1 is the usual sync interrupt. TU2 is used to raise the SYNC line
  // for the "long" (27.1µs) pulses, since a single ISR is too close to the
  // timer period to work reliably.
  // The following initialisations are therefore carefully timed:

  /*PIT_MCR = 0; */

  // Must turn off interrupts because we're going to poll instead
  /*
  PIT_TCTRL0 = PIT_TCTRL1 = 0;
  PIT_TFLG0  = PIT_TFLG_TIF_MASK; // clear interrupt flag
  PIT_TFLG1  = PIT_TFLG_TIF_MASK; // clear interrupt flag
   */
  PIT_TCTRL0 = PIT_TCTRL1 = PIT_TCTRL_TEN_MASK;

  // wait for timer expiry
  while(!(PIT_TFLG0 & PIT_TFLG_TIF_MASK)) ;
  PIT_TFLG0  = PIT_TFLG_TIF_MASK; // clear interrupt flag
  PIT_TCTRL0 = 0; // disable timer

  while(!(PIT_TFLG1 & PIT_TFLG_TIF_MASK)) ; // should take 4-5 cycles each poll (LDR, TST, BEQ) so could be problematic with periods < 6 cycles?
  PIT_TFLG1  = PIT_TFLG_TIF_MASK; // clear interrupt flag
  PIT_TCTRL1 = 0; // disable timer

  //PIT_LDVAL0 = PIT_LDVAL1 = 0x70; // values less than this result in TI2 interrupt being lost (!)

  PIT_TCTRL0 = PIT_TCTRL_TIE_MASK | PIT_TCTRL_TEN_MASK;
  // This delay is also dependent on the overheads before the SYNC pulse is lowered in the vertical sync region
  NOPx32;NOPx32;NOPx32; // ~6µs
  NOPx32;NOPx32;NOPx32; // ~6µs
  NOPx32;NOPx32;NOPx32; // ~6µs
  NOPx32;NOPx32;NOPx32; // ~6µs
  NOPx32;NOPx32;NOPx32;
  PIT_TCTRL1 = PIT_TCTRL_TIE_MASK | PIT_TCTRL_TEN_MASK; // re-enable timers


  for(;;) {
	  // wait for video flag
	  // when set by ISR, (field & 1) will be 1 (field 1) or 0 (field 2)
	  // intr will be a line counter, field 1: 40, 42, 44, 46... ; field 2: 41, 43, 45, 47...
	  // timing is up to this routine to bit bang the horizontal video signal

	  // Wait for start of video line to be flagged

	  unsigned i;
	  while(!(i = video))
		  ;

	  // The timer interrupts must be disabled during video generation,
	  // or they introduce a large half-line pause.

	  PIT_TCTRL0 = PIT_TCTRL1 = PIT_TCTRL_TEN_MASK;

	  // Unfortunately the timing here will have some cycles of horizontal jitter,
	  // which is unavoidable when polling a value set by the ISR.

	  unsigned row = i/4 - 10;
#define WAIT()
	  if(row < 120) {
		  uint8_t *p = image + row*9;
		  for(uint8_t j = 0; j < 9; ++j){
			  FGPIOB_PSOR = (p[j] & 0x80) << (15 - 7); WAIT(); FGPIOB_PCOR = VIDEO_PIN;
			  FGPIOB_PSOR = (p[j] & 0x40) << (15 - 6); WAIT(); FGPIOB_PCOR = VIDEO_PIN;
			  FGPIOB_PSOR = (p[j] & 0x20) << (15 - 5); WAIT(); FGPIOB_PCOR = VIDEO_PIN;
			  FGPIOB_PSOR = (p[j] & 0x10) << (15 - 4); WAIT(); FGPIOB_PCOR = VIDEO_PIN;
			  FGPIOB_PSOR = (p[j] & 0x08) << (15 - 3); WAIT(); FGPIOB_PCOR = VIDEO_PIN;
			  FGPIOB_PSOR = (p[j] & 0x04) << (15 - 2); WAIT(); FGPIOB_PCOR = VIDEO_PIN;
			  FGPIOB_PSOR = (p[j] & 0x02) << (15 - 1); WAIT(); FGPIOB_PCOR = VIDEO_PIN;
			  FGPIOB_PSOR = (p[j] & 0x01) << (15 - 0); WAIT(); FGPIOB_PCOR = VIDEO_PIN;
		  }

	  }


	  // Update the interrupt count if an interrupt was missed,
	  // then re-enable timer interrupts.

	  if(PIT_TFLG0 & PIT_TFLG_TIF_MASK) {
		  ++intr;
		  PIT_TFLG0 = PIT_TFLG_TIF_MASK;
	  }
	  PIT_TCTRL0 = PIT_TCTRL1 = PIT_TCTRL_TIE_MASK | PIT_TCTRL_TEN_MASK;

	  // Do nothing more on this line until the next video interrupt.

	  while(video == i)
		  ;

  }

  /*** Don't write any code pass this line, or it will be deleted during code generation. ***/
  /*** RTOS startup code. Macro PEX_RTOS_START is defined by the RTOS component. DON'T MODIFY THIS CODE!!! ***/
  #ifdef PEX_RTOS_START
    PEX_RTOS_START();                  /* Startup of the selected RTOS. Macro is defined by the RTOS component. */
  #endif
  /*** End of RTOS startup code.  ***/
  /*** Processor Expert end of main routine. DON'T MODIFY THIS CODE!!! ***/
  for(;;){}
  /*** Processor Expert end of main routine. DON'T WRITE CODE BELOW!!! ***/
} /*** End of main routine. DO NOT MODIFY THIS TEXT!!! ***/

/* END main */
/*!
** @}
*/
/*
** ###################################################################
**
**     This file was created by Processor Expert 10.5 [05.21]
**     for the Freescale Kinetis series of microcontrollers.
**
** ###################################################################
*/
