ispEXPERT Compiler Release 2.0.00.17.20.15, May 20 2002 13:06:40


Design Parameters
-----------------

EFFORT:                         MEDIUM (2)
IGNORE_FIXED_PIN:               OFF
MAX_GLB_IN:                     16
MAX_GLB_OUT:                    4
OUTPUT_FORM:                    VERILOG, VHDL
OS_VERSION:                     Windows NT 6.2
PARAM_FILE:                     'c:\users\tim\desktop\classes\eecs52\software\abel\ispxpert'
PIN_FILE:                       'c:\users\tim\desktop\classes\eecs52\software\abel\Jukebox.xpn'
STRATEGY:                       DELAY
TIMING_ANALYZER:                ON 
USE_GLOBAL_RESET:               ON


Design Specification
--------------------

Design:                         jukebox
Part:                           ispLSI1016-110LJ44


ISP:                            ON
ISP_EXCEPT_Y2:                  OFF
PULL:                           UP
SECURITY:                       OFF
Y1_AS_RESET:                    ON


Number of Critical Pins:        0
Number of Free Pins:            7
Number of Locked Pins:          23
Number of Reserved Pins:        0


Input Pins

    Pin Name                Pin Attribute

        AD0                     LOCK 16, PULLUP
        CLOCK                   LOCK 11, PULLUP
        MCS0                    LOCK 9, PULLUP
        PCS1                    LOCK 15, PULLUP
        PCS5                    LOCK 29, PULLUP
        RD                      LOCK 28, PULLUP
        RESET                   LOCK 39, PULLUP
        WR                      LOCK 27, PULLUP


Output Pins

    Pin Name                Pin Attribute

        DA0                     LOCK 43, PULLUP
        DA1                     LOCK 42, PULLUP
        DA2                     LOCK 41, PULLUP
        DATAE                   LOCK 4, PULLUP
        DIR                     LOCK 25, PULLUP
        DSPCS                   LOCK 3, PULLUP
        IDECS                   LOCK 40, PULLUP
        IDECS1                  LOCK 22, PULLUP
        IDEE                    LOCK 31, PULLUP
        IDEE2                   LOCK 32, PULLUP
        ORD                     LOCK 38, PULLUP
        POTCS                   LOCK 44, PULLUP
        RDWR                    PULLUP
        SAB                     LOCK 21, PULLUP
        SCLK                    LOCK 26, PULLUP
        SRDY                    LOCK 37, PULLUP
        ST0                     PULLUP
        ST1                     PULLUP
        ST2                     PULLUP
        ST3                     PULLUP
        ST4                     PULLUP
        ST5                     PULLUP


Pre-Route Design Statistics
---------------------------

Number of Macrocells:           22
Number of GLBs:                 7
Number of I/Os:                 29
Number of Nets:                 29

Number of Free Inputs:          0
Number of Free Outputs:         7
Number of Free Three-States:    0
Number of Free Bidi's:          0

Number of Locked Input IOCs:    7
Number of Locked DIs:           0
Number of Locked Outputs:       15
Number of Locked Three-States:  0
Number of Locked Bidi's:        0

Number of CRIT Outputs:         0
Number of Global OEs:           0
Number of External Clocks:      1


GLB Utilization (Out of 16):	43%
I/O Utilization (Out of 33):	87%
Net Utilization (Out of 97):	29%


Nets with Fanout of  1:         15
Nets with Fanout of  2:         2
Nets with Fanout of  3:         2
Nets with Fanout of  4:         4
Nets with Fanout of  8:         6

Average Fanout per Net:         3.07


GLBs with  6 Input(s):          2
GLBs with  7 Input(s):          1
GLBs with 10 Input(s):          1
GLBs with 12 Input(s):          1
GLBs with 13 Input(s):          2

Average Inputs per GLB:         9.57


GLBs with  2 Output(s):         1
GLBs with  3 Output(s):         4
GLBs with  4 Output(s):         2

Average Outputs per GLB:        3.14


Number of GLB Registers:        7
Number of IOC Registers:        0


Post-Route Design Implementation
--------------------------------

Number of Macrocells:		22
Number of GLBs:			12
Number of IOCs:			29
Number of DIs:			0
Number of GLB Levels:		1


GLB glb00, A2

    6 Input(s)
        (glb06_part2.O3, ST0_PIN, I15), (glb04_part2.O2, ST1_PIN, I6), 
        (glb05_part2.O3, ST2_PIN, I3), (glb06_part1.O1, ST3_PIN, I9), 
        (glb05_part1.O0, ST4_PIN, I4), (glb01_part1.O0, 
        ST5_PIN_part2, I12)
    4 Output(s)
        (SCLK_D, O1), (IDECS1_D, O3), (GND_1342, O0), (AND_1300, O2)
    9 Product Term(s)

    Output SCLK_D

        6 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            SCLK.IR
        1 Product Term(s)
        1 GLB Level(s)

        SCLK_D = ST0_PIN & ST3_PIN & ST4_PIN & !ST1_PIN & !ST2_PIN
            & !ST5_PIN_part2

    Output IDECS1_D

        6 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            IDECS1.IR
        7 Product Term(s)
        1 GLB Level(s)

        IDECS1_D = (ST5_PIN_part2 & !ST3_PIN & !ST4_PIN
            # !ST3_PIN & !ST4_PIN & !ST0_PIN & !ST1_PIN
            # ST3_PIN & !ST0_PIN & !ST1_PIN & !ST5_PIN_part2
            # ST4_PIN & !ST1_PIN & !ST2_PIN & !ST5_PIN_part2
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2 & !ST4_PIN
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST0_PIN & !ST5_PIN_part2
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST1_PIN & !ST5_PIN_part2)

    Output GND_1342

        0 Input(s)
        1 Fanout(s)
            DIR.IR
        0 Product Term(s)
        0 GLB Level(s)

        GND_1342 = GND

    Output AND_1300

        6 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            SAB.IR
        1 Product Term(s)
        1 GLB Level(s)

        AND_1300 = ST3_PIN & !ST4_PIN & !ST0_PIN & !ST1_PIN & !ST2_PIN
            & !ST5_PIN_part2


GLB glb01_part1, A3

    10 Input(s)
        (PCS5.O, PCS5X, I12), (RD.O, RDX, I11), (RESET.O, RESETX, I2), 
        (glb06_part2.O3, ST0_PIN, I15), (glb04_part2.O2, ST1_PIN, I6), 
        (glb05_part2.O3, ST2_PIN, I3), (glb06_part1.O1, ST3_PIN, I9), 
        (glb05_part1.O0, ST4_PIN, I4), (glb01_part1.O0, 
        ST5_PIN_part2, I16), (WR.O, WRX, I10)
    3 Output(s)
        (ST5_PIN_part2, O0), (OR_1321, O2), (ST5_PIN_part1, O1)
    10 Product Term(s)

    Output ST5_PIN_part2

        10 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, RESETX, RDX,
            ST2_PIN, PCS5X, WRX, ST0_PIN
        7 Fanout(s)
            glb00.I12, glb01_part1.I16, glb01_part2.I12, glb02.I3,
            glb03_part2.I3, glb04_part1.I3, glb03_part1.I3
        5 Product Term(s)
        1 GLB Level(s)

        ST5_PIN_part2.D = (ST5_PIN_part2 & !ST3_PIN & !ST4_PIN & !RESETX
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2 & !ST4_PIN
            & !PCS5X & !RDX & !RESETX
            # !ST3_PIN & !ST4_PIN & !PCS5X & !RDX & !RESETX & !ST0_PIN
            & !ST1_PIN & !ST2_PIN
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2 & !ST4_PIN
            & !PCS5X & !RESETX & !WRX
            # !ST3_PIN & !ST4_PIN & !PCS5X & !RESETX & !ST0_PIN
            & !ST1_PIN & !ST2_PIN & !WRX)
        ST5_PIN_part2.C = CLOCKX
        ST5_PIN_part2.R = 
    Output OR_1321

        6 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            IDEE.IR
        5 Product Term(s)
        1 GLB Level(s)

        OR_1321 = (ST5_PIN_part2 & !ST3_PIN & !ST4_PIN
            # !ST4_PIN & !ST0_PIN & !ST1_PIN & !ST5_PIN_part2
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2 & !ST4_PIN
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST0_PIN & !ST5_PIN_part2
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST1_PIN & !ST5_PIN_part2)

    Output ST5_PIN_part1

        10 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, RESETX, RDX,
            ST2_PIN, PCS5X, WRX, ST0_PIN
        6 Fanout(s)
            glb05_part1.I13, glb06_part1.I13, glb06_part2.I2,
            glb05_part2.I2, glb04_part2.I2, ST5.IR
        5 Product Term(s)
        1 GLB Level(s)

        ST5_PIN_part1.D = (ST5_PIN_part2 & !ST3_PIN & !ST4_PIN & !RESETX
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2 & !ST4_PIN
            & !PCS5X & !RDX & !RESETX
            # !ST3_PIN & !ST4_PIN & !PCS5X & !RDX & !RESETX & !ST0_PIN
            & !ST1_PIN & !ST2_PIN
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2 & !ST4_PIN
            & !PCS5X & !RESETX & !WRX
            # !ST3_PIN & !ST4_PIN & !PCS5X & !RESETX & !ST0_PIN
            & !ST1_PIN & !ST2_PIN & !WRX)
        ST5_PIN_part1.C = CLOCKX
        ST5_PIN_part1.R = 

GLB glb01_part2, A4

    6 Input(s)
        (glb06_part2.O3, ST0_PIN, I15), (glb04_part2.O2, ST1_PIN, I6), 
        (glb05_part2.O3, ST2_PIN, I3), (glb06_part1.O1, ST3_PIN, I9), 
        (glb05_part1.O0, ST4_PIN, I4), (glb01_part1.O0, 
        ST5_PIN_part2, I12)
    1 Output(s)
        (IDEE2_D, O3)
    7 Product Term(s)

    Output IDEE2_D

        6 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            IDEE2.IR
        7 Product Term(s)
        1 GLB Level(s)

        IDEE2_D = (ST5_PIN_part2 & !ST3_PIN & !ST4_PIN
            # !ST3_PIN & !ST4_PIN & !ST0_PIN & !ST1_PIN
            # ST4_PIN & !ST1_PIN & !ST2_PIN & !ST5_PIN_part2
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2 & !ST4_PIN
            # ST3_PIN & ST4_PIN & !ST0_PIN & !ST1_PIN & !ST5_PIN_part2
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST0_PIN & !ST5_PIN_part2
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST1_PIN & !ST5_PIN_part2)


GLB glb02, B1

    7 Input(s)
        (glb06_part1.O3, RDWR_PIN, I4), (glb06_part2.O3, ST0_PIN, I0), 
        (glb04_part2.O2, ST1_PIN, I9), (glb05_part2.O3, ST2_PIN, I12), 
        (glb06_part1.O1, ST3_PIN, I6), (glb05_part1.O0, ST4_PIN, I11), 
        (glb01_part1.O0, ST5_PIN_part2, I3)
    4 Output(s)
        (ORD_D, O1), (IDECS_D, O3), (DSPCS_D, O0), (DA0_D, O2)
    16 Product Term(s)

    Output ORD_D

        7 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN,
            RDWR_PIN
        1 Fanout(s)
            ORD.IR
        3 Product Term(s)
        1 GLB Level(s)

        ORD_D = (ST5_PIN_part2 & !ST3_PIN & !ST4_PIN & !RDWR_PIN
            # ST0_PIN & ST4_PIN & !ST1_PIN & !ST2_PIN & !ST5_PIN_part2
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2 & !ST4_PIN
            & !RDWR_PIN)

    Output IDECS_D

        6 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            IDECS.IR
        5 Product Term(s)
        1 GLB Level(s)

        IDECS_D = (ST5_PIN_part2 & !ST3_PIN & !ST4_PIN
            # !ST4_PIN & !ST0_PIN & !ST1_PIN & !ST5_PIN_part2
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2 & !ST4_PIN
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST0_PIN & !ST5_PIN_part2
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST1_PIN & !ST5_PIN_part2)

    Output DSPCS_D

        6 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            DSPCS.IR
        6 Product Term(s)
        1 GLB Level(s)

        DSPCS_D = (ST3_PIN & !ST0_PIN & !ST1_PIN & !ST5_PIN_part2
            # ST4_PIN & !ST1_PIN & !ST2_PIN & !ST5_PIN_part2
            # ST2_PIN & !ST4_PIN & !ST0_PIN & !ST1_PIN & !ST5_PIN_part2
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST0_PIN & !ST5_PIN_part2
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST1_PIN & !ST5_PIN_part2
            # ST0_PIN & ST1_PIN & ST2_PIN & ST3_PIN & ST5_PIN_part2
            & !ST4_PIN)

    Output DA0_D

        7 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN,
            RDWR_PIN
        1 Fanout(s)
            DA0.IR
        2 Product Term(s)
        1 GLB Level(s)

        DA0_D = (RDWR_PIN & ST5_PIN_part2 & !ST3_PIN & !ST4_PIN
            # RDWR_PIN & ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2
            & !ST4_PIN)


GLB glb03_part1, B7

    6 Input(s)
        (glb06_part2.O3, ST0_PIN, I0), (glb04_part2.O2, ST1_PIN, I9), 
        (glb05_part2.O3, ST2_PIN, I12), (glb06_part1.O1, ST3_PIN, I6), 
        (glb05_part1.O0, ST4_PIN, I11), (glb01_part1.O0, 
        ST5_PIN_part2, I3)
    2 Output(s)
        (POTCS_D, O3), (DA1_D, O1)
    6 Product Term(s)

    Output POTCS_D

        6 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            POTCS.IR
        5 Product Term(s)
        1 GLB Level(s)

        POTCS_D = (ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2 & !ST4_PIN
            # ST2_PIN & ST3_PIN & !ST0_PIN & !ST1_PIN & !ST5_PIN_part2
            # ST4_PIN & !ST1_PIN & !ST2_PIN & !ST5_PIN_part2
            # ST5_PIN_part2 & !ST3_PIN & !ST4_PIN)
            $ !ST4_PIN & !ST0_PIN & !ST1_PIN & !ST5_PIN_part2

    Output DA1_D

        6 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            DA1.IR
        1 Product Term(s)
        1 GLB Level(s)

        DA1_D = ST3_PIN & !ST4_PIN & !ST0_PIN & !ST1_PIN & !ST2_PIN
            & !ST5_PIN_part2


GLB glb03_part2, B2

    6 Input(s)
        (glb06_part2.O3, ST0_PIN, I0), (glb04_part2.O2, ST1_PIN, I9), 
        (glb05_part2.O3, ST2_PIN, I12), (glb06_part1.O1, ST3_PIN, I6), 
        (glb05_part1.O0, ST4_PIN, I11), (glb01_part1.O0, 
        ST5_PIN_part2, I3)
    1 Output(s)
        (SRDY_D, O0)
    3 Product Term(s)

    Output SRDY_D

        6 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            SRDY.IR
        3 Product Term(s)
        1 GLB Level(s)

        SRDY_D = ST0_PIN & ST1_PIN & ST2_PIN & ST3_PIN & ST5_PIN_part2
            & !ST4_PIN
            # ST2_PIN & ST3_PIN & ST4_PIN & !ST0_PIN & !ST1_PIN
            & !ST5_PIN_part2
            # !ST3_PIN & !ST4_PIN & !ST0_PIN & !ST1_PIN & !ST2_PIN
            & !ST5_PIN_part2


GLB glb04_part1, B6

    6 Input(s)
        (glb06_part2.O3, ST0_PIN, I0), (glb04_part2.O2, ST1_PIN, I9), 
        (glb05_part2.O3, ST2_PIN, I12), (glb06_part1.O1, ST3_PIN, I6), 
        (glb05_part1.O0, ST4_PIN, I11), (glb01_part1.O0, 
        ST5_PIN_part2, I3)
    1 Output(s)
        (DATAE_D, O1)
    9 Product Term(s)

    Output DATAE_D

        6 Input(s)
            ST5_PIN_part2, ST3_PIN, ST1_PIN, ST4_PIN, ST2_PIN, ST0_PIN
        1 Fanout(s)
            DATAE.IR
        9 Product Term(s)
        1 GLB Level(s)

        DATAE_D = (ST0_PIN & ST5_PIN_part2 & !ST3_PIN & !ST4_PIN
            # ST1_PIN & ST5_PIN_part2 & !ST3_PIN & !ST4_PIN
            # !ST0_PIN & !ST1_PIN & !ST2_PIN & !ST5_PIN_part2
            # ST3_PIN & !ST0_PIN & !ST1_PIN & !ST5_PIN_part2
            # ST4_PIN & !ST1_PIN & !ST2_PIN & !ST5_PIN_part2
            # ST2_PIN & !ST3_PIN & !ST4_PIN & !ST0_PIN & !ST1_PIN
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part2 & !ST4_PIN
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST0_PIN & !ST5_PIN_part2
            # ST2_PIN & ST3_PIN & !ST4_PIN & !ST1_PIN & !ST5_PIN_part2)


GLB glb04_part2, B5

    12 Input(s)
        (AD0.O, AD0X, I14), (PCS1.O, PCS1X, I15), (PCS5.O, PCS5X, I3), 
        (RD.O, RDX, I4), (RESET.O, RESETX, I13), (glb06_part2.O3, 
        ST0_PIN, I0), (glb04_part2.O2, ST1_PIN, I16), (glb05_part2.O3, 
        ST2_PIN, I12), (glb06_part1.O1, ST3_PIN, I6), (glb05_part1.O0, 
        ST4_PIN, I11), (glb01_part1.O1, ST5_PIN_part1, I2), (WR.O, 
        WRX, I5)
    2 Output(s)
        (ST1_PIN, O2), (DA2_D, O0)
    9 Product Term(s)

    Output ST1_PIN

        12 Input(s)
            ST3_PIN, PCS1X, ST1_PIN, ST4_PIN, RESETX, RDX, ST2_PIN,
            PCS5X, WRX, AD0X, ST5_PIN_part1, ST0_PIN
        13 Fanout(s)
            glb05_part1.I6, glb00.I6, glb01_part1.I6, glb01_part2.I6,
            glb06_part1.I6, glb02.I9, glb03_part2.I9, glb06_part2.I9,
            glb05_part2.I9, glb04_part2.I16, glb04_part1.I9,
            glb03_part1.I9, ST1.IR
        5 Product Term(s)
        1 GLB Level(s)

        ST1_PIN.D = (ST0_PIN & ST5_PIN_part1 & !ST3_PIN & !ST4_PIN
            & !RESETX
            # ST1_PIN & ST5_PIN_part1 & !ST3_PIN & !ST4_PIN & !RESETX
            & !ST2_PIN
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part1 & !ST4_PIN
            & !PCS5X & !RDX & !RESETX
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part1 & !ST4_PIN
            & !PCS5X & !RESETX & !WRX
            # AD0X & ST2_PIN & ST3_PIN & !ST4_PIN & !RESETX & !ST0_PIN
            & !ST1_PIN & !ST5_PIN_part1 & !PCS1X)
        ST1_PIN.C = CLOCKX
        ST1_PIN.R = 
    Output DA2_D

        9 Input(s)
            ST3_PIN, PCS1X, ST1_PIN, ST4_PIN, RESETX, ST2_PIN, AD0X,
            ST5_PIN_part1, ST0_PIN
        1 Fanout(s)
            DA2.IR
        4 Product Term(s)
        1 GLB Level(s)

        DA2_D = (ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part1 & !ST3_PIN
            & !ST4_PIN
            # ST1_PIN & ST2_PIN & ST3_PIN & !ST4_PIN & !ST0_PIN
            & !ST5_PIN_part1
            # ST2_PIN & !ST4_PIN & !RESETX & !ST0_PIN & !ST1_PIN
            & !ST5_PIN_part1 & !AD0X & !PCS1X)
            $ ST5_PIN_part1 & !ST3_PIN & !ST4_PIN


GLB glb05_part1, A1

    12 Input(s)
        (AD0.O, AD0X, I1), (MCS0.O, MCS0X, I14), (PCS5.O, PCS5X, I12), 
        (RD.O, RDX, I11), (RESET.O, RESETX, I2), (glb06_part2.O3, 
        ST0_PIN, I15), (glb04_part2.O2, ST1_PIN, I6), (glb05_part2.O3, 
        ST2_PIN, I3), (glb06_part1.O1, ST3_PIN, I9), (glb05_part1.O0, 
        ST4_PIN, I16), (glb01_part1.O1, ST5_PIN_part1, I13), (WR.O, 
        WRX, I10)
    1 Output(s)
        (ST4_PIN, O0)
    4 Product Term(s)

    Output ST4_PIN

        12 Input(s)
            ST3_PIN, ST1_PIN, ST4_PIN, RESETX, RDX, MCS0X, ST2_PIN,
            PCS5X, WRX, AD0X, ST5_PIN_part1, ST0_PIN
        13 Fanout(s)
            glb05_part1.I16, glb00.I4, glb01_part1.I4, glb01_part2.I4,
            glb06_part1.I4, glb02.I11, glb03_part2.I11, glb06_part2.I11,
            glb05_part2.I11, glb04_part2.I11, glb04_part1.I11,
            glb03_part1.I11, ST4.IR
        4 Product Term(s)
        1 GLB Level(s)

        ST4_PIN.D = ST4_PIN & !RESETX & !ST1_PIN & !ST2_PIN
            & !ST5_PIN_part1
            # ST3_PIN & ST4_PIN & !RESETX & !ST0_PIN & !ST1_PIN
            & !ST5_PIN_part1 & !AD0X & !MCS0X
            # PCS5X & !ST3_PIN & !RESETX & !ST0_PIN & !ST1_PIN & !ST2_PIN
            & !ST5_PIN_part1 & !AD0X & !MCS0X
            # RDX & WRX & !ST3_PIN & !RESETX & !ST0_PIN & !ST1_PIN
            & !ST2_PIN & !ST5_PIN_part1 & !AD0X & !MCS0X
        ST4_PIN.C = CLOCKX
        ST4_PIN.R = 

GLB glb05_part2, B4

    13 Input(s)
        (AD0.O, AD0X, I14), (MCS0.O, MCS0X, I1), (PCS1.O, PCS1X, I15), 
        (PCS5.O, PCS5X, I3), (RD.O, RDX, I4), (RESET.O, RESETX, I13), 
        (glb06_part2.O3, ST0_PIN, I0), (glb04_part2.O2, ST1_PIN, I9), 
        (glb05_part2.O3, ST2_PIN, I17), (glb06_part1.O1, ST3_PIN, I6), 
        (glb05_part1.O0, ST4_PIN, I11), (glb01_part1.O1, 
        ST5_PIN_part1, I2), (WR.O, WRX, I5)
    1 Output(s)
        (ST2_PIN, O3)
    11 Product Term(s)

    Output ST2_PIN

        13 Input(s)
            ST3_PIN, PCS1X, ST1_PIN, ST4_PIN, RESETX, RDX, MCS0X,
            ST2_PIN, PCS5X, WRX, AD0X, ST5_PIN_part1, ST0_PIN
        13 Fanout(s)
            glb05_part1.I3, glb00.I3, glb01_part1.I3, glb01_part2.I3,
            glb06_part1.I3, glb02.I12, glb03_part2.I12, glb06_part2.I12,
            glb05_part2.I17, glb04_part2.I12, glb04_part1.I12,
            glb03_part1.I12, ST2.IR
        11 Product Term(s)
        1 GLB Level(s)

        ST2_PIN.D = (ST2_PIN & ST5_PIN_part1 & !ST3_PIN & !ST4_PIN
            & !RESETX
            # ST1_PIN & ST5_PIN_part1 & !ST3_PIN & !ST4_PIN & !RESETX
            & !ST0_PIN
            # ST3_PIN & ST4_PIN & !RESETX & !ST0_PIN & !ST1_PIN
            & !ST2_PIN & !ST5_PIN_part1
            # ST1_PIN & ST2_PIN & ST3_PIN & !ST4_PIN & !RESETX & !ST0_PIN
            & !ST5_PIN_part1
            # ST0_PIN & ST2_PIN & ST3_PIN & !ST4_PIN & !RESETX & !ST1_PIN
            & !ST5_PIN_part1
            # ST2_PIN & !ST4_PIN & !RESETX & !ST0_PIN & !ST1_PIN
            & !ST5_PIN_part1 & !PCS1X
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part1 & !ST4_PIN
            & !PCS5X & !RDX & !RESETX
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part1 & !ST4_PIN
            & !PCS5X & !RESETX & !WRX
            # ST3_PIN & ST4_PIN & !RESETX & !ST0_PIN & !ST1_PIN
            & !ST5_PIN_part1 & !AD0X & !MCS0X
            # MCS0X & PCS5X & !ST3_PIN & !ST4_PIN & !RESETX & !ST0_PIN
            & !ST1_PIN & !ST5_PIN_part1 & !PCS1X
            # MCS0X & RDX & WRX & !ST3_PIN & !ST4_PIN & !RESETX
            & !ST0_PIN & !ST1_PIN & !ST5_PIN_part1 & !PCS1X)
        ST2_PIN.C = CLOCKX
        ST2_PIN.R = 

GLB glb06_part1, A6

    13 Input(s)
        (AD0.O, AD0X, I1), (MCS0.O, MCS0X, I14), (PCS1.O, PCS1X, I0), 
        (PCS5.O, PCS5X, I12), (RD.O, RDX, I11), (RESET.O, RESETX, I2), 
        (glb06_part2.O3, ST0_PIN, I15), (glb04_part2.O2, ST1_PIN, I6), 
        (glb05_part2.O3, ST2_PIN, I3), (glb06_part1.O1, ST3_PIN, I16), 
        (glb05_part1.O0, ST4_PIN, I4), (glb01_part1.O1, 
        ST5_PIN_part1, I13), (WR.O, WRX, I10)
    2 Output(s)
        (ST3_PIN, O1), (RDWR_PIN, O3)
    13 Product Term(s)

    Output ST3_PIN

        13 Input(s)
            ST3_PIN, PCS1X, ST1_PIN, ST4_PIN, RESETX, RDX, MCS0X,
            ST2_PIN, PCS5X, WRX, AD0X, ST5_PIN_part1, ST0_PIN
        13 Fanout(s)
            glb05_part1.I9, glb00.I9, glb01_part1.I9, glb01_part2.I9,
            glb06_part1.I16, glb02.I6, glb03_part2.I6, glb06_part2.I6,
            glb05_part2.I6, glb04_part2.I6, glb04_part1.I6,
            glb03_part1.I6, ST3.IR
        12 Product Term(s)
        1 GLB Level(s)

        ST3_PIN.D = (ST0_PIN & ST4_PIN & !RESETX & !ST1_PIN & !ST2_PIN
            & !ST5_PIN_part1
            # ST3_PIN & ST4_PIN & !RESETX & !ST1_PIN & !ST2_PIN
            & !ST5_PIN_part1
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part1 & !ST3_PIN
            & !ST4_PIN & !RESETX
            # ST1_PIN & ST2_PIN & ST3_PIN & !ST4_PIN & !RESETX & !ST0_PIN
            & !ST5_PIN_part1
            # ST0_PIN & ST2_PIN & ST3_PIN & !ST4_PIN & !RESETX & !ST1_PIN
            & !ST5_PIN_part1
            # ST2_PIN & !ST4_PIN & !RESETX & !ST0_PIN & !ST1_PIN
            & !ST5_PIN_part1 & !PCS1X
            # ST3_PIN & ST4_PIN & !RESETX & !ST0_PIN & !ST1_PIN
            & !ST5_PIN_part1 & !MCS0X
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part1 & !ST4_PIN
            & !PCS5X & !RDX & !RESETX
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part1 & !ST4_PIN
            & !PCS5X & !RESETX & !WRX
            # AD0X & ST3_PIN & !RESETX & !ST0_PIN & !ST1_PIN & !ST2_PIN
            & !ST5_PIN_part1 & !MCS0X
            # AD0X & PCS5X & !ST4_PIN & !RESETX & !ST0_PIN & !ST1_PIN
            & !ST2_PIN & !ST5_PIN_part1 & !MCS0X
            # AD0X & RDX & WRX & !ST4_PIN & !RESETX & !ST0_PIN & !ST1_PIN
            & !ST2_PIN & !ST5_PIN_part1 & !MCS0X)
        ST3_PIN.C = CLOCKX
        ST3_PIN.R = 
    Output RDWR_PIN

        10 Input(s)
            ST3_PIN, ST1_PIN, ST4_PIN, RESETX, RDX, ST2_PIN, PCS5X, WRX,
            ST5_PIN_part1, ST0_PIN
        2 Fanout(s)
            glb02.I4, RDWR.IR
        1 Product Term(s)
        1 GLB Level(s)

        RDWR_PIN.D = WRX & !ST3_PIN & !ST4_PIN & !PCS5X & !RDX & !RESETX
            & !ST0_PIN & !ST1_PIN & !ST2_PIN & !ST5_PIN_part1
        RDWR_PIN.C = CLOCKX
        RDWR_PIN.R = 

GLB glb06_part2, B3

    12 Input(s)
        (AD0.O, AD0X, I14), (PCS1.O, PCS1X, I15), (PCS5.O, PCS5X, I3), 
        (RD.O, RDX, I4), (RESET.O, RESETX, I13), (glb06_part2.O3, 
        ST0_PIN, I17), (glb04_part2.O2, ST1_PIN, I9), (glb05_part2.O3, 
        ST2_PIN, I12), (glb06_part1.O1, ST3_PIN, I6), (glb05_part1.O0, 
        ST4_PIN, I11), (glb01_part1.O1, ST5_PIN_part1, I2), (WR.O, 
        WRX, I5)
    1 Output(s)
        (ST0_PIN, O3)
    6 Product Term(s)

    Output ST0_PIN

        12 Input(s)
            ST3_PIN, PCS1X, ST1_PIN, ST4_PIN, RESETX, RDX, ST2_PIN,
            PCS5X, WRX, AD0X, ST5_PIN_part1, ST0_PIN
        13 Fanout(s)
            glb05_part1.I15, glb00.I15, glb01_part1.I15, glb01_part2.I15,
            glb06_part1.I15, glb02.I0, glb03_part2.I0, glb06_part2.I17,
            glb05_part2.I0, glb04_part2.I0, glb04_part1.I0,
            glb03_part1.I0, ST0.IR
        6 Product Term(s)
        1 GLB Level(s)

        ST0_PIN.D = (ST5_PIN_part1 & !ST3_PIN & !ST4_PIN & !RESETX
            & !ST1_PIN
            # ST0_PIN & ST2_PIN & ST5_PIN_part1 & !ST3_PIN & !ST4_PIN
            & !RESETX
            # ST4_PIN & !ST3_PIN & !RESETX & !ST1_PIN & !ST2_PIN
            & !ST5_PIN_part1
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part1 & !ST4_PIN
            & !PCS5X & !RDX & !RESETX
            # ST0_PIN & ST1_PIN & ST2_PIN & ST5_PIN_part1 & !ST4_PIN
            & !PCS5X & !RESETX & !WRX
            # ST2_PIN & ST3_PIN & !ST4_PIN & !RESETX & !ST0_PIN
            & !ST1_PIN & !ST5_PIN_part1 & !AD0X & !PCS1X)
        ST0_PIN.C = CLOCKX
        ST0_PIN.R = 

Input AD0, IO1

    Output AD0X
        5 Fanout(s)
            glb05_part1.I1, glb06_part1.I1, glb06_part2.I14,
            glb05_part2.I14, glb04_part2.I14


Clock Input CLOCK, Y0

    Output CLOCKX
        6 Fanout(s)
            glb05_part1.CLK0, glb01_part1.CLK0, glb06_part1.CLK0,
            glb06_part2.CLK0, glb05_part2.CLK0, glb04_part2.CLK0


Output DA0, IO22

    Input (glb02.O2, DA0_D)

    DA0 = DA0_D


Output DA1, IO21

    Input (glb03_part1.O1, DA1_D)

    DA1 = DA1_D


Output DA2, IO20

    Input (glb04_part2.O0, DA2_D)

    DA2 = DA2_D


Output DATAE, IO25

    Input (glb04_part1.O1, DATAE_D)

    DATAE = DATAE_D


Output DIR, IO8

    Input (glb00.O0, GND_1342)

    DIR = GND_1342


Output DSPCS, IO24

    Input (glb02.O0, DSPCS_D)

    DSPCS = DSPCS_D


Output IDECS, IO19

    Input (glb02.O3, IDECS_D)

    IDECS = IDECS_D


Output IDECS1, IO7

    Input (glb00.O3, IDECS1_D)

    IDECS1 = IDECS1_D


Output IDEE, IO14

    Input (glb01_part1.O2, OR_1321)

    IDEE = OR_1321


Output IDEE2, IO15

    Input (glb01_part2.O3, IDEE2_D)

    IDEE2 = IDEE2_D


Input MCS0, IO30

    Output MCS0X
        3 Fanout(s)
            glb05_part1.I14, glb06_part1.I14, glb05_part2.I1


Output ORD, IO17

    Input (glb02.O1, ORD_D)

    ORD = ORD_D


Input PCS1, IO0

    Output PCS1X
        4 Fanout(s)
            glb06_part1.I0, glb06_part2.I15, glb05_part2.I15,
            glb04_part2.I15


Input PCS5, IO12

    Output PCS5X
        6 Fanout(s)
            glb05_part1.I12, glb01_part1.I12, glb06_part1.I12,
            glb06_part2.I3, glb05_part2.I3, glb04_part2.I3


Output POTCS, IO23

    Input (glb03_part1.O3, POTCS_D)

    POTCS = POTCS_D


Input RD, IO11

    Output RDX
        6 Fanout(s)
            glb05_part1.I11, glb01_part1.I11, glb06_part1.I11,
            glb06_part2.I4, glb05_part2.I4, glb04_part2.I4


Output RDWR, IO3

    Input (glb06_part1.O3, RDWR_PIN)

    RDWR = RDWR_PIN


Input RESET, IO18

    Output RESETX
        6 Fanout(s)
            glb05_part1.I2, glb01_part1.I2, glb06_part1.I2,
            glb06_part2.I13, glb05_part2.I13, glb04_part2.I13


Output SAB, IO6

    Input (glb00.O2, AND_1300)

    SAB = AND_1300


Output SCLK, IO9

    Input (glb00.O1, SCLK_D)

    SCLK = SCLK_D


Output SRDY, IO16

    Input (glb03_part2.O0, SRDY_D)

    SRDY = SRDY_D


Output ST0, IO31

    Input (glb06_part2.O3, ST0_PIN)

    ST0 = ST0_PIN


Output ST1, IO26

    Input (glb04_part2.O2, ST1_PIN)

    ST1 = ST1_PIN


Output ST2, IO27

    Input (glb05_part2.O3, ST2_PIN)

    ST2 = ST2_PIN


Output ST3, IO5

    Input (glb06_part1.O1, ST3_PIN)

    ST3 = ST3_PIN


Output ST4, IO4

    Input (glb05_part1.O0, ST4_PIN)

    ST4 = ST4_PIN


Output ST5, IO13

    Input (glb01_part1.O1, ST5_PIN_part1)

    ST5 = ST5_PIN_part1


Input WR, IO10

    Output WRX
        6 Fanout(s)
            glb05_part1.I10, glb01_part1.I10, glb06_part1.I10,
            glb06_part2.I5, glb05_part2.I5, glb04_part2.I5


Clock Assignments

    Net Name		    Clock Assignment

        CLOCKX                  External CLK0


GLB and GLB Output Statistics

    GLB Name, Location      GLB Statistics          GLB Output Statistics
    GLB Output Name         Ins, Outs, PTs          Ins, FOs, PTs, Levels, PTSABP

        glb00, A2                6,  4,  9          
            AND_1300                                     6,  1,  1,  1, 1PT 
            GND_1342                                     0,  1,  0,  0, -   
            IDECS1_D                                     6,  1,  7,  1, -   
            SCLK_D                                       6,  1,  1,  1, 1PT 

        glb01_part1, A3         10,  3, 10          
            OR_1321                                      6,  1,  5,  1, -   
            ST5_PIN_part1                               10,  6,  5,  1, -   
            ST5_PIN_part2                               10,  7,  5,  1, -   

        glb01_part2, A4          6,  1,  7          
            IDEE2_D                                      6,  1,  7,  1, -   

        glb02, B1                7,  4, 16          
            DA0_D                                        7,  1,  2,  1, -   
            DSPCS_D                                      6,  1,  6,  1, -   
            IDECS_D                                      6,  1,  5,  1, -   
            ORD_D                                        7,  1,  3,  1, -   

        glb03_part1, B7          6,  2,  6          
            DA1_D                                        6,  1,  1,  1, 1PT 
            POTCS_D                                      6,  1,  5,  1, -   

        glb03_part2, B2          6,  1,  3          
            SRDY_D                                       6,  1,  3,  1, 4PT 

        glb04_part1, B6          6,  1,  9          
            DATAE_D                                      6,  1,  9,  1, -   

        glb04_part2, B5         12,  2,  9          
            DA2_D                                        9,  1,  4,  1, -   
            ST1_PIN                                     12, 13,  5,  1, -   

        glb05_part1, A1         12,  1,  4          
            ST4_PIN                                     12, 13,  4,  1, 4PT 

        glb05_part2, B4         13,  1, 11          
            ST2_PIN                                     13, 13, 11,  1, -   

        glb06_part1, A6         13,  2, 13          
            RDWR_PIN                                    10,  2,  1,  1, 1PT 
            ST3_PIN                                     13, 13, 12,  1, -   

        glb06_part2, B3         12,  1,  6          
            ST0_PIN                                     12, 13,  6,  1, -   


Pin Assignments

    Pin Name                Pin Assignment          Pin Type, Pin Attribute

        DSPCS                   3                       Output, PULLUP
        DATAE                   4                       Output, PULLUP
        ST1                     5                       Output, PULLUP
        ST2                     6                       Output, PULLUP
        MCS0                    9                       Input, PULLUP
        ST0                     10                      Output, PULLUP
        CLOCK                   11                      Clock Input, PULLUP
        PCS1                    15                      Input, PULLUP
        AD0                     16                      Input, PULLUP
        RDWR                    18                      Output, PULLUP
        ST4                     19                      Output, PULLUP
        ST3                     20                      Output, PULLUP
        SAB                     21                      Output, PULLUP
        IDECS1                  22                      Output, PULLUP
        DIR                     25                      Output, PULLUP
        SCLK                    26                      Output, PULLUP
        WR                      27                      Input, PULLUP
        RD                      28                      Input, PULLUP
        PCS5                    29                      Input, PULLUP
        ST5                     30                      Output, PULLUP
        IDEE                    31                      Output, PULLUP
        IDEE2                   32                      Output, PULLUP
        SRDY                    37                      Output, PULLUP
        ORD                     38                      Output, PULLUP
        RESET                   39                      Input, PULLUP
        IDECS                   40                      Output, PULLUP
        DA2                     41                      Output, PULLUP
        DA1                     42                      Output, PULLUP
        DA0                     43                      Output, PULLUP
        POTCS                   44                      Output, PULLUP


Design process management completed successfully
