/*******************************************************************************
 *  Copyright (C) 2024 Intel Corporation
 *
 *  Licensed under the Apache License, Version 2.0 (the "License");
 *  you may not use this file except in compliance with the License.
 *  You may obtain a copy of the License at
 *
 *  http://www.apache.org/licenses/LICENSE-2.0
 *
 *  Unless required by applicable law or agreed to in writing,
 *  software distributed under the License is distributed on an "AS IS" BASIS,
 *  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *  See the License for the specific language governing permissions
 *  and limitations under the License.
 *
 *
 *  SPDX-License-Identifier: Apache-2.0
 ******************************************************************************/

// generated by split_classes.pl
#ifndef __REGISTER_INCLUDES_MIRROR_CNT48_INC_MUTABLE_H__
#define __REGISTER_INCLUDES_MIRROR_CNT48_INC_MUTABLE_H__


#include <cstdint>
#include <cassert>
#include <array>
#include <vector>
#include <string>
#include <boost/lexical_cast.hpp>
#include <boost/format.hpp>
#include <model_core/register_block.h>
#include <shared/bitvector.h>










namespace jbayB0 {
  namespace register_classes {

class MirrorCnt48IncMutable : public model_core::RegisterBlock<RegisterCallback> {
public:
  enum MirrorSliceRegsEnum {
    kMirrorEgressDbufDropPkCnt,
    kMirrorEgressInPkCnt,
    kMirrorIngressDbufDropPkCnt,
    kMirrorIngressInPkCnt
  };
public:
  MirrorCnt48IncMutable(
      int chipNumber, int index_pipe_addrmap, int index_mirror_slice_regs, MirrorSliceRegsEnum selector_mirror_slice_regs, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, index_mirror_slice_regs, selector_mirror_slice_regs), 8, true, write_callback, read_callback, std::string("MirrorCnt48IncMutable")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(index_mirror_slice_regs) + "," + boost::lexical_cast<std::string>(selector_mirror_slice_regs))
    {
    }
  MirrorCnt48IncMutable(
      int chipNumber, int index_pipe_addrmap, int index_mirror_slice_regs, int index_mirror_cnt48_inc, RegisterCallback& write_callback = 0, RegisterCallback& read_callback = 0
  )
    : RegisterBlock(chipNumber, StartOffset(index_pipe_addrmap, index_mirror_slice_regs, index_mirror_cnt48_inc), 8, true, write_callback, read_callback, std::string("MirrorCnt48IncMutable")+":"+boost::lexical_cast<std::string>(index_pipe_addrmap) + "," + boost::lexical_cast<std::string>(index_mirror_slice_regs) + "," + boost::lexical_cast<std::string>(index_mirror_cnt48_inc))
    {
    }
  MirrorCnt48IncMutable(
      
  )
    : RegisterBlock(0, 0, 0, true, 0, 0, "MirrorCnt48IncMutable")
    {
    }
public:





  uint64_t ctr48() { return ctr48_; }
  void ctr48(const uint64_t &v) { ctr48_=v; }

  bool read(
      uint32_t offset, uint32_t* data
      ) const {
    if (offset < 0x4) {
      if (read_callback_) read_callback_();
      *data = (ctr48_ & 0xffffffff);
    }
    else if (offset >= 0x4 && offset < 0x8) {
      if (read_callback_) read_callback_();
      *data = ((ctr48_ & UINT64_C(0xffff00000000)) >> 32);
    }
    else {
      assert(0);
    }
    return true;
  }


  bool write(
      uint32_t offset, uint32_t data
      ) {
    if (offset < 0x4) {
      ctr48_ = ((static_cast<uint64_t>(data) & 0xffffffff) | (ctr48_ & UINT64_C(0xffff00000000)));
      if (write_callback_) write_callback_();
    }
    else if (offset >= 0x4 && offset < 0x8) {
      ctr48_ = (((static_cast<uint64_t>(data) << 32) & UINT64_C(0xffff00000000)) | (ctr48_ & 0xffffffff));
      if (write_callback_) write_callback_();
    }
    else {
      assert(0);
    }
    return true;
  }

  void reset(
      
      ) {
    ctr48_ = UINT64_C(0x0);
    if (write_callback_) write_callback_();
  }

  std::string to_string(
      uint32_t offset, bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("MirrorCnt48IncMutable") + ":\n";
    r += indent_string + "  " + std::string("ctr48") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(ctr48_) ) + "\n";
    all_zeros &= (0 == ctr48_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

  std::string to_string(
      bool print_zeros = false, std::string indent_string = ""
      ) const {
    std::string r("");
    bool all_zeros=true;
    r += indent_string + std::string("MirrorCnt48IncMutable") + ":\n";
    r += indent_string + "  " + std::string("ctr48") +  ": 0x" + boost::str( boost::format("%x") % static_cast<uint>(ctr48_) ) + "\n";
    all_zeros &= (0 == ctr48_);
    if (all_zeros && !print_zeros) {
      return("");
    }
    else {
      return r;
    }
  }

private:
  uint64_t ctr48_;
private:
  static int StartOffset(
      int index_pipe_addrmap, int index_mirror_slice_regs, MirrorSliceRegsEnum selector_mirror_slice_regs
      ) {
    int offset=0;
    offset += 0x4000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x1000000; // pipe_addrmap[]
    offset += 0xc00000; // to get to pardereg
    offset += 0x80000; // to get to mirreg
    offset += 0x20000; // to get to slice_regs
    assert(index_mirror_slice_regs < 4);
    offset += index_mirror_slice_regs * 0x1000; // mirror_slice_regs[]
    switch (selector_mirror_slice_regs) {
      case kMirrorEgressDbufDropPkCnt:
        offset += 0x240; // to get to mirror_egress_dbuf_drop_pk_cnt
        break;
      case kMirrorEgressInPkCnt:
        offset += 0x228; // to get to mirror_egress_in_pk_cnt
        break;
      case kMirrorIngressDbufDropPkCnt:
        offset += 0x238; // to get to mirror_ingress_dbuf_drop_pk_cnt
        break;
      case kMirrorIngressInPkCnt:
        offset += 0x230; // to get to mirror_ingress_in_pk_cnt
        break;
      default:
        assert(0);
        break;
    }
    return offset;
  }

  static int StartOffset(
      int index_pipe_addrmap, int index_mirror_slice_regs, int index_mirror_cnt48_inc
      ) {
    int offset=0;
    offset += 0x4000000; // to get to pipes
    assert(index_pipe_addrmap < 4);
    offset += index_pipe_addrmap * 0x1000000; // pipe_addrmap[]
    offset += 0xc00000; // to get to pardereg
    offset += 0x80000; // to get to mirreg
    offset += 0x20000; // to get to slice_regs
    assert(index_mirror_slice_regs < 4);
    offset += index_mirror_slice_regs * 0x1000; // mirror_slice_regs[]
    offset += 0x200; // to get to mirror_out_pkt_cnt
    assert(index_mirror_cnt48_inc < 5);
    offset += index_mirror_cnt48_inc * 0x8; // mirror_cnt48_inc[]
    return offset;
  }

};









  }; // namespace register_classes
}; // namespace jbayB0

#endif // __REGISTER_INCLUDES_MIRROR_CNT48_INC_MUTABLE_H__
