
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033153                       # Number of seconds simulated
sim_ticks                                 33152901120                       # Number of ticks simulated
final_tick                               604655824239                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  60326                       # Simulator instruction rate (inst/s)
host_op_rate                                    78527                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 876167                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896652                       # Number of bytes of host memory used
host_seconds                                 37838.58                       # Real time elapsed on the host
sim_insts                                  2282658549                       # Number of instructions simulated
sim_ops                                    2971350495                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1846272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       524544                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2375552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       630016                       # Number of bytes written to this memory
system.physmem.bytes_written::total            630016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14424                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4098                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18559                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4922                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4922                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61774                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55689606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        81079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15821964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                71654423                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61774                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        81079                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             142853                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19003344                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19003344                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19003344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61774                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55689606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        81079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15821964                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               90657767                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79503361                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28442324                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24869566                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802576                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14162906                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674427                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045569                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56755                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33534120                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158233326                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28442324                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15719996                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32573791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8855332                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4002554                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16530525                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715518                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77152966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.361167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44579175     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614111      2.09%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950907      3.82%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2766907      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4558061      5.91%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748187      6.15%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126450      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          850831      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13958337     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77152966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357750                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.990272                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34592409                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3872718                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31524510                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126025                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7037294                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094246                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177057470                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7037294                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36046147                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1435915                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       430893                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30184283                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2018425                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172398284                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690689                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       816667                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228894710                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784683916                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784683916                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79998499                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20333                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9945                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5396779                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26529340                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762869                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97558                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2048752                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163165314                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137692965                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       180983                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48990527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134526571                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77152966                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784675                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26772729     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14347907     18.60%     53.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12600603     16.33%     69.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7672324      9.94%     79.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8011745     10.38%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4726395      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2082782      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556615      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381866      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77152966                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541798     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176355     21.55%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100211     12.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108010923     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085576      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23697621     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4888924      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137692965                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.731914                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818364                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005943                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353538237                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212176137                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133199760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138511329                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339280                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7599269                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          855                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409514                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7037294                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         840331                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59095                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163185184                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190477                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26529340                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762869                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9945                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30435                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958213                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022699                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135120059                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22775914                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2572900                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27547267                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20420773                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4771353                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.699552                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133348536                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133199760                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81850954                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199782048                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.675398                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409701                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49574274                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807343                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70115672                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620345                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32306631     46.08%     46.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844317     21.17%     67.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8302944     11.84%     79.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2811004      4.01%     83.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2698794      3.85%     86.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1127548      1.61%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3011671      4.30%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876677      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4136086      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70115672                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4136086                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229165446                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333414667                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2350395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.795034                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.795034                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.257808                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.257808                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625009638                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174602894                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182464697                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79503361                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29867689                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24374148                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1987997                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12348282                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11773151                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3079491                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87413                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30891872                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             162281019                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29867689                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14852642                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35175439                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10381426                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4792122                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15038898                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       765103                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     79236368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.531864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.336901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44060929     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2879673      3.63%     59.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4334719      5.47%     64.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2990749      3.77%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2107389      2.66%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2045718      2.58%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1222489      1.54%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2656374      3.35%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16938328     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     79236368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.375678                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041184                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31781855                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5004282                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33581098                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       492627                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8376493                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5025700                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          897                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194275269                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2410                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8376493                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33556636                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         467612                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1970278                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32262784                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2602554                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188475566                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1090267                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       884919                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    264257566                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    877237072                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    877237072                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162871866                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101385659                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34014                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16213                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7739056                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17296560                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8860896                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       109248                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2202576                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175719936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140446163                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       281706                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58524611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178836074                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     79236368                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772496                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921477                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28460314     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15965565     20.15%     56.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11161383     14.09%     70.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7562804      9.54%     79.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7747829      9.78%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3676668      4.64%     94.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3284071      4.14%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       631534      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       746200      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     79236368                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         762774     70.63%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152095     14.08%     84.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       165132     15.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117436022     83.62%     83.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1779028      1.27%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16158      0.01%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13801513      9.83%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7413442      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140446163                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766544                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1080007                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007690                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    361490402                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    234277331                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136566460                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141526170                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       441523                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6697601                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5983                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          419                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2126814                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8376493                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         240327                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        46339                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175752309                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       604100                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17296560                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8860896                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16213                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         39400                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          419                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1204092                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1089460                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2293552                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137868587                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12909344                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2577571                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20135231                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19595739                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7225887                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734123                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136625564                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136566460                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88457060                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        251198455                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.717744                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352140                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94724909                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116758430                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58994132                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2003788                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70859875                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.647737                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177185                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27189905     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20252761     28.58%     66.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7665706     10.82%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4296345      6.06%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3595926      5.07%     88.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1612633      2.28%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1536711      2.17%     93.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1061017      1.50%     94.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3648871      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70859875                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94724909                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116758430                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17333041                       # Number of memory references committed
system.switch_cpus1.commit.loads             10598959                       # Number of loads committed
system.switch_cpus1.commit.membars              16158                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16934292                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105113160                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2412475                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3648871                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           242963566                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          359887079                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 266993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94724909                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116758430                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94724909                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839308                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839308                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191458                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191458                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       619239704                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189850174                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      178696071                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32316                       # number of misc regfile writes
system.l20.replacements                         14440                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213295                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22632                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.424487                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.255169                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.945854                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5145.794125                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2854.004852                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022614                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000848                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.628149                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.348389                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35175                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35175                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9362                       # number of Writeback hits
system.l20.Writeback_hits::total                 9362                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35175                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35175                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35175                       # number of overall hits
system.l20.overall_hits::total                  35175                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14424                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14440                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14424                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14440                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14424                       # number of overall misses
system.l20.overall_misses::total                14440                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2153711                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1439765331                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1441919042                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2153711                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1439765331                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1441919042                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2153711                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1439765331                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1441919042                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49599                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49615                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9362                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9362                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49599                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49615                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49599                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49615                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.290812                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291041                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.290812                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291041                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.290812                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291041                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 134606.937500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99817.341306                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99855.889335                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 134606.937500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99817.341306                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99855.889335                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 134606.937500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99817.341306                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99855.889335                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2283                       # number of writebacks
system.l20.writebacks::total                     2283                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14424                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14440                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14424                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14440                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14424                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14440                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2033170                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1331432952                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1333466122                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2033170                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1331432952                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1333466122                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2033170                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1331432952                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1333466122                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.290812                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291041                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.290812                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291041                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.290812                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291041                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127073.125000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92306.777038                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92345.299307                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 127073.125000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92306.777038                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92345.299307                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 127073.125000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92306.777038                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92345.299307                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4119                       # number of replacements
system.l21.tagsinuse                      8191.893719                       # Cycle average of tags in use
system.l21.total_refs                          339208                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12311                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.553245                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          379.711792                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    16.850750                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1956.849345                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5838.481832                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046352                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002057                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.238873                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.712705                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999987                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        27339                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  27340                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8959                       # number of Writeback hits
system.l21.Writeback_hits::total                 8959                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        27339                       # number of demand (read+write) hits
system.l21.demand_hits::total                   27340                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        27339                       # number of overall hits
system.l21.overall_hits::total                  27340                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4079                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4100                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4098                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4119                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4098                       # number of overall misses
system.l21.overall_misses::total                 4119                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2385759                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    424895394                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      427281153                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1813787                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1813787                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2385759                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    426709181                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       429094940                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2385759                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    426709181                       # number of overall miss cycles
system.l21.overall_miss_latency::total      429094940                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           22                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        31418                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              31440                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8959                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8959                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           22                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        31437                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               31459                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           22                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        31437                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              31459                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.129830                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.130407                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.130356                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.130932                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.130356                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.130932                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 113607.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 104166.558961                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 104214.915366                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 95462.473684                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 95462.473684                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 113607.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 104126.203270                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 104174.542365                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 113607.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 104126.203270                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 104174.542365                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2639                       # number of writebacks
system.l21.writebacks::total                     2639                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4079                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4100                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4098                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4119                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4098                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4119                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2223113                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    393583927                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    395807040                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1666590                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1666590                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2223113                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    395250517                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    397473630                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2223113                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    395250517                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    397473630                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.129830                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.130407                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.130356                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.130932                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.130356                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.130932                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 105862.523810                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96490.298357                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96538.302439                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 87715.263158                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 87715.263158                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 105862.523810                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 96449.613714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 96497.603787                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 105862.523810                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 96449.613714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 96497.603787                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.926061                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016562620                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872122.688766                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.926061                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025523                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870074                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16530506                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16530506                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16530506                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16530506                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16530506                       # number of overall hits
system.cpu0.icache.overall_hits::total       16530506                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2904860                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2904860                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2904860                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2904860                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2904860                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2904860                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16530525                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16530525                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16530525                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16530525                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16530525                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16530525                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152887.368421                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152887.368421                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152887.368421                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152887.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152887.368421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152887.368421                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2169988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2169988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2169988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2169988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2169988                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2169988                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 135624.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 135624.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 135624.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 135624.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 135624.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 135624.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49599                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246456480                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49855                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.465650                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.916156                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.083844                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.827797                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.172203                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20673706                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20673706                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9944                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9944                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25007198                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25007198                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25007198                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25007198                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       159028                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       159028                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       159028                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        159028                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       159028                       # number of overall misses
system.cpu0.dcache.overall_misses::total       159028                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10342462319                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10342462319                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10342462319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10342462319                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10342462319                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10342462319                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20832734                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20832734                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25166226                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25166226                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25166226                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25166226                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007634                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007634                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006319                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006319                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006319                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006319                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65035.480035                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65035.480035                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65035.480035                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65035.480035                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65035.480035                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65035.480035                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9362                       # number of writebacks
system.cpu0.dcache.writebacks::total             9362                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       109429                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       109429                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       109429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       109429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       109429                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       109429                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49599                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49599                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49599                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49599                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49599                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49599                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1697960903                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1697960903                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1697960903                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1697960903                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1697960903                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1697960903                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34233.772919                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34233.772919                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34233.772919                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34233.772919                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34233.772919                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34233.772919                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               464.441353                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1102980160                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   468                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2356795.213675                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.441353                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.029553                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.744297                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15038873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15038873                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15038873                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15038873                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15038873                       # number of overall hits
system.cpu1.icache.overall_hits::total       15038873                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.cpu1.icache.overall_misses::total           25                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2788063                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2788063                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2788063                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2788063                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2788063                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2788063                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15038898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15038898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15038898                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15038898                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15038898                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15038898                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 111522.520000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 111522.520000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 111522.520000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 111522.520000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 111522.520000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 111522.520000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           22                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           22                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           22                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2414604                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2414604                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2414604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2414604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2414604                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2414604                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 109754.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 109754.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 109754.727273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 109754.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 109754.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 109754.727273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 31437                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               176149700                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31693                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5558.000189                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.915358                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.084642                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902013                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097987                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9830334                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9830334                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6701350                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6701350                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16189                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16189                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16158                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16158                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16531684                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16531684                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16531684                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16531684                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        63337                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        63337                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          146                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          146                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        63483                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         63483                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        63483                       # number of overall misses
system.cpu1.dcache.overall_misses::total        63483                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2014871284                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2014871284                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     14445961                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     14445961                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2029317245                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2029317245                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2029317245                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2029317245                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9893671                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9893671                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6701496                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6701496                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16158                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16158                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16595167                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16595167                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16595167                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16595167                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006402                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006402                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003825                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003825                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003825                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003825                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31811.915373                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31811.915373                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 98944.938356                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98944.938356                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31966.309799                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31966.309799                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31966.309799                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31966.309799                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        12212                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        12212                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8959                       # number of writebacks
system.cpu1.dcache.writebacks::total             8959                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        31919                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        31919                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          127                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          127                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        32046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        32046                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        32046                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        32046                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        31418                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        31418                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        31437                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        31437                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        31437                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        31437                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    639831860                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    639831860                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1842053                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1842053                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    641673913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    641673913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    641673913                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    641673913                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001894                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001894                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20365.136546                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20365.136546                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 96950.157895                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96950.157895                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20411.423259                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20411.423259                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20411.423259                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20411.423259                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
