{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734292924655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734292924655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 22:02:04 2024 " "Processing started: Sun Dec 15 22:02:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734292924655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734292924655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734292924655 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734292924829 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE2_115_IR DE2_115_IR.v(22) " "Verilog Module Declaration warning at DE2_115_IR.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE2_115_IR\"" {  } { { "DE2_115_IR.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/DE2_115_IR.v" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734292924853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_IR " "Found entity 1: DE2_115_IR" {  } { { "DE2_115_IR.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/DE2_115_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292924854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292924854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVER " "Found entity 1: IR_RECEIVER" {  } { { "IR_RECEIVER.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/IR_RECEIVER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292924855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292924855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_Module " "Found entity 1: TOP_Module" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292924856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292924856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_devider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_devider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_devider " "Found entity 1: clock_devider" {  } { { "clock_devider.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/clock_devider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292924857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292924857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292924858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292924858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_module " "Found entity 1: LCD_module" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292924860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292924860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file state_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 STATE_Manager " "Found entity 1: STATE_Manager" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292924861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292924861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file power_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_selection " "Found entity 1: power_selection" {  } { { "power_selection.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/power_selection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292924862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292924862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdown_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file countdown_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTDOWN_SEG " "Found entity 1: COUNTDOWN_SEG" {  } { { "COUNTDOWN_SEG.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/COUNTDOWN_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292924863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292924863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_SEG " "Found entity 1: DISPLAY_SEG" {  } { { "DISPLAY_SEG.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/DISPLAY_SEG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734292924864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734292924864 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP_Module.v(37) " "Verilog HDL Instantiation warning at TOP_Module.v(37): instance has no name" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1734292924865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_Module " "Elaborating entity \"TOP_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734292924882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_devider clock_devider:clk_div " "Elaborating entity \"clock_devider\" for hierarchy \"clock_devider:clk_div\"" {  } { { "TOP_Module.v" "clk_div" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292924884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 clock_devider.v(15) " "Verilog HDL assignment warning at clock_devider.v(15): truncated value with size 32 to match size of target (30)" {  } { { "clock_devider.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/clock_devider.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924884 "|TOP_Module|clock_devider:clk_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 clock_devider.v(21) " "Verilog HDL assignment warning at clock_devider.v(21): truncated value with size 32 to match size of target (30)" {  } { { "clock_devider.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/clock_devider.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924884 "|TOP_Module|clock_devider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STATE_Manager STATE_Manager:comb_3 " "Elaborating entity \"STATE_Manager\" for hierarchy \"STATE_Manager:comb_3\"" {  } { { "TOP_Module.v" "comb_3" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292924886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(72) " "Verilog HDL assignment warning at STATE_Manager.v(72): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924887 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(92) " "Verilog HDL assignment warning at STATE_Manager.v(92): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924887 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(104) " "Verilog HDL assignment warning at STATE_Manager.v(104): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924887 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(116) " "Verilog HDL assignment warning at STATE_Manager.v(116): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924888 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(128) " "Verilog HDL assignment warning at STATE_Manager.v(128): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924888 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(140) " "Verilog HDL assignment warning at STATE_Manager.v(140): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924888 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(152) " "Verilog HDL assignment warning at STATE_Manager.v(152): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924888 "|TOP_Module|STATE_Manager:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 STATE_Manager.v(164) " "Verilog HDL assignment warning at STATE_Manager.v(164): truncated value with size 32 to match size of target (30)" {  } { { "STATE_Manager.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924888 "|TOP_Module|STATE_Manager:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVER STATE_Manager:comb_3\|IR_RECEIVER:read_ir " "Elaborating entity \"IR_RECEIVER\" for hierarchy \"STATE_Manager:comb_3\|IR_RECEIVER:read_ir\"" {  } { { "STATE_Manager.v" "read_ir" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292924904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTDOWN_SEG STATE_Manager:comb_3\|COUNTDOWN_SEG:counting_down " "Elaborating entity \"COUNTDOWN_SEG\" for hierarchy \"STATE_Manager:comb_3\|COUNTDOWN_SEG:counting_down\"" {  } { { "STATE_Manager.v" "counting_down" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/STATE_Manager.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292924907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 COUNTDOWN_SEG.v(22) " "Verilog HDL assignment warning at COUNTDOWN_SEG.v(22): truncated value with size 32 to match size of target (4)" {  } { { "COUNTDOWN_SEG.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/COUNTDOWN_SEG.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924908 "|TOP_Module|STATE_Manager:comb_3|COUNTDOWN_SEG:counting_down"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 COUNTDOWN_SEG.v(30) " "Verilog HDL assignment warning at COUNTDOWN_SEG.v(30): truncated value with size 32 to match size of target (26)" {  } { { "COUNTDOWN_SEG.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/COUNTDOWN_SEG.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924908 "|TOP_Module|STATE_Manager:comb_3|COUNTDOWN_SEG:counting_down"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_module LCD_module:ready_to_play " "Elaborating entity \"LCD_module\" for hierarchy \"LCD_module:ready_to_play\"" {  } { { "TOP_Module.v" "ready_to_play" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292924909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_module.v(161) " "Verilog HDL assignment warning at LCD_module.v(161): truncated value with size 32 to match size of target (18)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924912 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_module.v(169) " "Verilog HDL assignment warning at LCD_module.v(169): truncated value with size 32 to match size of target (6)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924912 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_ready LCD_module.v(180) " "Verilog HDL Always Construct warning at LCD_module.v(180): variable \"state_valid_ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924912 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(182) " "Verilog HDL Always Construct warning at LCD_module.v(182): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924912 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_group LCD_module.v(230) " "Verilog HDL Always Construct warning at LCD_module.v(230): variable \"state_valid_group\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924912 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(231) " "Verilog HDL Always Construct warning at LCD_module.v(231): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924912 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_coder LCD_module.v(279) " "Verilog HDL Always Construct warning at LCD_module.v(279): variable \"state_valid_coder\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924912 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(280) " "Verilog HDL Always Construct warning at LCD_module.v(280): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924912 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_breaker LCD_module.v(328) " "Verilog HDL Always Construct warning at LCD_module.v(328): variable \"state_valid_breaker\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924912 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(329) " "Verilog HDL Always Construct warning at LCD_module.v(329): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924912 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_invisible LCD_module.v(377) " "Verilog HDL Always Construct warning at LCD_module.v(377): variable \"state_valid_invisible\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 377 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924912 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(378) " "Verilog HDL Always Construct warning at LCD_module.v(378): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 378 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_flexible LCD_module.v(425) " "Verilog HDL Always Construct warning at LCD_module.v(425): variable \"state_valid_flexible\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 425 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(426) " "Verilog HDL Always Construct warning at LCD_module.v(426): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 426 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_camouflage LCD_module.v(473) " "Verilog HDL Always Construct warning at LCD_module.v(473): variable \"state_valid_camouflage\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 473 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(474) " "Verilog HDL Always Construct warning at LCD_module.v(474): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 474 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_valid_test LCD_module.v(521) " "Verilog HDL Always Construct warning at LCD_module.v(521): variable \"state_valid_test\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 521 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LUT_INDEX LCD_module.v(522) " "Verilog HDL Always Construct warning at LCD_module.v(522): variable \"LUT_INDEX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 522 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA LCD_module.v(178) " "Verilog HDL Always Construct warning at LCD_module.v(178): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[0\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[1\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[2\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[3\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[4\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[5\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[6\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[7\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] LCD_module.v(178) " "Inferred latch for \"LUT_DATA\[8\]\" at LCD_module.v(178)" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734292924913 "|TOP_Module|LCD_module:ready_to_play"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_module:ready_to_play\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_module:ready_to_play\|LCD_Controller:u0\"" {  } { { "LCD_module.v" "u0" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292924914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(87) " "Verilog HDL assignment warning at LCD_Controller.v(87): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_Controller.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734292924916 "|TOP_Module|LCD_module:u1|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_selection power_selection:select_your_power " "Elaborating entity \"power_selection\" for hierarchy \"power_selection:select_your_power\"" {  } { { "TOP_Module.v" "select_your_power" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292924917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY_SEG DISPLAY_SEG:display_countdown " "Elaborating entity \"DISPLAY_SEG\" for hierarchy \"DISPLAY_SEG:display_countdown\"" {  } { { "TOP_Module.v" "display_countdown" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734292924918 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1734292925606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[0\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734292925618 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734292925618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[1\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734292925618 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734292925618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[2\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734292925618 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734292925618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[3\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_flexible " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_flexible" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734292925618 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734292925618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[4\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734292925618 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734292925618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[5\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734292925618 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734292925618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[6\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734292925618 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734292925618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[7\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734292925618 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734292925618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_module:ready_to_play\|LUT_DATA\[8\] " "Latch LCD_module:ready_to_play\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_module:ready_to_play\|state_valid_test " "Ports D and ENA on the latch are fed by the same signal LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1734292925619 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1734292925619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734292925881 "|TOP_Module|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734292925881 "|TOP_Module|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1734292925881 "|TOP_Module|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1734292925881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1734292925965 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734292926855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734292926934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734292926934 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734292926975 "|TOP_Module|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734292926975 "|TOP_Module|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734292926975 "|TOP_Module|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1734292926975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "729 " "Implemented 729 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734292926975 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734292926975 ""} { "Info" "ICUT_CUT_TM_LCELLS" "684 " "Implemented 684 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734292926975 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734292926975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734292926986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 22:02:06 2024 " "Processing ended: Sun Dec 15 22:02:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734292926986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734292926986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734292926986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734292926986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734292927844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734292927845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 22:02:07 2024 " "Processing started: Sun Dec 15 22:02:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734292927845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734292927845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734292927845 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734292927904 ""}
{ "Info" "0" "" "Project  = FinalProject" {  } {  } 0 0 "Project  = FinalProject" 0 0 "Fitter" 0 0 1734292927904 ""}
{ "Info" "0" "" "Revision = FinalProject" {  } {  } 0 0 "Revision = FinalProject" 0 0 "Fitter" 0 0 1734292927904 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1734292927942 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734292927948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734292927979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734292927979 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734292928060 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734292928066 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734292928381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734292928381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734292928381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734292928381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734292928381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734292928381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734292928381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734292928381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734292928381 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734292928381 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 1343 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734292928383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 1345 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734292928383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 1347 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734292928383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 1349 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734292928383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 1351 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734292928383 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734292928383 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734292928385 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1734292929511 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734292929511 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1734292929512 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1734292929516 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1734292929517 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1734292929517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50Mhz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50Mhz~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734292929533 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_module:ready_to_play\|state_valid_test " "Destination node LCD_module:ready_to_play\|state_valid_test" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_module:ready_to_play|state_valid_test } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734292929533 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_module:ready_to_play\|state_valid_flexible " "Destination node LCD_module:ready_to_play\|state_valid_flexible" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_module:ready_to_play|state_valid_flexible } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734292929533 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_module:ready_to_play\|state_valid_camouflage " "Destination node LCD_module:ready_to_play\|state_valid_camouflage" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 23 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_module:ready_to_play|state_valid_camouflage } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734292929533 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_module:ready_to_play\|state_valid_group " "Destination node LCD_module:ready_to_play\|state_valid_group" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_module:ready_to_play|state_valid_group } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734292929533 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_module:ready_to_play\|state_valid_coder " "Destination node LCD_module:ready_to_play\|state_valid_coder" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_module:ready_to_play|state_valid_coder } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734292929533 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_module:ready_to_play\|state_valid_invisible " "Destination node LCD_module:ready_to_play\|state_valid_invisible" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_module:ready_to_play|state_valid_invisible } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734292929533 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_module:ready_to_play\|state_valid_ready " "Destination node LCD_module:ready_to_play\|state_valid_ready" {  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_module:ready_to_play|state_valid_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734292929533 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1734292929533 ""}  } { { "TOP_Module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/TOP_Module.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50Mhz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 1330 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734292929533 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_module:ready_to_play\|LUT_DATA\[1\]~69  " "Automatically promoted node LCD_module:ready_to_play\|LUT_DATA\[1\]~69 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734292929534 ""}  } { { "LCD_module.v" "" { Text "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/LCD_module.v" 178 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_module:ready_to_play|LUT_DATA[1]~69 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 0 { 0 ""} 0 599 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734292929534 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734292929783 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734292929784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734292929784 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734292929785 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734292929785 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734292929786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734292929786 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734292929786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734292929801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1734292929802 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734292929802 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734292929821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734292932924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734292933190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734292933196 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734292934976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734292934976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734292935273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1734292936952 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734292936952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734292938941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1734292938942 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734292938942 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1734292938959 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734292938996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734292939242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734292939276 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734292939496 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734292939762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/output_files/FinalProject.fit.smsg " "Generated suppressed messages file C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/output_files/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734292940554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5088 " "Peak virtual memory: 5088 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734292940795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 22:02:20 2024 " "Processing ended: Sun Dec 15 22:02:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734292940795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734292940795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734292940795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734292940795 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734292941548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734292941548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 22:02:21 2024 " "Processing started: Sun Dec 15 22:02:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734292941548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734292941548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734292941548 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1734292943653 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734292943712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734292944352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 22:02:24 2024 " "Processing ended: Sun Dec 15 22:02:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734292944352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734292944352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734292944352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734292944352 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734292944928 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734292945199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 22:02:25 2024 " "Processing started: Sun Dec 15 22:02:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734292945199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734292945199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734292945200 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1734292945248 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734292945329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1734292945362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1734292945362 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1734292945524 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1734292945569 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1734292945570 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz " "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945571 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_module:ready_to_play\|state_valid_breaker LCD_module:ready_to_play\|state_valid_breaker " "create_clock -period 1.000 -name LCD_module:ready_to_play\|state_valid_breaker LCD_module:ready_to_play\|state_valid_breaker" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945571 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945571 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1734292945834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945834 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1734292945835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1734292945841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1734292945865 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734292945865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.545 " "Worst-case setup slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545      -561.313 clk_50Mhz  " "   -3.545      -561.313 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.035       -21.420 LCD_module:ready_to_play\|state_valid_breaker  " "   -3.035       -21.420 LCD_module:ready_to_play\|state_valid_breaker " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292945867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.221 " "Worst-case hold slack is -2.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.221       -11.873 LCD_module:ready_to_play\|state_valid_breaker  " "   -2.221       -11.873 LCD_module:ready_to_play\|state_valid_breaker " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 clk_50Mhz  " "    0.385         0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292945871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.568 " "Worst-case recovery slack is -0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568        -3.224 clk_50Mhz  " "   -0.568        -3.224 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292945873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.638 " "Worst-case removal slack is 0.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638         0.000 clk_50Mhz  " "    0.638         0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292945874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -349.950 clk_50Mhz  " "   -3.000      -349.950 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346         0.000 LCD_module:ready_to_play\|state_valid_breaker  " "    0.346         0.000 LCD_module:ready_to_play\|state_valid_breaker " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292945877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292945877 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1734292945931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1734292945946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1734292946273 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946315 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1734292946322 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734292946322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.176 " "Worst-case setup slack is -3.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.176      -489.031 clk_50Mhz  " "   -3.176      -489.031 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.727       -19.724 LCD_module:ready_to_play\|state_valid_breaker  " "   -2.727       -19.724 LCD_module:ready_to_play\|state_valid_breaker " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292946324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.930 " "Worst-case hold slack is -1.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.930       -10.268 LCD_module:ready_to_play\|state_valid_breaker  " "   -1.930       -10.268 LCD_module:ready_to_play\|state_valid_breaker " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 clk_50Mhz  " "    0.338         0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292946327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.406 " "Worst-case recovery slack is -0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406        -1.448 clk_50Mhz  " "   -0.406        -1.448 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292946329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.576 " "Worst-case removal slack is 0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576         0.000 clk_50Mhz  " "    0.576         0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292946332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -349.950 clk_50Mhz  " "   -3.000      -349.950 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 LCD_module:ready_to_play\|state_valid_breaker  " "    0.377         0.000 LCD_module:ready_to_play\|state_valid_breaker " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292946334 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1734292946392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1734292946496 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734292946496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.434 " "Worst-case setup slack is -1.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.434      -149.716 clk_50Mhz  " "   -1.434      -149.716 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.174        -7.956 LCD_module:ready_to_play\|state_valid_breaker  " "   -1.174        -7.956 LCD_module:ready_to_play\|state_valid_breaker " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292946501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.417 " "Worst-case hold slack is -1.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.417        -7.552 LCD_module:ready_to_play\|state_valid_breaker  " "   -1.417        -7.552 LCD_module:ready_to_play\|state_valid_breaker " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 clk_50Mhz  " "    0.173         0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292946504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.211 " "Worst-case recovery slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211         0.000 clk_50Mhz  " "    0.211         0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292946507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.306 " "Worst-case removal slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306         0.000 clk_50Mhz  " "    0.306         0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292946511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -290.192 clk_50Mhz  " "   -3.000      -290.192 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327         0.000 LCD_module:ready_to_play\|state_valid_breaker  " "    0.327         0.000 LCD_module:ready_to_play\|state_valid_breaker " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734292946514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734292946514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734292946819 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734292946819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734292946881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 22:02:26 2024 " "Processing ended: Sun Dec 15 22:02:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734292946881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734292946881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734292946881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734292946881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734292947671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734292947671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 22:02:27 2024 " "Processing started: Sun Dec 15 22:02:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734292947671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734292947671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734292947671 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_7_1200mv_85c_slow.vho C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject_7_1200mv_85c_slow.vho in folder \"C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1734292948026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_7_1200mv_0c_slow.vho C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject_7_1200mv_0c_slow.vho in folder \"C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1734292948091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_min_1200mv_0c_fast.vho C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject_min_1200mv_0c_fast.vho in folder \"C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1734292948154 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject.vho C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject.vho in folder \"C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1734292948213 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_7_1200mv_85c_vhd_slow.sdo C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1734292948267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_7_1200mv_0c_vhd_slow.sdo C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1734292948319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_min_1200mv_0c_vhd_fast.sdo C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1734292948371 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject_vhd.sdo C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject_vhd.sdo in folder \"C:/Users/Anthony/Desktop/FinalProject-original/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1734292948425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734292948455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 22:02:28 2024 " "Processing ended: Sun Dec 15 22:02:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734292948455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734292948455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734292948455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734292948455 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 73 s " "Quartus II Full Compilation was successful. 0 errors, 73 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734292949026 ""}
