<map id="sc_register_example::sc_register_b&lt; T &gt;" name="sc_register_example::sc_register_b&lt; T &gt;">
<area shape="rect" id="node9" href="$classsc__register__example_1_1sc__register.html" title="{sc_register_example\l::sc_register\&lt; T \&gt;\n||}" alt="" coords="5,1470,147,1573"/>
<area shape="rect" id="node11" href="$classsc__register__example_1_1sc__register__b.html" title="{sc_register_example\l::sc_register_b\&lt; unsigned\l long long \&gt;\n|# m_cur_val\l# m_reset_val\l# m_probe_event\l# scireg_callback_vec\l# m_mask\l# m_fields\l|+ sc_register_b()\l+ sc_register_b()\l+ ~sc_register_b()\l+ reset()\l+ read()\l+ write()\l+ update()\l+ number_of_fields()\l+ get_all_fields()\l+ get_mask()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_width()\l+ scireg_add_callback()\l+ scireg_remove_callback()\l# add_field()\l# mask_read()\l# mask_write()\l# check_and_init()\l}" alt="" coords="171,1262,352,1781"/>
<area shape="rect" id="node15" href="$classsc__register__example_1_1sc__register__b.html" title="{sc_register_example\l::sc_register_b\&lt; unsigned int \&gt;\n|# m_cur_val\l# m_reset_val\l# m_probe_event\l# scireg_callback_vec\l# m_mask\l# m_fields\l|+ sc_register_b()\l+ sc_register_b()\l+ ~sc_register_b()\l+ reset()\l+ read()\l+ write()\l+ update()\l+ number_of_fields()\l+ get_all_fields()\l+ get_mask()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_width()\l+ scireg_add_callback()\l+ scireg_remove_callback()\l# add_field()\l# mask_read()\l# mask_write()\l# check_and_init()\l}" alt="" coords="376,1271,579,1772"/>
<area shape="rect" id="node19" href="$classsc__register__example_1_1sc__register__b.html" title="{sc_register_example\l::sc_register_b\&lt; unsigned\l short \&gt;\n|# m_cur_val\l# m_reset_val\l# m_probe_event\l# scireg_callback_vec\l# m_mask\l# m_fields\l|+ sc_register_b()\l+ sc_register_b()\l+ ~sc_register_b()\l+ reset()\l+ read()\l+ write()\l+ update()\l+ number_of_fields()\l+ get_all_fields()\l+ get_mask()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_width()\l+ scireg_add_callback()\l+ scireg_remove_callback()\l# add_field()\l# mask_read()\l# mask_write()\l# check_and_init()\l}" alt="" coords="604,1262,785,1781"/>
<area shape="rect" id="node23" href="$classsc__register__example_1_1sc__register__b.html" title="{sc_register_example\l::sc_register_b\&lt; unsigned\l char \&gt;\n|# m_cur_val\l# m_reset_val\l# m_probe_event\l# scireg_callback_vec\l# m_mask\l# m_fields\l|+ sc_register_b()\l+ sc_register_b()\l+ ~sc_register_b()\l+ reset()\l+ read()\l+ write()\l+ update()\l+ number_of_fields()\l+ get_all_fields()\l+ get_mask()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_width()\l+ scireg_add_callback()\l+ scireg_remove_callback()\l# add_field()\l# mask_read()\l# mask_write()\l# check_and_init()\l}" alt="" coords="817,1262,999,1781"/>
<area shape="rect" id="node2" href="$classsc__register__example_1_1sc__register__base.html" title="{sc_register_example\l::sc_register_base\n|# m_desc\l|+ sc_register_base()\l+ sc_register_base()\l+ sc_register_base()\l+ ~sc_register_base()\l+ kind()\l+ desc()\l+ access_mode()\l+ get_all_fields()\l+ access_type_to_str()\l+ access_mode_to_str()\l# scireg_get_string_attribute()\l# scireg_get_region_type()\l# scireg_get_child_regions()\l# scireg_get_parent_modules()\l}" alt="" coords="377,315,577,643"/>
<area shape="rect" id="node6" href="$classscireg__ns_1_1scireg__region__if.html" title="{scireg_ns::scireg_region_if\n||+ scireg_region_if()\l+ ~scireg_region_if()\l+ scireg_get_region_type()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_attributes()\l+ scireg_get_string_attribute()\l+ scireg_get_bit_width()\l+ scireg_get_byte_width()\l+ scireg_get_low_pos()\land 9 more...\l}" alt="" coords="484,5,679,264"/>
<area shape="rect" id="node13" href="$classsc__register__example_1_1sc__register_3_01unsigned_01long_01long_00_01M_01_4.html" title="{sc_register_example\l::sc_register\&lt; unsigned\l long long, M \&gt;\n||+ sc_register()\l+ sc_register()\l+ access_mode()\l+ before_end_of_elaboration()\l}" alt="" coords="161,1833,356,2005"/>
<area shape="rect" id="node17" href="$classsc__register__example_1_1sc__register_3_01unsigned_01int_00_01M_01_4.html" title="{sc_register_example\l::sc_register\&lt; unsigned\l int, M \&gt;\n||+ sc_register()\l+ sc_register()\l+ access_mode()\l+ before_end_of_elaboration()\l}" alt="" coords="380,1833,575,2005"/>
<area shape="rect" id="node21" href="$classsc__register__example_1_1sc__register_3_01unsigned_01short_00_01M_01_4.html" title="{sc_register_example\l::sc_register\&lt; unsigned\l short, M \&gt;\n||+ sc_register()\l+ sc_register()\l+ access_mode()\l+ before_end_of_elaboration()\l}" alt="" coords="599,1833,793,2005"/>
<area shape="rect" id="node25" href="$classsc__register__example_1_1sc__register_3_01unsigned_01char_00_01M_01_4.html" title="{sc_register_example\l::sc_register\&lt; unsigned\l char, M \&gt;\n||+ sc_register()\l+ sc_register()\l+ access_mode()\l+ before_end_of_elaboration()\l}" alt="" coords="817,1833,1012,2005"/>
</map>
