/dts-v1/;
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
    #address-cells = <0x1>;
    #size-cells = <0x1>;
    compatible = "spinal,vexriscv";
    model = "spinal,vexriscv_sim";

    chosen {
        bootargs = "rootwait console=hvc0  earlycon=sbi root=/dev/mmcblk0p2 init=/sbin/init mmc_core.use_spi_crc=0 loglevel=7";  //ignore_loglevel rng_core.default_quality=1000 random.trust_cpu=on init=/sbin/init
    };

    cpus {
        #address-cells = <0x1>;
        #size-cells = <0x0>;
        timebase-frequency = <24000000>;
        cpu@0 {
            device_type = "cpu";
            compatible = "riscv";
            riscv,isa = "rv32ima";
            mmu-type = "riscv,sv32";
            reg = <0>;
            status = "okay";
            L0: interrupt-controller {
                #interrupt-cells = <0x00000001>;
                interrupt-controller;
                compatible = "riscv,cpu-intc";
            };
        };
    };



    memory@80000000 {
        device_type = "memory";
        reg = <0x80000000 0x00800000>;
    };

    reserved-memory {
        #address-cells = <1>;
        #size-cells = <1>;
        ranges;

        opensbi: sbi@80000000 {
            reg = <0x80600000 0x80000>;
        };
    };

    clocks {
        compatible = "simple-bus";
        #address-cells = <1>;
        #size-cells = <0>;

        apbA_clock: clock@1 {
            compatible = "fixed-clock";
            reg = <1 0>;
            #clock-cells = <0>;
            clock-frequency = <24000000>;
        };
    };

    apbA@10000000 {
        compatible = "simple-bus";
        #address-cells = <0x1>;
        #size-cells = <0x1>;
        ranges = <0x0 0x10000000 0x01000000>;

        plic: interrupt-controller@c00000 {
            compatible = "sifive,plic-1.0.0", "sifive,fu540-c000-plic";
            #interrupt-cells = <1>;
            interrupt-controller;
            interrupts-extended = <
                &L0 11 &L0 9
                /*&L1 11 &L1 9
                &L2 11 &L2 9
                &L3 11 &L3 9*/>;
            reg = <0x00C00000 0x400000>;
            riscv,ndev = <32>;
        };

        gpioA: gpio@0 {
            compatible = "spinal-lib,gpio-1.0";
            interrupt-parent = <&plic>;
            ngpio = <32>;
            interrupts = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4 5 6 7>;
            reg = <0x000000 0x1000>;
            gpio-controller;
            #gpio-cells = <2>;
            interrupt-controller;
            #interrupt-cells = <2>;
        };

        uartA: ttySpinal@10000 {
                compatible = "spinal-lib,uart-1.0";
                reg = <0x10000 0x1000>;
                clocks = <&apbA_clock 0>;
        };

       /* rngA: rng@b10000 {
            compatible = "spinal-lib,rng";
            reg = <0xB10000 0x1000>;
        };*/

        spiA: spi@20000 {
            compatible = "spinal-lib,spi-1.0";
            #address-cells = <1>;
            #size-cells = <0>;   
            reg = <0x020000 0x1000>;
            cmd_fifo_depth = <256>;
            rsp_fifo_depth = <256>;
            clocks = <&apbA_clock 0>;
            cs-gpios = <0>, <0>, <&gpioA 28 0>, <&gpioA 29 0>;
                   
            flash: flash@0 {
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "spi-nor";
                reg = <0>;
                spi-max-frequency = <6000000>;

                partition@0 {
                    label = "opensbi";
                    reg = <0x000000 0x040000>;
                };
                partition@1 {
                    label = "uboot";
                    reg = <0x040000 0x080000>;
                };
            };

            mmc-slot@1 {
                compatible = "mmc-spi-slot";
                reg = <1>;
                voltage-ranges = <3300 3300>;
                spi-max-frequency = <6000000>;
            };

        };
    };
};


