-- Do not edit!
-- Generated from nut/include/arch/cm3/stm/vendor/stm32*.h

nutarch_cm3_stm32f4 =
{
   {
   name = "nutarch_cm3_stm32f4_family",
   options =
      {
         {
            macro = "STM32F401xC",
            requires = {"HW_MCU_STM32F401xC"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_423",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_FPU_STM32",
               "HW_SPI4_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=85",
               "HWDEF += -DSTM32DIE=423",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f401xc.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f401_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f401_dma.h>\"",
            },
         },
         {
            macro = "STM32F401xE",
            requires = {"HW_MCU_STM32F401xE"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_433",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_FPU_STM32",
               "HW_SPI4_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=85",
               "HWDEF += -DSTM32DIE=433",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f401xe.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f401_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f401_dma.h>\"",
            },
         },
         {
            macro = "STM32F405xx",
            requires = {"HW_MCU_STM32F405xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_413",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FSMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_FPU_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=82",
               "HWDEF += -DSTM32DIE=413",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f405xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f417_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f417_dma.h>\"",
            },
         },
         {
            macro = "STM32F407xx",
            requires = {"HW_MCU_STM32F407xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_413",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FSMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_FPU_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=82",
               "HWDEF += -DSTM32DIE=413",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f407xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f417_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f417_dma.h>\"",
            },
         },
         {
            macro = "STM32F410cx",
            requires = {"HW_MCU_STM32F410cx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_458",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM1_UP_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_TIM5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_SPI5_STM32",
               "HW_FMPI2C1_EV_STM32",
               "HW_FMPI2C1_STM32",
               "HW_FMPI2C1_ER_STM32",
               "HW_LPTIM1_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=98",
               "HWDEF += -DSTM32DIE=458",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f410cx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f410_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f410_dma.h>\"",
            },
         },
         {
            macro = "STM32F410rx",
            requires = {"HW_MCU_STM32F410rx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_458",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM1_UP_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_TIM5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_SPI5_STM32",
               "HW_FMPI2C1_EV_STM32",
               "HW_FMPI2C1_STM32",
               "HW_FMPI2C1_ER_STM32",
               "HW_LPTIM1_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=98",
               "HWDEF += -DSTM32DIE=458",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f410rx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f410_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f410_dma.h>\"",
            },
         },
         {
            macro = "STM32F410tx",
            requires = {"HW_MCU_STM32F410tx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_458",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM1_UP_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_TIM5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_FMPI2C1_EV_STM32",
               "HW_FMPI2C1_STM32",
               "HW_FMPI2C1_ER_STM32",
               "HW_LPTIM1_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=98",
               "HWDEF += -DSTM32DIE=458",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f410tx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f410_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f410_dma.h>\"",
            },
         },
         {
            macro = "STM32F411xE",
            requires = {"HW_MCU_STM32F411xE"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_431",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_FPU_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=86",
               "HWDEF += -DSTM32DIE=431",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f411xe.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f411_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f411_dma.h>\"",
            },
         },
         {
            macro = "STM32F412cx",
            requires = {"HW_MCU_STM32F412cx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_441",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_FMPI2C1_EV_STM32",
               "HW_FMPI2C1_STM32",
               "HW_FMPI2C1_ER_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=97",
               "HWDEF += -DSTM32DIE=441",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f412cx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f412_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f412_dma.h>\"",
            },
         },
         {
            macro = "STM32F412rx",
            requires = {"HW_MCU_STM32F412rx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_441",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_QUADSPI_STM32",
               "HW_FMPI2C1_EV_STM32",
               "HW_FMPI2C1_STM32",
               "HW_FMPI2C1_ER_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=97",
               "HWDEF += -DSTM32DIE=441",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f412rx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f412_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f412_dma.h>\"",
            },
         },
         {
            macro = "STM32F412vx",
            requires = {"HW_MCU_STM32F412vx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_441",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_QUADSPI_STM32",
               "HW_FMPI2C1_EV_STM32",
               "HW_FMPI2C1_STM32",
               "HW_FMPI2C1_ER_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=97",
               "HWDEF += -DSTM32DIE=441",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f412vx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f412_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f412_dma.h>\"",
            },
         },
         {
            macro = "STM32F412zx",
            requires = {"HW_MCU_STM32F412zx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_441",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_TIM6_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_QUADSPI_STM32",
               "HW_FMPI2C1_EV_STM32",
               "HW_FMPI2C1_STM32",
               "HW_FMPI2C1_ER_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=97",
               "HWDEF += -DSTM32DIE=441",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f412zx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f412_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f412_dma.h>\"",
            },
         },
         {
            macro = "STM32F413xx",
            requires = {"HW_MCU_STM32F413xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_463",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_CAN3_TX_STM32",
               "HW_CAN3_RX0_STM32",
               "HW_CAN3_RX1_STM32",
               "HW_CAN3_SCE_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SAI1_STM32",
               "HW_UART9_STM32",
               "HW_UART10_STM32",
               "HW_QUADSPI_STM32",
               "HW_FMPI2C1_EV_STM32",
               "HW_FMPI2C1_STM32",
               "HW_FMPI2C1_ER_STM32",
               "HW_LPTIM1_STM32",
               "HW_DFSDM2_FLT0_STM32",
               "HW_DFSDM2_FLT1_STM32",
               "HW_DFSDM2_FLT2_STM32",
               "HW_DFSDM2_FLT3_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=102",
               "HWDEF += -DSTM32DIE=463",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f413xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f413_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f413_dma.h>\"",
            },
         },
         {
            macro = "STM32F415xx",
            requires = {"HW_MCU_STM32F415xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_413",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FSMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=82",
               "HWDEF += -DSTM32DIE=413",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f415xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f417_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f417_dma.h>\"",
            },
         },
         {
            macro = "STM32F417xx",
            requires = {"HW_MCU_STM32F417xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_413",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FSMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=82",
               "HWDEF += -DSTM32DIE=413",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f417xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f417_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f417_dma.h>\"",
            },
         },
         {
            macro = "STM32F423xx",
            requires = {"HW_MCU_STM32F423xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_463",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_CAN3_TX_STM32",
               "HW_CAN3_RX0_STM32",
               "HW_CAN3_RX1_STM32",
               "HW_CAN3_SCE_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SAI1_STM32",
               "HW_UART9_STM32",
               "HW_UART10_STM32",
               "HW_QUADSPI_STM32",
               "HW_FMPI2C1_EV_STM32",
               "HW_FMPI2C1_STM32",
               "HW_FMPI2C1_ER_STM32",
               "HW_LPTIM1_STM32",
               "HW_DFSDM2_FLT0_STM32",
               "HW_DFSDM2_FLT1_STM32",
               "HW_DFSDM2_FLT2_STM32",
               "HW_DFSDM2_FLT3_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=102",
               "HWDEF += -DSTM32DIE=463",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f423xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f413_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f413_dma.h>\"",
            },
         },
         {
            macro = "STM32F427xx",
            requires = {"HW_MCU_STM32F427xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_419",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_DMA2D_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=91",
               "HWDEF += -DSTM32DIE=419",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f427xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f427_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f427_dma.h>\"",
            },
         },
         {
            macro = "STM32F429xx",
            requires = {"HW_MCU_STM32F429xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_419",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=91",
               "HWDEF += -DSTM32DIE=419",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f429xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f427_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f427_dma.h>\"",
            },
         },
         {
            macro = "STM32F437xx",
            requires = {"HW_MCU_STM32F437xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_419",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_DMA2D_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=91",
               "HWDEF += -DSTM32DIE=419",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f437xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f427_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f427_dma.h>\"",
            },
         },
         {
            macro = "STM32F439xx",
            requires = {"HW_MCU_STM32F439xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_419",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=91",
               "HWDEF += -DSTM32DIE=419",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f439xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f427_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f427_dma.h>\"",
            },
         },
         {
            macro = "STM32F446xx",
            requires = {"HW_MCU_STM32F446xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_421",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_FPU_STM32",
               "HW_SPI4_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_CEC_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_FMPI2C1_EV_STM32",
               "HW_FMPI2C1_STM32",
               "HW_FMPI2C1_ER_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=97",
               "HWDEF += -DSTM32DIE=421",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f446xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f446_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f446_dma.h>\"",
            },
         },
         {
            macro = "STM32F469xx",
            requires = {"HW_MCU_STM32F469xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_434",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_QUADSPI_STM32",
               "HW_DSI_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=93",
               "HWDEF += -DSTM32DIE=434",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f469xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f469_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f469_dma.h>\"",
            },
         },
         {
            macro = "STM32F479xx",
            requires = {"HW_MCU_STM32F479xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_434",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_QUADSPI_STM32",
               "HW_DSI_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=93",
               "HWDEF += -DSTM32DIE=434",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f479xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f469_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f469_dma.h>\"",
            },
         },
      }
   }
}
