-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sample0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dense_13_input_input_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    dense_13_input_input_array_ce0 : OUT STD_LOGIC;
    dense_13_input_input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_13_input_input_ndim : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_13_input_input_numel : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_13_input_input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_13_input_input_shape_ce0 : OUT STD_LOGIC;
    dense_13_input_input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    dense_16_output_array_ce0 : OUT STD_LOGIC;
    dense_16_output_array_we0 : OUT STD_LOGIC;
    dense_16_output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_16_output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_16_output_array_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    dense_16_output_array_ce1 : OUT STD_LOGIC;
    dense_16_output_array_we1 : OUT STD_LOGIC;
    dense_16_output_array_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    dense_16_output_array_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_16_output_ndim : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_numel : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_16_output_shape_ce0 : OUT STD_LOGIC;
    dense_16_output_shape_we0 : OUT STD_LOGIC;
    dense_16_output_shape_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_shape_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_16_output_shape_ce1 : OUT STD_LOGIC;
    dense_16_output_shape_we1 : OUT STD_LOGIC;
    dense_16_output_shape_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dense_16_output_shape_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of sample0 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sample0,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a200tfbg676-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.348000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=427,HLS_SYN_DSP=334,HLS_SYN_FF=58416,HLS_SYN_LUT=44551,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (49 downto 0) := "00000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (49 downto 0) := "00000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (49 downto 0) := "00000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (49 downto 0) := "00000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (49 downto 0) := "00000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (49 downto 0) := "00000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (49 downto 0) := "00001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (49 downto 0) := "00010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (49 downto 0) := "00100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (49 downto 0) := "01000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (49 downto 0) := "10000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_80 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000";
    constant ap_const_lv64_20 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_1000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_200 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_BD1FB54F : STD_LOGIC_VECTOR (31 downto 0) := "10111101000111111011010101001111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv12_A00 : STD_LOGIC_VECTOR (11 downto 0) := "101000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_A13 : STD_LOGIC_VECTOR (11 downto 0) := "101000010011";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_107F : STD_LOGIC_VECTOR (12 downto 0) := "1000001111111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_21F : STD_LOGIC_VECTOR (9 downto 0) := "1000011111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dense_13_output_arra_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_13_output_arra_ce0 : STD_LOGIC;
    signal dense_13_output_arra_we0 : STD_LOGIC;
    signal dense_13_output_arra_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_13_output_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_13_output_arra_ce1 : STD_LOGIC;
    signal dense_13_output_arra_we1 : STD_LOGIC;
    signal dense_13_output_arra_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_13_output_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_13_output_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_13_kernel_arra_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_13_kernel_arra_ce0 : STD_LOGIC;
    signal dense_13_kernel_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_13_kernel_arra_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_13_kernel_arra_4_ce0 : STD_LOGIC;
    signal dense_13_kernel_arra_4_we0 : STD_LOGIC;
    signal dense_13_kernel_arra_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_13_bias_array_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal dense_13_bias_array_ce0 : STD_LOGIC;
    signal dense_13_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_13_bias_array_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_13_bias_array_5_ce0 : STD_LOGIC;
    signal dense_13_bias_array_5_we0 : STD_LOGIC;
    signal dense_13_bias_array_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_output_arra_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_14_output_arra_ce0 : STD_LOGIC;
    signal dense_14_output_arra_we0 : STD_LOGIC;
    signal dense_14_output_arra_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_output_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_output_arra_ce1 : STD_LOGIC;
    signal dense_14_output_arra_we1 : STD_LOGIC;
    signal dense_14_output_arra_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_output_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_14_output_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_14_kernel_arra_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_14_kernel_arra_ce0 : STD_LOGIC;
    signal dense_14_kernel_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_kernel_arra_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_14_kernel_arra_2_ce0 : STD_LOGIC;
    signal dense_14_kernel_arra_2_we0 : STD_LOGIC;
    signal dense_14_kernel_arra_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_kernel_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_14_kernel_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_14_bias_array_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dense_14_bias_array_ce0 : STD_LOGIC;
    signal dense_14_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_bias_array_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_14_bias_array_3_ce0 : STD_LOGIC;
    signal dense_14_bias_array_3_we0 : STD_LOGIC;
    signal dense_14_bias_array_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_bias_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_15_output_arra_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_15_output_arra_ce0 : STD_LOGIC;
    signal dense_15_output_arra_we0 : STD_LOGIC;
    signal dense_15_output_arra_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_output_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_output_arra_ce1 : STD_LOGIC;
    signal dense_15_output_arra_we1 : STD_LOGIC;
    signal dense_15_output_arra_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_output_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_15_output_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_15_kernel_arra_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal dense_15_kernel_arra_ce0 : STD_LOGIC;
    signal dense_15_kernel_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_kernel_arra_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_15_kernel_arra_1_ce0 : STD_LOGIC;
    signal dense_15_kernel_arra_1_we0 : STD_LOGIC;
    signal dense_15_kernel_arra_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_kernel_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_15_kernel_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_15_bias_array1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_15_bias_array1_ce0 : STD_LOGIC;
    signal dense_15_bias_array1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_bias_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_15_bias_array_ce0 : STD_LOGIC;
    signal dense_15_bias_array_we0 : STD_LOGIC;
    signal dense_15_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_bias_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_16_kernel_arra_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_16_kernel_arra_ce0 : STD_LOGIC;
    signal dense_16_kernel_arra_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_16_kernel_arra_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_16_kernel_arra_0_ce0 : STD_LOGIC;
    signal dense_16_kernel_arra_0_we0 : STD_LOGIC;
    signal dense_16_kernel_arra_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_16_kernel_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_16_kernel_nume : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_16_bias_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_13_kernel_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_13_kernel_shap_ce0 : STD_LOGIC;
    signal dense_13_kernel_shap_we0 : STD_LOGIC;
    signal dense_13_kernel_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_13_kernel_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_13_kernel_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_13_kernel_shap_ce1 : STD_LOGIC;
    signal dense_13_kernel_shap_we1 : STD_LOGIC;
    signal dense_13_output_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_13_output_shap_ce0 : STD_LOGIC;
    signal dense_13_output_shap_we0 : STD_LOGIC;
    signal dense_13_output_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_13_output_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_13_output_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_13_output_shap_ce1 : STD_LOGIC;
    signal dense_13_output_shap_we1 : STD_LOGIC;
    signal dense_14_kernel_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_14_kernel_shap_ce0 : STD_LOGIC;
    signal dense_14_kernel_shap_we0 : STD_LOGIC;
    signal dense_14_kernel_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_14_kernel_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_14_kernel_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_14_kernel_shap_ce1 : STD_LOGIC;
    signal dense_14_kernel_shap_we1 : STD_LOGIC;
    signal dense_14_output_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_14_output_shap_ce0 : STD_LOGIC;
    signal dense_14_output_shap_we0 : STD_LOGIC;
    signal dense_14_output_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_14_output_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_14_output_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_14_output_shap_ce1 : STD_LOGIC;
    signal dense_14_output_shap_we1 : STD_LOGIC;
    signal dense_15_kernel_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_15_kernel_shap_ce0 : STD_LOGIC;
    signal dense_15_kernel_shap_we0 : STD_LOGIC;
    signal dense_15_kernel_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_15_kernel_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_15_kernel_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_15_kernel_shap_ce1 : STD_LOGIC;
    signal dense_15_kernel_shap_we1 : STD_LOGIC;
    signal dense_15_output_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_15_output_shap_ce0 : STD_LOGIC;
    signal dense_15_output_shap_we0 : STD_LOGIC;
    signal dense_15_output_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_15_output_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_15_output_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_15_output_shap_ce1 : STD_LOGIC;
    signal dense_15_output_shap_we1 : STD_LOGIC;
    signal dense_16_kernel_shap_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_16_kernel_shap_ce0 : STD_LOGIC;
    signal dense_16_kernel_shap_we0 : STD_LOGIC;
    signal dense_16_kernel_shap_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_16_kernel_shap_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_16_kernel_shap_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_16_kernel_shap_ce1 : STD_LOGIC;
    signal dense_16_kernel_shap_we1 : STD_LOGIC;
    signal dense_16_bias_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dense_16_bias_array_ce0 : STD_LOGIC;
    signal dense_16_bias_array_we0 : STD_LOGIC;
    signal dense_16_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_966 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal reg_972 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal tmp_fu_989_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal storemerge1_cast_fu_1007_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal storemerge1_cast_reg_1379 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_1_fu_1018_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_reg_1387 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond2_fu_1012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_13_kernel_arra_2_reg_1397 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal storemerge2_cast_fu_1024_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal storemerge2_cast_reg_1402 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_2_fu_1035_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_reg_1410 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond3_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_13_bias_array_1_reg_1420 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal indvarinc_fu_1041_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal tmp_5_fu_1069_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal storemerge4_cast9_fu_1087_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal storemerge4_cast9_reg_1441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal tmp_6_fu_1098_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_reg_1449 : STD_LOGIC_VECTOR (12 downto 0);
    signal exitcond5_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_14_kernel_arra_2_reg_1459 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal storemerge5_cast8_fu_1116_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal storemerge5_cast8_reg_1464 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal tmp_7_fu_1127_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_7_reg_1472 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond6_fu_1121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_14_bias_array_1_reg_1482 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal indvarinc1_fu_1139_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal tmp_s_fu_1167_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal storemerge7_cast5_fu_1185_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal storemerge7_cast5_reg_1503 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal tmp_10_fu_1196_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_reg_1511 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond8_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_15_kernel_arra_2_reg_1521 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal storemerge8_cast4_fu_1214_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal storemerge8_cast4_reg_1526 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal tmp_11_fu_1225_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_11_reg_1534 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond9_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_15_bias_array1_2_reg_1544 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal indvarinc2_fu_1237_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal storemerge9_cast2_fu_1254_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal storemerge9_cast2_reg_1557 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal tmp_14_fu_1265_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_14_reg_1565 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond_fu_1259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_16_kernel_arra_2_reg_1575 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal indvarinc3_fu_1289_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal tmp_16_fu_1300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal dense_13_fwork_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal dense_13_fwork_ce0 : STD_LOGIC;
    signal dense_13_fwork_we0 : STD_LOGIC;
    signal dense_13_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_13_fwork_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_13_fwork_ce1 : STD_LOGIC;
    signal dense_13_fwork_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_fwork_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dense_14_fwork_ce0 : STD_LOGIC;
    signal dense_14_fwork_we0 : STD_LOGIC;
    signal dense_14_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_fwork_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_14_fwork_ce1 : STD_LOGIC;
    signal dense_14_fwork_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_fwork_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_15_fwork_ce0 : STD_LOGIC;
    signal dense_15_fwork_we0 : STD_LOGIC;
    signal dense_15_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_fwork_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_15_fwork_ce1 : STD_LOGIC;
    signal dense_15_fwork_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_16_fwork_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dense_16_fwork_ce0 : STD_LOGIC;
    signal dense_16_fwork_we0 : STD_LOGIC;
    signal dense_16_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_16_fwork_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_16_fwork_ce1 : STD_LOGIC;
    signal dense_16_fwork_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_863_ap_start : STD_LOGIC;
    signal grp_k2c_dense_fu_863_ap_done : STD_LOGIC;
    signal grp_k2c_dense_fu_863_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_fu_863_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_fu_863_output_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_fu_863_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_863_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_fu_863_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_863_output_array_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_fu_863_output_array_ce1 : STD_LOGIC;
    signal grp_k2c_dense_fu_863_output_array_we1 : STD_LOGIC;
    signal grp_k2c_dense_fu_863_output_array_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_863_input_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_fu_863_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_863_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_fu_863_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_863_kernel_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_fu_863_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_863_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_fu_863_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_863_bias_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_fu_863_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_863_fwork_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_k2c_dense_fu_863_fwork_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_863_fwork_we0 : STD_LOGIC;
    signal grp_k2c_dense_fu_863_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_863_fwork_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_k2c_dense_fu_863_fwork_ce1 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_ap_start : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_ap_done : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_output_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_2_fu_887_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_2_fu_887_output_array_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_2_fu_887_output_array_ce1 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_output_array_we1 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_output_array_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_2_fu_887_input_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_2_fu_887_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_2_fu_887_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_kernel_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_2_fu_887_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_2_fu_887_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_bias_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_2_fu_887_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_fwork_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_k2c_dense_2_fu_887_fwork_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_fwork_we0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_887_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_2_fu_887_fwork_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_k2c_dense_2_fu_887_fwork_ce1 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_ap_start : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_ap_done : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_output_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_1_fu_910_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_1_fu_910_output_array_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_1_fu_910_output_array_ce1 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_output_array_we1 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_output_array_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_1_fu_910_input_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_1_fu_910_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_1_fu_910_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_kernel_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_1_fu_910_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_1_fu_910_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_bias_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_1_fu_910_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_fwork_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_k2c_dense_1_fu_910_fwork_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_fwork_we0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_910_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_1_fu_910_fwork_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_k2c_dense_1_fu_910_fwork_ce1 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_ap_start : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_ap_done : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_output_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_3_fu_933_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_3_fu_933_output_array_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_3_fu_933_output_array_ce1 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_output_array_we1 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_output_array_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_3_fu_933_input_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_3_fu_933_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_3_fu_933_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_kernel_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_3_fu_933_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_3_fu_933_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_bias_array_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_k2c_dense_3_fu_933_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_fwork_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_k2c_dense_3_fu_933_fwork_ce0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_fwork_we0 : STD_LOGIC;
    signal grp_k2c_dense_3_fu_933_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_3_fu_933_fwork_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_k2c_dense_3_fu_933_fwork_ce1 : STD_LOGIC;
    signal storemerge_reg_709 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond1_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge1_reg_720 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal storemerge2_reg_731 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal invdar_reg_742 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge3_reg_753 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond4_fu_1063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_reg_764 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal storemerge5_reg_775 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal invdar1_reg_786 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_fu_1150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge6_reg_797 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond7_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge7_reg_808 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal storemerge8_reg_819 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal invdar2_reg_830 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_fu_1248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge9_reg_841 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal invdar3_reg_852 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_k2c_dense_fu_863_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal grp_k2c_dense_2_fu_887_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal grp_k2c_dense_1_fu_910_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_k2c_dense_3_fu_933_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal storemerge_cast_fu_978_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_1047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal storemerge3_cast_fu_1058_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_1145_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal storemerge6_cast6_fu_1156_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_1243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_fu_1295_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (49 downto 0);

    component k2c_dense IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_array_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        output_array_ce1 : OUT STD_LOGIC;
        output_array_we1 : OUT STD_LOGIC;
        output_array_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        fwork_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        fwork_ce0 : OUT STD_LOGIC;
        fwork_we0 : OUT STD_LOGIC;
        fwork_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fwork_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fwork_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        fwork_ce1 : OUT STD_LOGIC;
        fwork_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component k2c_dense_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_array_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        output_array_ce1 : OUT STD_LOGIC;
        output_array_we1 : OUT STD_LOGIC;
        output_array_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        fwork_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        fwork_ce0 : OUT STD_LOGIC;
        fwork_we0 : OUT STD_LOGIC;
        fwork_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fwork_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fwork_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        fwork_ce1 : OUT STD_LOGIC;
        fwork_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component k2c_dense_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_array_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        output_array_ce1 : OUT STD_LOGIC;
        output_array_we1 : OUT STD_LOGIC;
        output_array_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        fwork_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        fwork_ce0 : OUT STD_LOGIC;
        fwork_we0 : OUT STD_LOGIC;
        fwork_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fwork_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fwork_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        fwork_ce1 : OUT STD_LOGIC;
        fwork_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component k2c_dense_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_array_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        output_array_ce1 : OUT STD_LOGIC;
        output_array_we1 : OUT STD_LOGIC;
        output_array_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fwork_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        fwork_ce0 : OUT STD_LOGIC;
        fwork_we0 : OUT STD_LOGIC;
        fwork_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fwork_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fwork_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        fwork_ce1 : OUT STD_LOGIC;
        fwork_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_13_tde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_13_udo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_13_vdy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_13_wdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_14_zec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_14_Bew IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_15_Ee0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_15_Gfk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_16_IfE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_13_KfY IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sample0_dense_13_Shg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_14_Thq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_15_UhA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sample0_dense_16_VhK IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    dense_13_output_arra_U : component sample0_dense_13_tde
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_13_output_arra_address0,
        ce0 => dense_13_output_arra_ce0,
        we0 => dense_13_output_arra_we0,
        d0 => dense_13_output_arra_d0,
        q0 => dense_13_output_arra_q0,
        address1 => grp_k2c_dense_3_fu_933_output_array_address1,
        ce1 => dense_13_output_arra_ce1,
        we1 => dense_13_output_arra_we1,
        d1 => grp_k2c_dense_3_fu_933_output_array_d1,
        q1 => dense_13_output_arra_q1);

    dense_13_kernel_arra_U : component sample0_dense_13_udo
    generic map (
        DataWidth => 32,
        AddressRange => 2560,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_13_kernel_arra_address0,
        ce0 => dense_13_kernel_arra_ce0,
        q0 => dense_13_kernel_arra_q0);

    dense_13_kernel_arra_4_U : component sample0_dense_13_vdy
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_13_kernel_arra_4_address0,
        ce0 => dense_13_kernel_arra_4_ce0,
        we0 => dense_13_kernel_arra_4_we0,
        d0 => dense_13_kernel_arra_2_reg_1397,
        q0 => dense_13_kernel_arra_4_q0);

    dense_13_bias_array_U : component sample0_dense_13_wdI
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_13_bias_array_address0,
        ce0 => dense_13_bias_array_ce0,
        q0 => dense_13_bias_array_q0);

    dense_13_bias_array_5_U : component sample0_dense_13_vdy
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_13_bias_array_5_address0,
        ce0 => dense_13_bias_array_5_ce0,
        we0 => dense_13_bias_array_5_we0,
        d0 => dense_13_bias_array_1_reg_1420,
        q0 => dense_13_bias_array_5_q0);

    dense_14_output_arra_U : component sample0_dense_13_tde
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_14_output_arra_address0,
        ce0 => dense_14_output_arra_ce0,
        we0 => dense_14_output_arra_we0,
        d0 => dense_14_output_arra_d0,
        q0 => dense_14_output_arra_q0,
        address1 => grp_k2c_dense_2_fu_887_output_array_address1,
        ce1 => dense_14_output_arra_ce1,
        we1 => dense_14_output_arra_we1,
        d1 => grp_k2c_dense_2_fu_887_output_array_d1,
        q1 => dense_14_output_arra_q1);

    dense_14_kernel_arra_U : component sample0_dense_14_zec
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_14_kernel_arra_address0,
        ce0 => dense_14_kernel_arra_ce0,
        q0 => dense_14_kernel_arra_q0);

    dense_14_kernel_arra_2_U : component sample0_dense_13_vdy
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_14_kernel_arra_2_address0,
        ce0 => dense_14_kernel_arra_2_ce0,
        we0 => dense_14_kernel_arra_2_we0,
        d0 => dense_14_kernel_arra_2_reg_1459,
        q0 => dense_14_kernel_arra_2_q0);

    dense_14_bias_array_U : component sample0_dense_14_Bew
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_14_bias_array_address0,
        ce0 => dense_14_bias_array_ce0,
        q0 => dense_14_bias_array_q0);

    dense_14_bias_array_3_U : component sample0_dense_13_vdy
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_14_bias_array_3_address0,
        ce0 => dense_14_bias_array_3_ce0,
        we0 => dense_14_bias_array_3_we0,
        d0 => dense_14_bias_array_1_reg_1482,
        q0 => dense_14_bias_array_3_q0);

    dense_15_output_arra_U : component sample0_dense_13_tde
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_15_output_arra_address0,
        ce0 => dense_15_output_arra_ce0,
        we0 => dense_15_output_arra_we0,
        d0 => dense_15_output_arra_d0,
        q0 => dense_15_output_arra_q0,
        address1 => grp_k2c_dense_1_fu_910_output_array_address1,
        ce1 => dense_15_output_arra_ce1,
        we1 => dense_15_output_arra_we1,
        d1 => grp_k2c_dense_1_fu_910_output_array_d1,
        q1 => dense_15_output_arra_q1);

    dense_15_kernel_arra_U : component sample0_dense_15_Ee0
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_15_kernel_arra_address0,
        ce0 => dense_15_kernel_arra_ce0,
        q0 => dense_15_kernel_arra_q0);

    dense_15_kernel_arra_1_U : component sample0_dense_13_vdy
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_15_kernel_arra_1_address0,
        ce0 => dense_15_kernel_arra_1_ce0,
        we0 => dense_15_kernel_arra_1_we0,
        d0 => dense_15_kernel_arra_2_reg_1521,
        q0 => dense_15_kernel_arra_1_q0);

    dense_15_bias_array1_U : component sample0_dense_15_Gfk
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_15_bias_array1_address0,
        ce0 => dense_15_bias_array1_ce0,
        q0 => dense_15_bias_array1_q0);

    dense_15_bias_array_U : component sample0_dense_13_vdy
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_15_bias_array_address0,
        ce0 => dense_15_bias_array_ce0,
        we0 => dense_15_bias_array_we0,
        d0 => dense_15_bias_array1_2_reg_1544,
        q0 => dense_15_bias_array_q0);

    dense_16_kernel_arra_U : component sample0_dense_16_IfE
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_16_kernel_arra_address0,
        ce0 => dense_16_kernel_arra_ce0,
        q0 => dense_16_kernel_arra_q0);

    dense_16_kernel_arra_0_U : component sample0_dense_13_vdy
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_16_kernel_arra_0_address0,
        ce0 => dense_16_kernel_arra_0_ce0,
        we0 => dense_16_kernel_arra_0_we0,
        d0 => dense_16_kernel_arra_2_reg_1575,
        q0 => dense_16_kernel_arra_0_q0);

    dense_13_kernel_shap_U : component sample0_dense_13_KfY
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_13_kernel_shap_address0,
        ce0 => dense_13_kernel_shap_ce0,
        we0 => dense_13_kernel_shap_we0,
        d0 => dense_13_kernel_shap_d0,
        q0 => dense_13_kernel_shap_q0,
        address1 => dense_13_kernel_shap_address1,
        ce1 => dense_13_kernel_shap_ce1,
        we1 => dense_13_kernel_shap_we1,
        d1 => ap_const_lv64_1);

    dense_13_output_shap_U : component sample0_dense_13_KfY
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_13_output_shap_address0,
        ce0 => dense_13_output_shap_ce0,
        we0 => dense_13_output_shap_we0,
        d0 => dense_13_output_shap_d0,
        q0 => dense_13_output_shap_q0,
        address1 => dense_13_output_shap_address1,
        ce1 => dense_13_output_shap_ce1,
        we1 => dense_13_output_shap_we1,
        d1 => ap_const_lv64_1);

    dense_14_kernel_shap_U : component sample0_dense_13_KfY
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_14_kernel_shap_address0,
        ce0 => dense_14_kernel_shap_ce0,
        we0 => dense_14_kernel_shap_we0,
        d0 => dense_14_kernel_shap_d0,
        q0 => dense_14_kernel_shap_q0,
        address1 => dense_14_kernel_shap_address1,
        ce1 => dense_14_kernel_shap_ce1,
        we1 => dense_14_kernel_shap_we1,
        d1 => ap_const_lv64_1);

    dense_14_output_shap_U : component sample0_dense_13_KfY
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_14_output_shap_address0,
        ce0 => dense_14_output_shap_ce0,
        we0 => dense_14_output_shap_we0,
        d0 => dense_14_output_shap_d0,
        q0 => dense_14_output_shap_q0,
        address1 => dense_14_output_shap_address1,
        ce1 => dense_14_output_shap_ce1,
        we1 => dense_14_output_shap_we1,
        d1 => ap_const_lv64_1);

    dense_15_kernel_shap_U : component sample0_dense_13_KfY
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_15_kernel_shap_address0,
        ce0 => dense_15_kernel_shap_ce0,
        we0 => dense_15_kernel_shap_we0,
        d0 => dense_15_kernel_shap_d0,
        q0 => dense_15_kernel_shap_q0,
        address1 => dense_15_kernel_shap_address1,
        ce1 => dense_15_kernel_shap_ce1,
        we1 => dense_15_kernel_shap_we1,
        d1 => ap_const_lv64_1);

    dense_15_output_shap_U : component sample0_dense_13_KfY
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_15_output_shap_address0,
        ce0 => dense_15_output_shap_ce0,
        we0 => dense_15_output_shap_we0,
        d0 => dense_15_output_shap_d0,
        q0 => dense_15_output_shap_q0,
        address1 => dense_15_output_shap_address1,
        ce1 => dense_15_output_shap_ce1,
        we1 => dense_15_output_shap_we1,
        d1 => ap_const_lv64_1);

    dense_16_kernel_shap_U : component sample0_dense_13_KfY
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_16_kernel_shap_address0,
        ce0 => dense_16_kernel_shap_ce0,
        we0 => dense_16_kernel_shap_we0,
        d0 => dense_16_kernel_shap_d0,
        q0 => dense_16_kernel_shap_q0,
        address1 => dense_16_kernel_shap_address1,
        ce1 => dense_16_kernel_shap_ce1,
        we1 => dense_16_kernel_shap_we1,
        d1 => ap_const_lv64_1);

    dense_16_bias_array_U : component sample0_dense_13_vdy
    generic map (
        DataWidth => 32,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_16_bias_array_address0,
        ce0 => dense_16_bias_array_ce0,
        we0 => dense_16_bias_array_we0,
        d0 => ap_const_lv32_BD1FB54F,
        q0 => dense_16_bias_array_q0);

    dense_13_fwork_U : component sample0_dense_13_Shg
    generic map (
        DataWidth => 32,
        AddressRange => 2580,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_13_fwork_address0,
        ce0 => dense_13_fwork_ce0,
        we0 => dense_13_fwork_we0,
        d0 => dense_13_fwork_d0,
        q0 => dense_13_fwork_q0,
        address1 => grp_k2c_dense_3_fu_933_fwork_address1,
        ce1 => dense_13_fwork_ce1,
        q1 => dense_13_fwork_q1);

    dense_14_fwork_U : component sample0_dense_14_Thq
    generic map (
        DataWidth => 32,
        AddressRange => 4224,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_14_fwork_address0,
        ce0 => dense_14_fwork_ce0,
        we0 => dense_14_fwork_we0,
        d0 => dense_14_fwork_d0,
        q0 => dense_14_fwork_q0,
        address1 => grp_k2c_dense_2_fu_887_fwork_address1,
        ce1 => dense_14_fwork_ce1,
        q1 => dense_14_fwork_q1);

    dense_15_fwork_U : component sample0_dense_15_UhA
    generic map (
        DataWidth => 32,
        AddressRange => 544,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_15_fwork_address0,
        ce0 => dense_15_fwork_ce0,
        we0 => dense_15_fwork_we0,
        d0 => dense_15_fwork_d0,
        q0 => dense_15_fwork_q0,
        address1 => grp_k2c_dense_1_fu_910_fwork_address1,
        ce1 => dense_15_fwork_ce1,
        q1 => dense_15_fwork_q1);

    dense_16_fwork_U : component sample0_dense_16_VhK
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_16_fwork_address0,
        ce0 => dense_16_fwork_ce0,
        we0 => dense_16_fwork_we0,
        d0 => dense_16_fwork_d0,
        q0 => dense_16_fwork_q0,
        address1 => grp_k2c_dense_fu_863_fwork_address1,
        ce1 => dense_16_fwork_ce1,
        q1 => dense_16_fwork_q1);

    grp_k2c_dense_fu_863 : component k2c_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_fu_863_ap_start,
        ap_done => grp_k2c_dense_fu_863_ap_done,
        ap_idle => grp_k2c_dense_fu_863_ap_idle,
        ap_ready => grp_k2c_dense_fu_863_ap_ready,
        output_array_address0 => grp_k2c_dense_fu_863_output_array_address0,
        output_array_ce0 => grp_k2c_dense_fu_863_output_array_ce0,
        output_array_we0 => grp_k2c_dense_fu_863_output_array_we0,
        output_array_d0 => grp_k2c_dense_fu_863_output_array_d0,
        output_array_q0 => dense_16_output_array_q0,
        output_array_address1 => grp_k2c_dense_fu_863_output_array_address1,
        output_array_ce1 => grp_k2c_dense_fu_863_output_array_ce1,
        output_array_we1 => grp_k2c_dense_fu_863_output_array_we1,
        output_array_d1 => grp_k2c_dense_fu_863_output_array_d1,
        output_array_q1 => dense_16_output_array_q1,
        output_numel_read => dense_16_output_numel,
        input_array_address0 => grp_k2c_dense_fu_863_input_array_address0,
        input_array_ce0 => grp_k2c_dense_fu_863_input_array_ce0,
        input_array_q0 => dense_15_output_arra_q0,
        input_ndim_read => dense_15_output_ndim,
        input_numel_read => reg_972,
        input_shape_address0 => grp_k2c_dense_fu_863_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_fu_863_input_shape_ce0,
        input_shape_q0 => dense_15_output_shap_q0,
        kernel_array_address0 => grp_k2c_dense_fu_863_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_fu_863_kernel_array_ce0,
        kernel_array_q0 => dense_16_kernel_arra_0_q0,
        kernel_ndim_read => dense_16_kernel_ndim,
        kernel_numel_read => dense_16_kernel_nume,
        kernel_shape_address0 => grp_k2c_dense_fu_863_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_fu_863_kernel_shape_ce0,
        kernel_shape_q0 => dense_16_kernel_shap_q0,
        bias_array_address0 => grp_k2c_dense_fu_863_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_fu_863_bias_array_ce0,
        bias_array_q0 => dense_16_bias_array_q0,
        bias_numel_read => dense_16_bias_numel,
        fwork_address0 => grp_k2c_dense_fu_863_fwork_address0,
        fwork_ce0 => grp_k2c_dense_fu_863_fwork_ce0,
        fwork_we0 => grp_k2c_dense_fu_863_fwork_we0,
        fwork_d0 => grp_k2c_dense_fu_863_fwork_d0,
        fwork_q0 => dense_16_fwork_q0,
        fwork_address1 => grp_k2c_dense_fu_863_fwork_address1,
        fwork_ce1 => grp_k2c_dense_fu_863_fwork_ce1,
        fwork_q1 => dense_16_fwork_q1);

    grp_k2c_dense_2_fu_887 : component k2c_dense_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_2_fu_887_ap_start,
        ap_done => grp_k2c_dense_2_fu_887_ap_done,
        ap_idle => grp_k2c_dense_2_fu_887_ap_idle,
        ap_ready => grp_k2c_dense_2_fu_887_ap_ready,
        output_array_address0 => grp_k2c_dense_2_fu_887_output_array_address0,
        output_array_ce0 => grp_k2c_dense_2_fu_887_output_array_ce0,
        output_array_we0 => grp_k2c_dense_2_fu_887_output_array_we0,
        output_array_d0 => grp_k2c_dense_2_fu_887_output_array_d0,
        output_array_q0 => dense_14_output_arra_q0,
        output_array_address1 => grp_k2c_dense_2_fu_887_output_array_address1,
        output_array_ce1 => grp_k2c_dense_2_fu_887_output_array_ce1,
        output_array_we1 => grp_k2c_dense_2_fu_887_output_array_we1,
        output_array_d1 => grp_k2c_dense_2_fu_887_output_array_d1,
        output_array_q1 => dense_14_output_arra_q1,
        output_numel_read => reg_966,
        input_array_address0 => grp_k2c_dense_2_fu_887_input_array_address0,
        input_array_ce0 => grp_k2c_dense_2_fu_887_input_array_ce0,
        input_array_q0 => dense_13_output_arra_q0,
        input_ndim_read => dense_13_output_ndim,
        input_numel_read => dense_13_output_nume,
        input_shape_address0 => grp_k2c_dense_2_fu_887_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_2_fu_887_input_shape_ce0,
        input_shape_q0 => dense_13_output_shap_q0,
        kernel_array_address0 => grp_k2c_dense_2_fu_887_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_2_fu_887_kernel_array_ce0,
        kernel_array_q0 => dense_14_kernel_arra_2_q0,
        kernel_ndim_read => dense_14_kernel_ndim,
        kernel_numel_read => dense_14_kernel_nume,
        kernel_shape_address0 => grp_k2c_dense_2_fu_887_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_2_fu_887_kernel_shape_ce0,
        kernel_shape_q0 => dense_14_kernel_shap_q0,
        bias_array_address0 => grp_k2c_dense_2_fu_887_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_2_fu_887_bias_array_ce0,
        bias_array_q0 => dense_14_bias_array_3_q0,
        bias_numel_read => dense_14_bias_numel,
        fwork_address0 => grp_k2c_dense_2_fu_887_fwork_address0,
        fwork_ce0 => grp_k2c_dense_2_fu_887_fwork_ce0,
        fwork_we0 => grp_k2c_dense_2_fu_887_fwork_we0,
        fwork_d0 => grp_k2c_dense_2_fu_887_fwork_d0,
        fwork_q0 => dense_14_fwork_q0,
        fwork_address1 => grp_k2c_dense_2_fu_887_fwork_address1,
        fwork_ce1 => grp_k2c_dense_2_fu_887_fwork_ce1,
        fwork_q1 => dense_14_fwork_q1);

    grp_k2c_dense_1_fu_910 : component k2c_dense_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_1_fu_910_ap_start,
        ap_done => grp_k2c_dense_1_fu_910_ap_done,
        ap_idle => grp_k2c_dense_1_fu_910_ap_idle,
        ap_ready => grp_k2c_dense_1_fu_910_ap_ready,
        output_array_address0 => grp_k2c_dense_1_fu_910_output_array_address0,
        output_array_ce0 => grp_k2c_dense_1_fu_910_output_array_ce0,
        output_array_we0 => grp_k2c_dense_1_fu_910_output_array_we0,
        output_array_d0 => grp_k2c_dense_1_fu_910_output_array_d0,
        output_array_q0 => dense_15_output_arra_q0,
        output_array_address1 => grp_k2c_dense_1_fu_910_output_array_address1,
        output_array_ce1 => grp_k2c_dense_1_fu_910_output_array_ce1,
        output_array_we1 => grp_k2c_dense_1_fu_910_output_array_we1,
        output_array_d1 => grp_k2c_dense_1_fu_910_output_array_d1,
        output_array_q1 => dense_15_output_arra_q1,
        output_numel_read => reg_972,
        input_array_address0 => grp_k2c_dense_1_fu_910_input_array_address0,
        input_array_ce0 => grp_k2c_dense_1_fu_910_input_array_ce0,
        input_array_q0 => dense_14_output_arra_q0,
        input_ndim_read => dense_14_output_ndim,
        input_numel_read => reg_966,
        input_shape_address0 => grp_k2c_dense_1_fu_910_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_1_fu_910_input_shape_ce0,
        input_shape_q0 => dense_14_output_shap_q0,
        kernel_array_address0 => grp_k2c_dense_1_fu_910_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_1_fu_910_kernel_array_ce0,
        kernel_array_q0 => dense_15_kernel_arra_1_q0,
        kernel_ndim_read => dense_15_kernel_ndim,
        kernel_numel_read => dense_15_kernel_nume,
        kernel_shape_address0 => grp_k2c_dense_1_fu_910_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_1_fu_910_kernel_shape_ce0,
        kernel_shape_q0 => dense_15_kernel_shap_q0,
        bias_array_address0 => grp_k2c_dense_1_fu_910_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_1_fu_910_bias_array_ce0,
        bias_array_q0 => dense_15_bias_array_q0,
        bias_numel_read => dense_15_bias_numel,
        fwork_address0 => grp_k2c_dense_1_fu_910_fwork_address0,
        fwork_ce0 => grp_k2c_dense_1_fu_910_fwork_ce0,
        fwork_we0 => grp_k2c_dense_1_fu_910_fwork_we0,
        fwork_d0 => grp_k2c_dense_1_fu_910_fwork_d0,
        fwork_q0 => dense_15_fwork_q0,
        fwork_address1 => grp_k2c_dense_1_fu_910_fwork_address1,
        fwork_ce1 => grp_k2c_dense_1_fu_910_fwork_ce1,
        fwork_q1 => dense_15_fwork_q1);

    grp_k2c_dense_3_fu_933 : component k2c_dense_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_3_fu_933_ap_start,
        ap_done => grp_k2c_dense_3_fu_933_ap_done,
        ap_idle => grp_k2c_dense_3_fu_933_ap_idle,
        ap_ready => grp_k2c_dense_3_fu_933_ap_ready,
        output_array_address0 => grp_k2c_dense_3_fu_933_output_array_address0,
        output_array_ce0 => grp_k2c_dense_3_fu_933_output_array_ce0,
        output_array_we0 => grp_k2c_dense_3_fu_933_output_array_we0,
        output_array_d0 => grp_k2c_dense_3_fu_933_output_array_d0,
        output_array_q0 => dense_13_output_arra_q0,
        output_array_address1 => grp_k2c_dense_3_fu_933_output_array_address1,
        output_array_ce1 => grp_k2c_dense_3_fu_933_output_array_ce1,
        output_array_we1 => grp_k2c_dense_3_fu_933_output_array_we1,
        output_array_d1 => grp_k2c_dense_3_fu_933_output_array_d1,
        output_array_q1 => dense_13_output_arra_q1,
        input_array_address0 => grp_k2c_dense_3_fu_933_input_array_address0,
        input_array_ce0 => grp_k2c_dense_3_fu_933_input_array_ce0,
        input_array_q0 => dense_13_input_input_array_q0,
        input_ndim_read => dense_13_input_input_ndim,
        input_numel_read => dense_13_input_input_numel,
        input_shape_address0 => grp_k2c_dense_3_fu_933_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_3_fu_933_input_shape_ce0,
        input_shape_q0 => dense_13_input_input_shape_q0,
        kernel_array_address0 => grp_k2c_dense_3_fu_933_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_3_fu_933_kernel_array_ce0,
        kernel_array_q0 => dense_13_kernel_arra_4_q0,
        kernel_shape_address0 => grp_k2c_dense_3_fu_933_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_3_fu_933_kernel_shape_ce0,
        kernel_shape_q0 => dense_13_kernel_shap_q0,
        bias_array_address0 => grp_k2c_dense_3_fu_933_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_3_fu_933_bias_array_ce0,
        bias_array_q0 => dense_13_bias_array_5_q0,
        fwork_address0 => grp_k2c_dense_3_fu_933_fwork_address0,
        fwork_ce0 => grp_k2c_dense_3_fu_933_fwork_ce0,
        fwork_we0 => grp_k2c_dense_3_fu_933_fwork_we0,
        fwork_d0 => grp_k2c_dense_3_fu_933_fwork_d0,
        fwork_q0 => dense_13_fwork_q0,
        fwork_address1 => grp_k2c_dense_3_fu_933_fwork_address1,
        fwork_ce1 => grp_k2c_dense_3_fu_933_fwork_ce1,
        fwork_q1 => dense_13_fwork_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_k2c_dense_1_fu_910_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_1_fu_910_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
                    grp_k2c_dense_1_fu_910_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_1_fu_910_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_1_fu_910_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_2_fu_887_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_2_fu_887_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    grp_k2c_dense_2_fu_887_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_2_fu_887_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_2_fu_887_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_3_fu_933_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_3_fu_933_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_16_fu_1300_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                    grp_k2c_dense_3_fu_933_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_3_fu_933_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_3_fu_933_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_fu_863_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_fu_863_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                    grp_k2c_dense_fu_863_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_fu_863_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_fu_863_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    invdar1_reg_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_fu_1150_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                invdar1_reg_786 <= indvarinc1_fu_1139_p2;
            elsif (((exitcond6_fu_1121_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                invdar1_reg_786 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    invdar2_reg_830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_fu_1248_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
                invdar2_reg_830 <= indvarinc2_fu_1237_p2;
            elsif (((exitcond9_fu_1219_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then 
                invdar2_reg_830 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    invdar3_reg_852_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_16_fu_1300_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
                invdar3_reg_852 <= indvarinc3_fu_1289_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
                invdar3_reg_852 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    invdar_reg_742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_1029_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                invdar_reg_742 <= ap_const_lv12_0;
            elsif (((tmp_4_fu_1052_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                invdar_reg_742 <= indvarinc_fu_1041_p2;
            end if; 
        end if;
    end process;

    storemerge1_reg_720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                storemerge1_reg_720 <= ap_const_lv12_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                storemerge1_reg_720 <= tmp_1_reg_1387;
            end if; 
        end if;
    end process;

    storemerge2_reg_731_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                storemerge2_reg_731 <= ap_const_lv8_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                storemerge2_reg_731 <= tmp_2_reg_1410;
            end if; 
        end if;
    end process;

    storemerge3_reg_753_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_4_fu_1052_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                storemerge3_reg_753 <= ap_const_lv6_0;
            elsif (((exitcond4_fu_1063_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                storemerge3_reg_753 <= tmp_5_fu_1069_p2;
            end if; 
        end if;
    end process;

    storemerge4_reg_764_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                storemerge4_reg_764 <= ap_const_lv13_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                storemerge4_reg_764 <= tmp_6_reg_1449;
            end if; 
        end if;
    end process;

    storemerge5_reg_775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                storemerge5_reg_775 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                storemerge5_reg_775 <= tmp_7_reg_1472;
            end if; 
        end if;
    end process;

    storemerge6_reg_797_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_fu_1150_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                storemerge6_reg_797 <= ap_const_lv5_0;
            elsif (((exitcond7_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                storemerge6_reg_797 <= tmp_s_fu_1167_p2;
            end if; 
        end if;
    end process;

    storemerge7_reg_808_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                storemerge7_reg_808 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                storemerge7_reg_808 <= tmp_10_reg_1511;
            end if; 
        end if;
    end process;

    storemerge8_reg_819_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
                storemerge8_reg_819 <= tmp_11_reg_1534;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                storemerge8_reg_819 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    storemerge9_reg_841_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_13_fu_1248_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
                storemerge9_reg_841 <= ap_const_lv5_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
                storemerge9_reg_841 <= tmp_14_reg_1565;
            end if; 
        end if;
    end process;

    storemerge_reg_709_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                storemerge_reg_709 <= ap_const_lv8_0;
            elsif (((exitcond1_fu_983_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                storemerge_reg_709 <= tmp_fu_989_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                dense_13_bias_array_1_reg_1420 <= dense_13_bias_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                dense_13_kernel_arra_2_reg_1397 <= dense_13_kernel_arra_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_983_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                dense_13_output_ndim(0) <= '1';
                dense_13_output_nume(7) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                dense_14_bias_array_1_reg_1482 <= dense_14_bias_array_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond6_fu_1121_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                dense_14_bias_numel(5) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                dense_14_kernel_arra_2_reg_1459 <= dense_14_kernel_arra_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond5_fu_1092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                dense_14_kernel_ndim(1) <= '1';
                dense_14_kernel_nume(12) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4_fu_1063_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                dense_14_output_ndim(0) <= '1';
                dense_14_output_nume(5) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                dense_15_bias_array1_2_reg_1544 <= dense_15_bias_array1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond9_fu_1219_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                dense_15_bias_numel(4) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                dense_15_kernel_arra_2_reg_1521 <= dense_15_kernel_arra_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond8_fu_1190_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                dense_15_kernel_ndim(1) <= '1';
                dense_15_kernel_nume(9) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond7_fu_1161_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                dense_15_output_ndim(0) <= '1';
                dense_15_output_nume(4) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_1259_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                dense_16_bias_numel(0) <= '1';
                dense_16_kernel_ndim(1) <= '1';
                dense_16_kernel_nume(4) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                dense_16_kernel_arra_2_reg_1575 <= dense_16_kernel_arra_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    reg_966(5) <= dense_14_output_nume(5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    reg_972(4) <= dense_15_output_nume(4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                    storemerge1_cast_reg_1379(11 downto 0) <= storemerge1_cast_fu_1007_p1(11 downto 0);
                tmp_1_reg_1387 <= tmp_1_fu_1018_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                    storemerge2_cast_reg_1402(7 downto 0) <= storemerge2_cast_fu_1024_p1(7 downto 0);
                tmp_2_reg_1410 <= tmp_2_fu_1035_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                    storemerge4_cast9_reg_1441(12 downto 0) <= storemerge4_cast9_fu_1087_p1(12 downto 0);
                tmp_6_reg_1449 <= tmp_6_fu_1098_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                    storemerge5_cast8_reg_1464(5 downto 0) <= storemerge5_cast8_fu_1116_p1(5 downto 0);
                tmp_7_reg_1472 <= tmp_7_fu_1127_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                    storemerge7_cast5_reg_1503(9 downto 0) <= storemerge7_cast5_fu_1185_p1(9 downto 0);
                tmp_10_reg_1511 <= tmp_10_fu_1196_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                    storemerge8_cast4_reg_1526(4 downto 0) <= storemerge8_cast4_fu_1214_p1(4 downto 0);
                tmp_11_reg_1534 <= tmp_11_fu_1225_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                    storemerge9_cast2_reg_1557(4 downto 0) <= storemerge9_cast2_fu_1254_p1(4 downto 0);
                tmp_14_reg_1565 <= tmp_14_fu_1265_p2;
            end if;
        end if;
    end process;
    dense_13_output_ndim(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    dense_13_output_nume(6 downto 0) <= "0000000";
    dense_13_output_nume(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    dense_14_output_ndim(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    dense_14_output_nume(4 downto 0) <= "00000";
    dense_14_output_nume(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    dense_14_kernel_ndim(0) <= '0';
    dense_14_kernel_ndim(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    dense_14_kernel_nume(11 downto 0) <= "000000000000";
    dense_14_kernel_nume(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    dense_14_bias_numel(4 downto 0) <= "00000";
    dense_14_bias_numel(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    dense_15_output_ndim(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    dense_15_output_nume(3 downto 0) <= "0000";
    dense_15_output_nume(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    dense_15_kernel_ndim(0) <= '0';
    dense_15_kernel_ndim(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    dense_15_kernel_nume(8 downto 0) <= "000000000";
    dense_15_kernel_nume(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    dense_15_bias_numel(3 downto 0) <= "0000";
    dense_15_bias_numel(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    dense_16_kernel_ndim(0) <= '0';
    dense_16_kernel_ndim(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    dense_16_kernel_nume(3 downto 0) <= "0000";
    dense_16_kernel_nume(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    dense_16_bias_numel(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    reg_966(4 downto 0) <= "00000";
    reg_966(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    reg_972(3 downto 0) <= "0000";
    reg_972(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    storemerge1_cast_reg_1379(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    storemerge2_cast_reg_1402(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";
    storemerge4_cast9_reg_1441(63 downto 13) <= "000000000000000000000000000000000000000000000000000";
    storemerge5_cast8_reg_1464(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    storemerge7_cast5_reg_1503(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    storemerge8_cast4_reg_1526(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    storemerge9_cast2_reg_1557(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state5, exitcond2_fu_1012_p2, ap_CS_fsm_state10, exitcond3_fu_1029_p2, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state17, exitcond5_fu_1092_p2, ap_CS_fsm_state22, exitcond6_fu_1121_p2, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state29, exitcond8_fu_1190_p2, ap_CS_fsm_state34, exitcond9_fu_1219_p2, ap_CS_fsm_state37, ap_CS_fsm_state38, exitcond_fu_1259_p2, ap_CS_fsm_state43, tmp_16_fu_1300_p2, grp_k2c_dense_fu_863_ap_done, grp_k2c_dense_2_fu_887_ap_done, grp_k2c_dense_1_fu_910_ap_done, grp_k2c_dense_3_fu_933_ap_done, exitcond1_fu_983_p2, tmp_4_fu_1052_p2, exitcond4_fu_1063_p2, tmp_9_fu_1150_p2, exitcond7_fu_1161_p2, tmp_13_fu_1248_p2, ap_CS_fsm_state50, ap_CS_fsm_state46, ap_CS_fsm_state48, ap_CS_fsm_state44)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond1_fu_983_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((exitcond2_fu_1012_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((exitcond3_fu_1029_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state13 => 
                if (((tmp_4_fu_1052_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((exitcond4_fu_1063_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((exitcond5_fu_1092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((exitcond6_fu_1121_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state25 => 
                if (((tmp_9_fu_1150_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                if (((exitcond7_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((exitcond8_fu_1190_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                if (((exitcond9_fu_1219_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state37 => 
                if (((tmp_13_fu_1248_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when ap_ST_fsm_state38 => 
                if (((exitcond_fu_1259_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((tmp_16_fu_1300_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                if (((grp_k2c_dense_3_fu_933_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((grp_k2c_dense_2_fu_887_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                    ap_NS_fsm <= ap_ST_fsm_state47;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                if (((grp_k2c_dense_1_fu_910_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                if (((grp_k2c_dense_fu_863_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(grp_k2c_dense_fu_863_ap_done, ap_CS_fsm_state50)
    begin
        if (((grp_k2c_dense_fu_863_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_k2c_dense_fu_863_ap_done, ap_CS_fsm_state50)
    begin
        if (((grp_k2c_dense_fu_863_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_bias_array_5_address0_assign_proc : process(storemerge2_cast_reg_1402, grp_k2c_dense_3_fu_933_bias_array_address0, ap_CS_fsm_state12, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_13_bias_array_5_address0 <= storemerge2_cast_reg_1402(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_bias_array_5_address0 <= grp_k2c_dense_3_fu_933_bias_array_address0;
        else 
            dense_13_bias_array_5_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_bias_array_5_ce0_assign_proc : process(grp_k2c_dense_3_fu_933_bias_array_ce0, ap_CS_fsm_state12, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_13_bias_array_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_bias_array_5_ce0 <= grp_k2c_dense_3_fu_933_bias_array_ce0;
        else 
            dense_13_bias_array_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_bias_array_5_we0_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            dense_13_bias_array_5_we0 <= ap_const_logic_1;
        else 
            dense_13_bias_array_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_13_bias_array_address0 <= storemerge2_cast_fu_1024_p1(7 - 1 downto 0);

    dense_13_bias_array_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            dense_13_bias_array_ce0 <= ap_const_logic_1;
        else 
            dense_13_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_fwork_address0_assign_proc : process(ap_CS_fsm_state13, grp_k2c_dense_3_fu_933_fwork_address0, ap_CS_fsm_state44, tmp_3_fu_1047_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            dense_13_fwork_address0 <= tmp_3_fu_1047_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_fwork_address0 <= grp_k2c_dense_3_fu_933_fwork_address0;
        else 
            dense_13_fwork_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_fwork_ce0_assign_proc : process(ap_CS_fsm_state13, grp_k2c_dense_3_fu_933_fwork_ce0, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            dense_13_fwork_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_fwork_ce0 <= grp_k2c_dense_3_fu_933_fwork_ce0;
        else 
            dense_13_fwork_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_fwork_ce1_assign_proc : process(grp_k2c_dense_3_fu_933_fwork_ce1, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_fwork_ce1 <= grp_k2c_dense_3_fu_933_fwork_ce1;
        else 
            dense_13_fwork_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_fwork_d0_assign_proc : process(ap_CS_fsm_state13, grp_k2c_dense_3_fu_933_fwork_d0, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            dense_13_fwork_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_fwork_d0 <= grp_k2c_dense_3_fu_933_fwork_d0;
        else 
            dense_13_fwork_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_fwork_we0_assign_proc : process(ap_CS_fsm_state13, grp_k2c_dense_3_fu_933_fwork_we0, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            dense_13_fwork_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_fwork_we0 <= grp_k2c_dense_3_fu_933_fwork_we0;
        else 
            dense_13_fwork_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_13_input_input_array_address0 <= grp_k2c_dense_3_fu_933_input_array_address0;
    dense_13_input_input_array_ce0 <= grp_k2c_dense_3_fu_933_input_array_ce0;
    dense_13_input_input_shape_address0 <= grp_k2c_dense_3_fu_933_input_shape_address0;
    dense_13_input_input_shape_ce0 <= grp_k2c_dense_3_fu_933_input_shape_ce0;

    dense_13_kernel_arra_4_address0_assign_proc : process(storemerge1_cast_reg_1379, grp_k2c_dense_3_fu_933_kernel_array_address0, ap_CS_fsm_state7, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_13_kernel_arra_4_address0 <= storemerge1_cast_reg_1379(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_kernel_arra_4_address0 <= grp_k2c_dense_3_fu_933_kernel_array_address0;
        else 
            dense_13_kernel_arra_4_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_kernel_arra_4_ce0_assign_proc : process(grp_k2c_dense_3_fu_933_kernel_array_ce0, ap_CS_fsm_state7, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_13_kernel_arra_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_kernel_arra_4_ce0 <= grp_k2c_dense_3_fu_933_kernel_array_ce0;
        else 
            dense_13_kernel_arra_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_kernel_arra_4_we0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_13_kernel_arra_4_we0 <= ap_const_logic_1;
        else 
            dense_13_kernel_arra_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_13_kernel_arra_address0 <= storemerge1_cast_fu_1007_p1(12 - 1 downto 0);

    dense_13_kernel_arra_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_kernel_arra_ce0 <= ap_const_logic_1;
        else 
            dense_13_kernel_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_kernel_shap_address0_assign_proc : process(ap_CS_fsm_state5, grp_k2c_dense_3_fu_933_kernel_shape_address0, ap_CS_fsm_state9, ap_CS_fsm_state44, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_13_kernel_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_13_kernel_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_kernel_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_kernel_shap_address0 <= grp_k2c_dense_3_fu_933_kernel_shape_address0;
        else 
            dense_13_kernel_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_13_kernel_shap_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_13_kernel_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_13_kernel_shap_address1 <= ap_const_lv3_2;
        else 
            dense_13_kernel_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_13_kernel_shap_ce0_assign_proc : process(ap_CS_fsm_state5, grp_k2c_dense_3_fu_933_kernel_shape_ce0, ap_CS_fsm_state9, ap_CS_fsm_state44, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dense_13_kernel_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_kernel_shap_ce0 <= grp_k2c_dense_3_fu_933_kernel_shape_ce0;
        else 
            dense_13_kernel_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_kernel_shap_ce1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dense_13_kernel_shap_ce1 <= ap_const_logic_1;
        else 
            dense_13_kernel_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_kernel_shap_d0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            dense_13_kernel_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_13_kernel_shap_d0 <= ap_const_lv64_80;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_13_kernel_shap_d0 <= ap_const_lv64_14;
        else 
            dense_13_kernel_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_kernel_shap_we0_assign_proc : process(ap_CS_fsm_state5, exitcond2_fu_1012_p2, ap_CS_fsm_state9, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or ((exitcond2_fu_1012_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            dense_13_kernel_shap_we0 <= ap_const_logic_1;
        else 
            dense_13_kernel_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_kernel_shap_we1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dense_13_kernel_shap_we1 <= ap_const_logic_1;
        else 
            dense_13_kernel_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_address0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_2_fu_887_input_array_address0, grp_k2c_dense_3_fu_933_output_array_address0, ap_CS_fsm_state46, ap_CS_fsm_state44, storemerge_cast_fu_978_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_address0 <= storemerge_cast_fu_978_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_output_arra_address0 <= grp_k2c_dense_3_fu_933_output_array_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_13_output_arra_address0 <= grp_k2c_dense_2_fu_887_input_array_address0;
        else 
            dense_13_output_arra_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_output_arra_ce0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_2_fu_887_input_array_ce0, grp_k2c_dense_3_fu_933_output_array_ce0, ap_CS_fsm_state46, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_output_arra_ce0 <= grp_k2c_dense_3_fu_933_output_array_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_13_output_arra_ce0 <= grp_k2c_dense_2_fu_887_input_array_ce0;
        else 
            dense_13_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_ce1_assign_proc : process(grp_k2c_dense_3_fu_933_output_array_ce1, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_output_arra_ce1 <= grp_k2c_dense_3_fu_933_output_array_ce1;
        else 
            dense_13_output_arra_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_d0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_3_fu_933_output_array_d0, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_arra_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_output_arra_d0 <= grp_k2c_dense_3_fu_933_output_array_d0;
        else 
            dense_13_output_arra_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_output_arra_we0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_3_fu_933_output_array_we0, exitcond1_fu_983_p2, ap_CS_fsm_state44)
    begin
        if (((exitcond1_fu_983_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dense_13_output_arra_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_output_arra_we0 <= grp_k2c_dense_3_fu_933_output_array_we0;
        else 
            dense_13_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_arra_we1_assign_proc : process(grp_k2c_dense_3_fu_933_output_array_we1, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            dense_13_output_arra_we1 <= grp_k2c_dense_3_fu_933_output_array_we1;
        else 
            dense_13_output_arra_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_shap_address0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_2_fu_887_input_shape_address0, ap_CS_fsm_state4, ap_CS_fsm_state46, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dense_13_output_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_13_output_shap_address0 <= grp_k2c_dense_2_fu_887_input_shape_address0;
        else 
            dense_13_output_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_13_output_shap_address1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_13_output_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dense_13_output_shap_address1 <= ap_const_lv3_2;
        else 
            dense_13_output_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_13_output_shap_ce0_assign_proc : process(ap_CS_fsm_state2, grp_k2c_dense_2_fu_887_input_shape_ce0, ap_CS_fsm_state4, ap_CS_fsm_state46, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            dense_13_output_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_13_output_shap_ce0 <= grp_k2c_dense_2_fu_887_input_shape_ce0;
        else 
            dense_13_output_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_shap_ce1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            dense_13_output_shap_ce1 <= ap_const_logic_1;
        else 
            dense_13_output_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_shap_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            dense_13_output_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_13_output_shap_d0 <= ap_const_lv64_80;
        else 
            dense_13_output_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_13_output_shap_we0_assign_proc : process(ap_CS_fsm_state2, exitcond1_fu_983_p2, ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((exitcond1_fu_983_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            dense_13_output_shap_we0 <= ap_const_logic_1;
        else 
            dense_13_output_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_13_output_shap_we1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            dense_13_output_shap_we1 <= ap_const_logic_1;
        else 
            dense_13_output_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_bias_array_3_address0_assign_proc : process(storemerge5_cast8_reg_1464, grp_k2c_dense_2_fu_887_bias_array_address0, ap_CS_fsm_state24, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_14_bias_array_3_address0 <= storemerge5_cast8_reg_1464(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_bias_array_3_address0 <= grp_k2c_dense_2_fu_887_bias_array_address0;
        else 
            dense_14_bias_array_3_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_bias_array_3_ce0_assign_proc : process(grp_k2c_dense_2_fu_887_bias_array_ce0, ap_CS_fsm_state24, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_14_bias_array_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_bias_array_3_ce0 <= grp_k2c_dense_2_fu_887_bias_array_ce0;
        else 
            dense_14_bias_array_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_bias_array_3_we0_assign_proc : process(ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            dense_14_bias_array_3_we0 <= ap_const_logic_1;
        else 
            dense_14_bias_array_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_14_bias_array_address0 <= storemerge5_cast8_fu_1116_p1(5 - 1 downto 0);

    dense_14_bias_array_ce0_assign_proc : process(ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            dense_14_bias_array_ce0 <= ap_const_logic_1;
        else 
            dense_14_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_fwork_address0_assign_proc : process(ap_CS_fsm_state25, grp_k2c_dense_2_fu_887_fwork_address0, ap_CS_fsm_state46, tmp_8_fu_1145_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            dense_14_fwork_address0 <= tmp_8_fu_1145_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_fwork_address0 <= grp_k2c_dense_2_fu_887_fwork_address0;
        else 
            dense_14_fwork_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_fwork_ce0_assign_proc : process(ap_CS_fsm_state25, grp_k2c_dense_2_fu_887_fwork_ce0, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            dense_14_fwork_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_fwork_ce0 <= grp_k2c_dense_2_fu_887_fwork_ce0;
        else 
            dense_14_fwork_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_fwork_ce1_assign_proc : process(grp_k2c_dense_2_fu_887_fwork_ce1, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_fwork_ce1 <= grp_k2c_dense_2_fu_887_fwork_ce1;
        else 
            dense_14_fwork_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_fwork_d0_assign_proc : process(ap_CS_fsm_state25, grp_k2c_dense_2_fu_887_fwork_d0, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            dense_14_fwork_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_fwork_d0 <= grp_k2c_dense_2_fu_887_fwork_d0;
        else 
            dense_14_fwork_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_fwork_we0_assign_proc : process(ap_CS_fsm_state25, grp_k2c_dense_2_fu_887_fwork_we0, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            dense_14_fwork_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_fwork_we0 <= grp_k2c_dense_2_fu_887_fwork_we0;
        else 
            dense_14_fwork_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_kernel_arra_2_address0_assign_proc : process(storemerge4_cast9_reg_1441, grp_k2c_dense_2_fu_887_kernel_array_address0, ap_CS_fsm_state19, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            dense_14_kernel_arra_2_address0 <= storemerge4_cast9_reg_1441(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_kernel_arra_2_address0 <= grp_k2c_dense_2_fu_887_kernel_array_address0;
        else 
            dense_14_kernel_arra_2_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_kernel_arra_2_ce0_assign_proc : process(grp_k2c_dense_2_fu_887_kernel_array_ce0, ap_CS_fsm_state19, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            dense_14_kernel_arra_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_kernel_arra_2_ce0 <= grp_k2c_dense_2_fu_887_kernel_array_ce0;
        else 
            dense_14_kernel_arra_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_kernel_arra_2_we0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            dense_14_kernel_arra_2_we0 <= ap_const_logic_1;
        else 
            dense_14_kernel_arra_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_14_kernel_arra_address0 <= storemerge4_cast9_fu_1087_p1(12 - 1 downto 0);

    dense_14_kernel_arra_ce0_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dense_14_kernel_arra_ce0 <= ap_const_logic_1;
        else 
            dense_14_kernel_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_kernel_shap_address0_assign_proc : process(ap_CS_fsm_state17, grp_k2c_dense_2_fu_887_kernel_shape_address0, ap_CS_fsm_state21, ap_CS_fsm_state46, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dense_14_kernel_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_14_kernel_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dense_14_kernel_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_kernel_shap_address0 <= grp_k2c_dense_2_fu_887_kernel_shape_address0;
        else 
            dense_14_kernel_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_14_kernel_shap_address1_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dense_14_kernel_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_14_kernel_shap_address1 <= ap_const_lv3_2;
        else 
            dense_14_kernel_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_14_kernel_shap_ce0_assign_proc : process(ap_CS_fsm_state17, grp_k2c_dense_2_fu_887_kernel_shape_ce0, ap_CS_fsm_state21, ap_CS_fsm_state46, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            dense_14_kernel_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_kernel_shap_ce0 <= grp_k2c_dense_2_fu_887_kernel_shape_ce0;
        else 
            dense_14_kernel_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_kernel_shap_ce1_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            dense_14_kernel_shap_ce1 <= ap_const_logic_1;
        else 
            dense_14_kernel_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_kernel_shap_d0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            dense_14_kernel_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            dense_14_kernel_shap_d0 <= ap_const_lv64_20;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dense_14_kernel_shap_d0 <= ap_const_lv64_80;
        else 
            dense_14_kernel_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_kernel_shap_we0_assign_proc : process(ap_CS_fsm_state17, exitcond5_fu_1092_p2, ap_CS_fsm_state21, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or ((exitcond5_fu_1092_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            dense_14_kernel_shap_we0 <= ap_const_logic_1;
        else 
            dense_14_kernel_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_kernel_shap_we1_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            dense_14_kernel_shap_we1 <= ap_const_logic_1;
        else 
            dense_14_kernel_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_address0_assign_proc : process(ap_CS_fsm_state14, grp_k2c_dense_2_fu_887_output_array_address0, grp_k2c_dense_1_fu_910_input_array_address0, ap_CS_fsm_state46, ap_CS_fsm_state48, storemerge3_cast_fu_1058_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dense_14_output_arra_address0 <= storemerge3_cast_fu_1058_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_14_output_arra_address0 <= grp_k2c_dense_1_fu_910_input_array_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_output_arra_address0 <= grp_k2c_dense_2_fu_887_output_array_address0;
        else 
            dense_14_output_arra_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_output_arra_ce0_assign_proc : process(ap_CS_fsm_state14, grp_k2c_dense_2_fu_887_output_array_ce0, grp_k2c_dense_1_fu_910_input_array_ce0, ap_CS_fsm_state46, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dense_14_output_arra_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_14_output_arra_ce0 <= grp_k2c_dense_1_fu_910_input_array_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_output_arra_ce0 <= grp_k2c_dense_2_fu_887_output_array_ce0;
        else 
            dense_14_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_ce1_assign_proc : process(grp_k2c_dense_2_fu_887_output_array_ce1, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_output_arra_ce1 <= grp_k2c_dense_2_fu_887_output_array_ce1;
        else 
            dense_14_output_arra_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_d0_assign_proc : process(ap_CS_fsm_state14, grp_k2c_dense_2_fu_887_output_array_d0, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dense_14_output_arra_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_output_arra_d0 <= grp_k2c_dense_2_fu_887_output_array_d0;
        else 
            dense_14_output_arra_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_output_arra_we0_assign_proc : process(ap_CS_fsm_state14, grp_k2c_dense_2_fu_887_output_array_we0, exitcond4_fu_1063_p2, ap_CS_fsm_state46)
    begin
        if (((exitcond4_fu_1063_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            dense_14_output_arra_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_output_arra_we0 <= grp_k2c_dense_2_fu_887_output_array_we0;
        else 
            dense_14_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_arra_we1_assign_proc : process(grp_k2c_dense_2_fu_887_output_array_we1, ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            dense_14_output_arra_we1 <= grp_k2c_dense_2_fu_887_output_array_we1;
        else 
            dense_14_output_arra_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_shap_address0_assign_proc : process(ap_CS_fsm_state14, grp_k2c_dense_1_fu_910_input_shape_address0, ap_CS_fsm_state16, ap_CS_fsm_state48, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_14_output_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_14_output_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dense_14_output_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_14_output_shap_address0 <= grp_k2c_dense_1_fu_910_input_shape_address0;
        else 
            dense_14_output_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_14_output_shap_address1_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            dense_14_output_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            dense_14_output_shap_address1 <= ap_const_lv3_2;
        else 
            dense_14_output_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_14_output_shap_ce0_assign_proc : process(ap_CS_fsm_state14, grp_k2c_dense_1_fu_910_input_shape_ce0, ap_CS_fsm_state16, ap_CS_fsm_state48, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_14_output_shap_ce0 <= grp_k2c_dense_1_fu_910_input_shape_ce0;
        else 
            dense_14_output_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_shap_ce1_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_shap_ce1 <= ap_const_logic_1;
        else 
            dense_14_output_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_shap_d0_assign_proc : process(ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dense_14_output_shap_d0 <= ap_const_lv64_20;
        else 
            dense_14_output_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_14_output_shap_we0_assign_proc : process(ap_CS_fsm_state14, exitcond4_fu_1063_p2, ap_CS_fsm_state16, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((exitcond4_fu_1063_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14)))) then 
            dense_14_output_shap_we0 <= ap_const_logic_1;
        else 
            dense_14_output_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_14_output_shap_we1_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            dense_14_output_shap_we1 <= ap_const_logic_1;
        else 
            dense_14_output_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dense_15_bias_array1_address0 <= storemerge8_cast4_fu_1214_p1(4 - 1 downto 0);

    dense_15_bias_array1_ce0_assign_proc : process(ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            dense_15_bias_array1_ce0 <= ap_const_logic_1;
        else 
            dense_15_bias_array1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_bias_array_address0_assign_proc : process(storemerge8_cast4_reg_1526, grp_k2c_dense_1_fu_910_bias_array_address0, ap_CS_fsm_state36, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            dense_15_bias_array_address0 <= storemerge8_cast4_reg_1526(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_bias_array_address0 <= grp_k2c_dense_1_fu_910_bias_array_address0;
        else 
            dense_15_bias_array_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_15_bias_array_ce0_assign_proc : process(grp_k2c_dense_1_fu_910_bias_array_ce0, ap_CS_fsm_state36, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            dense_15_bias_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_bias_array_ce0 <= grp_k2c_dense_1_fu_910_bias_array_ce0;
        else 
            dense_15_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_bias_array_we0_assign_proc : process(ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            dense_15_bias_array_we0 <= ap_const_logic_1;
        else 
            dense_15_bias_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_fwork_address0_assign_proc : process(ap_CS_fsm_state37, grp_k2c_dense_1_fu_910_fwork_address0, ap_CS_fsm_state48, tmp_12_fu_1243_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            dense_15_fwork_address0 <= tmp_12_fu_1243_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_fwork_address0 <= grp_k2c_dense_1_fu_910_fwork_address0;
        else 
            dense_15_fwork_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dense_15_fwork_ce0_assign_proc : process(ap_CS_fsm_state37, grp_k2c_dense_1_fu_910_fwork_ce0, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            dense_15_fwork_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_fwork_ce0 <= grp_k2c_dense_1_fu_910_fwork_ce0;
        else 
            dense_15_fwork_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_fwork_ce1_assign_proc : process(grp_k2c_dense_1_fu_910_fwork_ce1, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_fwork_ce1 <= grp_k2c_dense_1_fu_910_fwork_ce1;
        else 
            dense_15_fwork_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_fwork_d0_assign_proc : process(ap_CS_fsm_state37, grp_k2c_dense_1_fu_910_fwork_d0, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            dense_15_fwork_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_fwork_d0 <= grp_k2c_dense_1_fu_910_fwork_d0;
        else 
            dense_15_fwork_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_15_fwork_we0_assign_proc : process(ap_CS_fsm_state37, grp_k2c_dense_1_fu_910_fwork_we0, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            dense_15_fwork_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_fwork_we0 <= grp_k2c_dense_1_fu_910_fwork_we0;
        else 
            dense_15_fwork_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_kernel_arra_1_address0_assign_proc : process(storemerge7_cast5_reg_1503, grp_k2c_dense_1_fu_910_kernel_array_address0, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            dense_15_kernel_arra_1_address0 <= storemerge7_cast5_reg_1503(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_kernel_arra_1_address0 <= grp_k2c_dense_1_fu_910_kernel_array_address0;
        else 
            dense_15_kernel_arra_1_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_15_kernel_arra_1_ce0_assign_proc : process(grp_k2c_dense_1_fu_910_kernel_array_ce0, ap_CS_fsm_state31, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            dense_15_kernel_arra_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_kernel_arra_1_ce0 <= grp_k2c_dense_1_fu_910_kernel_array_ce0;
        else 
            dense_15_kernel_arra_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_kernel_arra_1_we0_assign_proc : process(ap_CS_fsm_state31)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            dense_15_kernel_arra_1_we0 <= ap_const_logic_1;
        else 
            dense_15_kernel_arra_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_15_kernel_arra_address0 <= storemerge7_cast5_fu_1185_p1(9 - 1 downto 0);

    dense_15_kernel_arra_ce0_assign_proc : process(ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            dense_15_kernel_arra_ce0 <= ap_const_logic_1;
        else 
            dense_15_kernel_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_kernel_shap_address0_assign_proc : process(ap_CS_fsm_state29, grp_k2c_dense_1_fu_910_kernel_shape_address0, ap_CS_fsm_state33, ap_CS_fsm_state48, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            dense_15_kernel_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            dense_15_kernel_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            dense_15_kernel_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_kernel_shap_address0 <= grp_k2c_dense_1_fu_910_kernel_shape_address0;
        else 
            dense_15_kernel_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_15_kernel_shap_address1_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            dense_15_kernel_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            dense_15_kernel_shap_address1 <= ap_const_lv3_2;
        else 
            dense_15_kernel_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_15_kernel_shap_ce0_assign_proc : process(ap_CS_fsm_state29, grp_k2c_dense_1_fu_910_kernel_shape_ce0, ap_CS_fsm_state33, ap_CS_fsm_state48, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            dense_15_kernel_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_kernel_shap_ce0 <= grp_k2c_dense_1_fu_910_kernel_shape_ce0;
        else 
            dense_15_kernel_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_kernel_shap_ce1_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            dense_15_kernel_shap_ce1 <= ap_const_logic_1;
        else 
            dense_15_kernel_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_kernel_shap_d0_assign_proc : process(ap_CS_fsm_state29, ap_CS_fsm_state33, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            dense_15_kernel_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            dense_15_kernel_shap_d0 <= ap_const_lv64_10;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            dense_15_kernel_shap_d0 <= ap_const_lv64_20;
        else 
            dense_15_kernel_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_15_kernel_shap_we0_assign_proc : process(ap_CS_fsm_state29, exitcond8_fu_1190_p2, ap_CS_fsm_state33, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or ((exitcond8_fu_1190_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state29)))) then 
            dense_15_kernel_shap_we0 <= ap_const_logic_1;
        else 
            dense_15_kernel_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_kernel_shap_we1_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            dense_15_kernel_shap_we1 <= ap_const_logic_1;
        else 
            dense_15_kernel_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_output_arra_address0_assign_proc : process(ap_CS_fsm_state26, grp_k2c_dense_fu_863_input_array_address0, grp_k2c_dense_1_fu_910_output_array_address0, ap_CS_fsm_state50, ap_CS_fsm_state48, storemerge6_cast6_fu_1156_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_15_output_arra_address0 <= storemerge6_cast6_fu_1156_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_output_arra_address0 <= grp_k2c_dense_1_fu_910_output_array_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_15_output_arra_address0 <= grp_k2c_dense_fu_863_input_array_address0;
        else 
            dense_15_output_arra_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_15_output_arra_ce0_assign_proc : process(ap_CS_fsm_state26, grp_k2c_dense_fu_863_input_array_ce0, grp_k2c_dense_1_fu_910_output_array_ce0, ap_CS_fsm_state50, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_15_output_arra_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_output_arra_ce0 <= grp_k2c_dense_1_fu_910_output_array_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_15_output_arra_ce0 <= grp_k2c_dense_fu_863_input_array_ce0;
        else 
            dense_15_output_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_output_arra_ce1_assign_proc : process(grp_k2c_dense_1_fu_910_output_array_ce1, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_output_arra_ce1 <= grp_k2c_dense_1_fu_910_output_array_ce1;
        else 
            dense_15_output_arra_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_output_arra_d0_assign_proc : process(ap_CS_fsm_state26, grp_k2c_dense_1_fu_910_output_array_d0, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_15_output_arra_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_output_arra_d0 <= grp_k2c_dense_1_fu_910_output_array_d0;
        else 
            dense_15_output_arra_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_15_output_arra_we0_assign_proc : process(ap_CS_fsm_state26, grp_k2c_dense_1_fu_910_output_array_we0, exitcond7_fu_1161_p2, ap_CS_fsm_state48)
    begin
        if (((exitcond7_fu_1161_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            dense_15_output_arra_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_output_arra_we0 <= grp_k2c_dense_1_fu_910_output_array_we0;
        else 
            dense_15_output_arra_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_output_arra_we1_assign_proc : process(grp_k2c_dense_1_fu_910_output_array_we1, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            dense_15_output_arra_we1 <= grp_k2c_dense_1_fu_910_output_array_we1;
        else 
            dense_15_output_arra_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_output_shap_address0_assign_proc : process(ap_CS_fsm_state26, grp_k2c_dense_fu_863_input_shape_address0, ap_CS_fsm_state28, ap_CS_fsm_state50, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            dense_15_output_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            dense_15_output_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_15_output_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_15_output_shap_address0 <= grp_k2c_dense_fu_863_input_shape_address0;
        else 
            dense_15_output_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_15_output_shap_address1_assign_proc : process(ap_CS_fsm_state28, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            dense_15_output_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            dense_15_output_shap_address1 <= ap_const_lv3_2;
        else 
            dense_15_output_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_15_output_shap_ce0_assign_proc : process(ap_CS_fsm_state26, grp_k2c_dense_fu_863_input_shape_ce0, ap_CS_fsm_state28, ap_CS_fsm_state50, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            dense_15_output_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_15_output_shap_ce0 <= grp_k2c_dense_fu_863_input_shape_ce0;
        else 
            dense_15_output_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_output_shap_ce1_assign_proc : process(ap_CS_fsm_state28, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            dense_15_output_shap_ce1 <= ap_const_logic_1;
        else 
            dense_15_output_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_output_shap_d0_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state28, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            dense_15_output_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            dense_15_output_shap_d0 <= ap_const_lv64_10;
        else 
            dense_15_output_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_15_output_shap_we0_assign_proc : process(ap_CS_fsm_state26, exitcond7_fu_1161_p2, ap_CS_fsm_state28, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or ((exitcond7_fu_1161_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26)))) then 
            dense_15_output_shap_we0 <= ap_const_logic_1;
        else 
            dense_15_output_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_15_output_shap_we1_assign_proc : process(ap_CS_fsm_state28, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            dense_15_output_shap_we1 <= ap_const_logic_1;
        else 
            dense_15_output_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_bias_array_address0_assign_proc : process(grp_k2c_dense_fu_863_bias_array_address0, ap_CS_fsm_state42, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            dense_16_bias_array_address0 <= ap_const_lv14_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_16_bias_array_address0 <= grp_k2c_dense_fu_863_bias_array_address0;
        else 
            dense_16_bias_array_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_16_bias_array_ce0_assign_proc : process(grp_k2c_dense_fu_863_bias_array_ce0, ap_CS_fsm_state42, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            dense_16_bias_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_16_bias_array_ce0 <= grp_k2c_dense_fu_863_bias_array_ce0;
        else 
            dense_16_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_bias_array_we0_assign_proc : process(ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            dense_16_bias_array_we0 <= ap_const_logic_1;
        else 
            dense_16_bias_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_fwork_address0_assign_proc : process(ap_CS_fsm_state43, grp_k2c_dense_fu_863_fwork_address0, ap_CS_fsm_state50, tmp_15_fu_1295_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            dense_16_fwork_address0 <= tmp_15_fu_1295_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_16_fwork_address0 <= grp_k2c_dense_fu_863_fwork_address0;
        else 
            dense_16_fwork_address0 <= "XXXXX";
        end if; 
    end process;


    dense_16_fwork_ce0_assign_proc : process(ap_CS_fsm_state43, grp_k2c_dense_fu_863_fwork_ce0, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            dense_16_fwork_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_16_fwork_ce0 <= grp_k2c_dense_fu_863_fwork_ce0;
        else 
            dense_16_fwork_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_fwork_ce1_assign_proc : process(grp_k2c_dense_fu_863_fwork_ce1, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_16_fwork_ce1 <= grp_k2c_dense_fu_863_fwork_ce1;
        else 
            dense_16_fwork_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_fwork_d0_assign_proc : process(ap_CS_fsm_state43, grp_k2c_dense_fu_863_fwork_d0, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            dense_16_fwork_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_16_fwork_d0 <= grp_k2c_dense_fu_863_fwork_d0;
        else 
            dense_16_fwork_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_16_fwork_we0_assign_proc : process(ap_CS_fsm_state43, grp_k2c_dense_fu_863_fwork_we0, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            dense_16_fwork_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_16_fwork_we0 <= grp_k2c_dense_fu_863_fwork_we0;
        else 
            dense_16_fwork_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_kernel_arra_0_address0_assign_proc : process(storemerge9_cast2_reg_1557, grp_k2c_dense_fu_863_kernel_array_address0, ap_CS_fsm_state40, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            dense_16_kernel_arra_0_address0 <= storemerge9_cast2_reg_1557(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_16_kernel_arra_0_address0 <= grp_k2c_dense_fu_863_kernel_array_address0;
        else 
            dense_16_kernel_arra_0_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_16_kernel_arra_0_ce0_assign_proc : process(grp_k2c_dense_fu_863_kernel_array_ce0, ap_CS_fsm_state40, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            dense_16_kernel_arra_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_16_kernel_arra_0_ce0 <= grp_k2c_dense_fu_863_kernel_array_ce0;
        else 
            dense_16_kernel_arra_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_kernel_arra_0_we0_assign_proc : process(ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            dense_16_kernel_arra_0_we0 <= ap_const_logic_1;
        else 
            dense_16_kernel_arra_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_16_kernel_arra_address0 <= storemerge9_cast2_fu_1254_p1(4 - 1 downto 0);

    dense_16_kernel_arra_ce0_assign_proc : process(ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            dense_16_kernel_arra_ce0 <= ap_const_logic_1;
        else 
            dense_16_kernel_arra_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_kernel_shap_address0_assign_proc : process(ap_CS_fsm_state38, grp_k2c_dense_fu_863_kernel_shape_address0, ap_CS_fsm_state42, ap_CS_fsm_state50, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            dense_16_kernel_shap_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            dense_16_kernel_shap_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            dense_16_kernel_shap_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_16_kernel_shap_address0 <= grp_k2c_dense_fu_863_kernel_shape_address0;
        else 
            dense_16_kernel_shap_address0 <= "XXX";
        end if; 
    end process;


    dense_16_kernel_shap_address1_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            dense_16_kernel_shap_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            dense_16_kernel_shap_address1 <= ap_const_lv3_2;
        else 
            dense_16_kernel_shap_address1 <= "XXX";
        end if; 
    end process;


    dense_16_kernel_shap_ce0_assign_proc : process(ap_CS_fsm_state38, grp_k2c_dense_fu_863_kernel_shape_ce0, ap_CS_fsm_state42, ap_CS_fsm_state50, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            dense_16_kernel_shap_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            dense_16_kernel_shap_ce0 <= grp_k2c_dense_fu_863_kernel_shape_ce0;
        else 
            dense_16_kernel_shap_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_kernel_shap_ce1_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            dense_16_kernel_shap_ce1 <= ap_const_logic_1;
        else 
            dense_16_kernel_shap_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_kernel_shap_d0_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state42, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            dense_16_kernel_shap_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            dense_16_kernel_shap_d0 <= ap_const_lv64_10;
        else 
            dense_16_kernel_shap_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_16_kernel_shap_we0_assign_proc : process(ap_CS_fsm_state38, exitcond_fu_1259_p2, ap_CS_fsm_state42, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or ((exitcond_fu_1259_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38)))) then 
            dense_16_kernel_shap_we0 <= ap_const_logic_1;
        else 
            dense_16_kernel_shap_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_16_kernel_shap_we1_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            dense_16_kernel_shap_we1 <= ap_const_logic_1;
        else 
            dense_16_kernel_shap_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dense_16_output_array_address0 <= grp_k2c_dense_fu_863_output_array_address0;
    dense_16_output_array_address1 <= grp_k2c_dense_fu_863_output_array_address1;
    dense_16_output_array_ce0 <= grp_k2c_dense_fu_863_output_array_ce0;
    dense_16_output_array_ce1 <= grp_k2c_dense_fu_863_output_array_ce1;
    dense_16_output_array_d0 <= grp_k2c_dense_fu_863_output_array_d0;
    dense_16_output_array_d1 <= grp_k2c_dense_fu_863_output_array_d1;
    dense_16_output_array_we0 <= grp_k2c_dense_fu_863_output_array_we0;
    dense_16_output_array_we1 <= grp_k2c_dense_fu_863_output_array_we1;
    dense_16_output_shape_address0 <= ap_const_lv3_0;
    dense_16_output_shape_address1 <= ap_const_lv3_0;
    dense_16_output_shape_ce0 <= ap_const_logic_0;
    dense_16_output_shape_ce1 <= ap_const_logic_0;
    dense_16_output_shape_d0 <= ap_const_lv64_0;
    dense_16_output_shape_d1 <= ap_const_lv64_0;
    dense_16_output_shape_we0 <= ap_const_logic_0;
    dense_16_output_shape_we1 <= ap_const_logic_0;
    exitcond1_fu_983_p2 <= "1" when (storemerge_reg_709 = ap_const_lv8_80) else "0";
    exitcond2_fu_1012_p2 <= "1" when (storemerge1_reg_720 = ap_const_lv12_A00) else "0";
    exitcond3_fu_1029_p2 <= "1" when (storemerge2_reg_731 = ap_const_lv8_80) else "0";
    exitcond4_fu_1063_p2 <= "1" when (storemerge3_reg_753 = ap_const_lv6_20) else "0";
    exitcond5_fu_1092_p2 <= "1" when (storemerge4_reg_764 = ap_const_lv13_1000) else "0";
    exitcond6_fu_1121_p2 <= "1" when (storemerge5_reg_775 = ap_const_lv6_20) else "0";
    exitcond7_fu_1161_p2 <= "1" when (storemerge6_reg_797 = ap_const_lv5_10) else "0";
    exitcond8_fu_1190_p2 <= "1" when (storemerge7_reg_808 = ap_const_lv10_200) else "0";
    exitcond9_fu_1219_p2 <= "1" when (storemerge8_reg_819 = ap_const_lv5_10) else "0";
    exitcond_fu_1259_p2 <= "1" when (storemerge9_reg_841 = ap_const_lv5_10) else "0";
    grp_k2c_dense_1_fu_910_ap_start <= grp_k2c_dense_1_fu_910_ap_start_reg;
    grp_k2c_dense_2_fu_887_ap_start <= grp_k2c_dense_2_fu_887_ap_start_reg;
    grp_k2c_dense_3_fu_933_ap_start <= grp_k2c_dense_3_fu_933_ap_start_reg;
    grp_k2c_dense_fu_863_ap_start <= grp_k2c_dense_fu_863_ap_start_reg;
    indvarinc1_fu_1139_p2 <= std_logic_vector(unsigned(invdar1_reg_786) + unsigned(ap_const_lv13_1));
    indvarinc2_fu_1237_p2 <= std_logic_vector(unsigned(invdar2_reg_830) + unsigned(ap_const_lv10_1));
    indvarinc3_fu_1289_p2 <= std_logic_vector(unsigned(invdar3_reg_852) + unsigned(ap_const_lv5_1));
    indvarinc_fu_1041_p2 <= std_logic_vector(unsigned(invdar_reg_742) + unsigned(ap_const_lv12_1));
    storemerge1_cast_fu_1007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge1_reg_720),64));
    storemerge2_cast_fu_1024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge2_reg_731),64));
    storemerge3_cast_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge3_reg_753),64));
    storemerge4_cast9_fu_1087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge4_reg_764),64));
    storemerge5_cast8_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge5_reg_775),64));
    storemerge6_cast6_fu_1156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge6_reg_797),64));
    storemerge7_cast5_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge7_reg_808),64));
    storemerge8_cast4_fu_1214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge8_reg_819),64));
    storemerge9_cast2_fu_1254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge9_reg_841),64));
    storemerge_cast_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge_reg_709),64));
    tmp_10_fu_1196_p2 <= std_logic_vector(unsigned(storemerge7_reg_808) + unsigned(ap_const_lv10_1));
    tmp_11_fu_1225_p2 <= std_logic_vector(unsigned(storemerge8_reg_819) + unsigned(ap_const_lv5_1));
    tmp_12_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invdar2_reg_830),64));
    tmp_13_fu_1248_p2 <= "1" when (invdar2_reg_830 = ap_const_lv10_21F) else "0";
    tmp_14_fu_1265_p2 <= std_logic_vector(unsigned(storemerge9_reg_841) + unsigned(ap_const_lv5_1));
    tmp_15_fu_1295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invdar3_reg_852),64));
    tmp_16_fu_1300_p2 <= "1" when (invdar3_reg_852 = ap_const_lv5_1F) else "0";
    tmp_1_fu_1018_p2 <= std_logic_vector(unsigned(storemerge1_reg_720) + unsigned(ap_const_lv12_1));
    tmp_2_fu_1035_p2 <= std_logic_vector(unsigned(storemerge2_reg_731) + unsigned(ap_const_lv8_1));
    tmp_3_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invdar_reg_742),64));
    tmp_4_fu_1052_p2 <= "1" when (invdar_reg_742 = ap_const_lv12_A13) else "0";
    tmp_5_fu_1069_p2 <= std_logic_vector(unsigned(storemerge3_reg_753) + unsigned(ap_const_lv6_1));
    tmp_6_fu_1098_p2 <= std_logic_vector(unsigned(storemerge4_reg_764) + unsigned(ap_const_lv13_1));
    tmp_7_fu_1127_p2 <= std_logic_vector(unsigned(storemerge5_reg_775) + unsigned(ap_const_lv6_1));
    tmp_8_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invdar1_reg_786),64));
    tmp_9_fu_1150_p2 <= "1" when (invdar1_reg_786 = ap_const_lv13_107F) else "0";
    tmp_fu_989_p2 <= std_logic_vector(unsigned(storemerge_reg_709) + unsigned(ap_const_lv8_1));
    tmp_s_fu_1167_p2 <= std_logic_vector(unsigned(storemerge6_reg_797) + unsigned(ap_const_lv5_1));
end behav;
