digraph "0_qemu_bf25983345ca44aec3dd92c57142be45452bd38a" {
"1000143" [label="(MethodReturn,static bool)"];
"1000102" [label="(MethodParameterIn,struct CirrusVGAState *s)"];
"1000175" [label="(MethodParameterOut,struct CirrusVGAState *s)"];
"1000127" [label="(Identifier,s)"];
"1000128" [label="(Call,s->cirrus_blt_dstpitch)"];
"1000129" [label="(Identifier,s)"];
"1000130" [label="(FieldIdentifier,cirrus_blt_dstpitch)"];
"1000125" [label="(ControlStructure,if (blit_region_is_unsafe(s, s->cirrus_blt_dstpitch,\n                               s->cirrus_blt_dstaddr & s->cirrus_addr_mask)))"];
"1000126" [label="(Call,blit_region_is_unsafe(s, s->cirrus_blt_dstpitch,\n                               s->cirrus_blt_dstaddr & s->cirrus_addr_mask))"];
"1000131" [label="(Call,s->cirrus_blt_dstaddr & s->cirrus_addr_mask)"];
"1000132" [label="(Call,s->cirrus_blt_dstaddr)"];
"1000133" [label="(Identifier,s)"];
"1000134" [label="(FieldIdentifier,cirrus_blt_dstaddr)"];
"1000135" [label="(Call,s->cirrus_addr_mask)"];
"1000136" [label="(Identifier,s)"];
"1000137" [label="(FieldIdentifier,cirrus_addr_mask)"];
"1000138" [label="(Block,)"];
"1000140" [label="(Identifier,true)"];
"1000139" [label="(Return,return true;)"];
"1000142" [label="(Identifier,false)"];
"1000141" [label="(Return,return false;)"];
"1000103" [label="(Block,)"];
"1000105" [label="(Call,s->cirrus_blt_width > 0)"];
"1000106" [label="(Call,s->cirrus_blt_width)"];
"1000107" [label="(Identifier,s)"];
"1000108" [label="(FieldIdentifier,cirrus_blt_width)"];
"1000109" [label="(Literal,0)"];
"1000104" [label="(Call,assert(s->cirrus_blt_width > 0))"];
"1000111" [label="(Call,s->cirrus_blt_height > 0)"];
"1000112" [label="(Call,s->cirrus_blt_height)"];
"1000113" [label="(Identifier,s)"];
"1000114" [label="(FieldIdentifier,cirrus_blt_height)"];
"1000115" [label="(Literal,0)"];
"1000110" [label="(Call,assert(s->cirrus_blt_height > 0))"];
"1000120" [label="(FieldIdentifier,cirrus_blt_width)"];
"1000121" [label="(Identifier,CIRRUS_BLTBUFSIZE)"];
"1000116" [label="(ControlStructure,if (s->cirrus_blt_width > CIRRUS_BLTBUFSIZE))"];
"1000122" [label="(Block,)"];
"1000117" [label="(Call,s->cirrus_blt_width > CIRRUS_BLTBUFSIZE)"];
"1000118" [label="(Call,s->cirrus_blt_width)"];
"1000119" [label="(Identifier,s)"];
"1000124" [label="(Identifier,true)"];
"1000123" [label="(Return,return true;)"];
"1000143" -> "1000101"  [label="AST: "];
"1000143" -> "1000123"  [label="CFG: "];
"1000143" -> "1000139"  [label="CFG: "];
"1000143" -> "1000141"  [label="CFG: "];
"1000139" -> "1000143"  [label="DDG: <RET>"];
"1000117" -> "1000143"  [label="DDG: s->cirrus_blt_width > CIRRUS_BLTBUFSIZE"];
"1000117" -> "1000143"  [label="DDG: CIRRUS_BLTBUFSIZE"];
"1000117" -> "1000143"  [label="DDG: s->cirrus_blt_width"];
"1000126" -> "1000143"  [label="DDG: blit_region_is_unsafe(s, s->cirrus_blt_dstpitch,\n                               s->cirrus_blt_dstaddr & s->cirrus_addr_mask)"];
"1000126" -> "1000143"  [label="DDG: s"];
"1000126" -> "1000143"  [label="DDG: s->cirrus_blt_dstpitch"];
"1000126" -> "1000143"  [label="DDG: s->cirrus_blt_dstaddr & s->cirrus_addr_mask"];
"1000104" -> "1000143"  [label="DDG: assert(s->cirrus_blt_width > 0)"];
"1000104" -> "1000143"  [label="DDG: s->cirrus_blt_width > 0"];
"1000131" -> "1000143"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000131" -> "1000143"  [label="DDG: s->cirrus_addr_mask"];
"1000110" -> "1000143"  [label="DDG: s->cirrus_blt_height > 0"];
"1000110" -> "1000143"  [label="DDG: assert(s->cirrus_blt_height > 0)"];
"1000102" -> "1000143"  [label="DDG: s"];
"1000111" -> "1000143"  [label="DDG: s->cirrus_blt_height"];
"1000141" -> "1000143"  [label="DDG: <RET>"];
"1000123" -> "1000143"  [label="DDG: <RET>"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000143"  [label="DDG: s"];
"1000102" -> "1000126"  [label="DDG: s"];
"1000175" -> "1000101"  [label="AST: "];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000117"  [label="CFG: "];
"1000129" -> "1000127"  [label="CFG: "];
"1000128" -> "1000126"  [label="AST: "];
"1000128" -> "1000130"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000130" -> "1000128"  [label="AST: "];
"1000133" -> "1000128"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000127"  [label="CFG: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000130" -> "1000128"  [label="AST: "];
"1000130" -> "1000129"  [label="CFG: "];
"1000128" -> "1000130"  [label="CFG: "];
"1000125" -> "1000103"  [label="AST: "];
"1000126" -> "1000125"  [label="AST: "];
"1000138" -> "1000125"  [label="AST: "];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000131"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000131" -> "1000126"  [label="AST: "];
"1000140" -> "1000126"  [label="CFG: "];
"1000142" -> "1000126"  [label="CFG: "];
"1000126" -> "1000143"  [label="DDG: blit_region_is_unsafe(s, s->cirrus_blt_dstpitch,\n                               s->cirrus_blt_dstaddr & s->cirrus_addr_mask)"];
"1000126" -> "1000143"  [label="DDG: s"];
"1000126" -> "1000143"  [label="DDG: s->cirrus_blt_dstpitch"];
"1000126" -> "1000143"  [label="DDG: s->cirrus_blt_dstaddr & s->cirrus_addr_mask"];
"1000102" -> "1000126"  [label="DDG: s"];
"1000131" -> "1000126"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000131" -> "1000126"  [label="DDG: s->cirrus_addr_mask"];
"1000131" -> "1000126"  [label="AST: "];
"1000131" -> "1000135"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000135" -> "1000131"  [label="AST: "];
"1000126" -> "1000131"  [label="CFG: "];
"1000131" -> "1000143"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000131" -> "1000143"  [label="DDG: s->cirrus_addr_mask"];
"1000131" -> "1000126"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000131" -> "1000126"  [label="DDG: s->cirrus_addr_mask"];
"1000132" -> "1000131"  [label="AST: "];
"1000132" -> "1000134"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000134" -> "1000132"  [label="AST: "];
"1000136" -> "1000132"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000128"  [label="CFG: "];
"1000134" -> "1000133"  [label="CFG: "];
"1000134" -> "1000132"  [label="AST: "];
"1000134" -> "1000133"  [label="CFG: "];
"1000132" -> "1000134"  [label="CFG: "];
"1000135" -> "1000131"  [label="AST: "];
"1000135" -> "1000137"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000137" -> "1000135"  [label="AST: "];
"1000131" -> "1000135"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000132"  [label="CFG: "];
"1000137" -> "1000136"  [label="CFG: "];
"1000137" -> "1000135"  [label="AST: "];
"1000137" -> "1000136"  [label="CFG: "];
"1000135" -> "1000137"  [label="CFG: "];
"1000138" -> "1000125"  [label="AST: "];
"1000139" -> "1000138"  [label="AST: "];
"1000140" -> "1000139"  [label="AST: "];
"1000140" -> "1000126"  [label="CFG: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000140" -> "1000139"  [label="DDG: true"];
"1000139" -> "1000138"  [label="AST: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000143" -> "1000139"  [label="CFG: "];
"1000139" -> "1000143"  [label="DDG: <RET>"];
"1000140" -> "1000139"  [label="DDG: true"];
"1000142" -> "1000141"  [label="AST: "];
"1000142" -> "1000126"  [label="CFG: "];
"1000141" -> "1000142"  [label="CFG: "];
"1000142" -> "1000141"  [label="DDG: false"];
"1000141" -> "1000103"  [label="AST: "];
"1000141" -> "1000142"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000143" -> "1000141"  [label="CFG: "];
"1000141" -> "1000143"  [label="DDG: <RET>"];
"1000142" -> "1000141"  [label="DDG: false"];
"1000103" -> "1000101"  [label="AST: "];
"1000104" -> "1000103"  [label="AST: "];
"1000110" -> "1000103"  [label="AST: "];
"1000116" -> "1000103"  [label="AST: "];
"1000125" -> "1000103"  [label="AST: "];
"1000141" -> "1000103"  [label="AST: "];
"1000105" -> "1000104"  [label="AST: "];
"1000105" -> "1000109"  [label="CFG: "];
"1000106" -> "1000105"  [label="AST: "];
"1000109" -> "1000105"  [label="AST: "];
"1000104" -> "1000105"  [label="CFG: "];
"1000105" -> "1000104"  [label="DDG: s->cirrus_blt_width"];
"1000105" -> "1000104"  [label="DDG: 0"];
"1000105" -> "1000117"  [label="DDG: s->cirrus_blt_width"];
"1000106" -> "1000105"  [label="AST: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000108" -> "1000106"  [label="AST: "];
"1000109" -> "1000106"  [label="CFG: "];
"1000107" -> "1000106"  [label="AST: "];
"1000107" -> "1000101"  [label="CFG: "];
"1000108" -> "1000107"  [label="CFG: "];
"1000108" -> "1000106"  [label="AST: "];
"1000108" -> "1000107"  [label="CFG: "];
"1000106" -> "1000108"  [label="CFG: "];
"1000109" -> "1000105"  [label="AST: "];
"1000109" -> "1000106"  [label="CFG: "];
"1000105" -> "1000109"  [label="CFG: "];
"1000104" -> "1000103"  [label="AST: "];
"1000104" -> "1000105"  [label="CFG: "];
"1000105" -> "1000104"  [label="AST: "];
"1000113" -> "1000104"  [label="CFG: "];
"1000104" -> "1000143"  [label="DDG: assert(s->cirrus_blt_width > 0)"];
"1000104" -> "1000143"  [label="DDG: s->cirrus_blt_width > 0"];
"1000105" -> "1000104"  [label="DDG: s->cirrus_blt_width"];
"1000105" -> "1000104"  [label="DDG: 0"];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000115"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000115" -> "1000111"  [label="AST: "];
"1000110" -> "1000111"  [label="CFG: "];
"1000111" -> "1000143"  [label="DDG: s->cirrus_blt_height"];
"1000111" -> "1000110"  [label="DDG: s->cirrus_blt_height"];
"1000111" -> "1000110"  [label="DDG: 0"];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000114"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000114" -> "1000112"  [label="AST: "];
"1000115" -> "1000112"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000104"  [label="CFG: "];
"1000114" -> "1000113"  [label="CFG: "];
"1000114" -> "1000112"  [label="AST: "];
"1000114" -> "1000113"  [label="CFG: "];
"1000112" -> "1000114"  [label="CFG: "];
"1000115" -> "1000111"  [label="AST: "];
"1000115" -> "1000112"  [label="CFG: "];
"1000111" -> "1000115"  [label="CFG: "];
"1000110" -> "1000103"  [label="AST: "];
"1000110" -> "1000111"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000119" -> "1000110"  [label="CFG: "];
"1000110" -> "1000143"  [label="DDG: s->cirrus_blt_height > 0"];
"1000110" -> "1000143"  [label="DDG: assert(s->cirrus_blt_height > 0)"];
"1000111" -> "1000110"  [label="DDG: s->cirrus_blt_height"];
"1000111" -> "1000110"  [label="DDG: 0"];
"1000120" -> "1000118"  [label="AST: "];
"1000120" -> "1000119"  [label="CFG: "];
"1000118" -> "1000120"  [label="CFG: "];
"1000121" -> "1000117"  [label="AST: "];
"1000121" -> "1000118"  [label="CFG: "];
"1000117" -> "1000121"  [label="CFG: "];
"1000116" -> "1000103"  [label="AST: "];
"1000117" -> "1000116"  [label="AST: "];
"1000122" -> "1000116"  [label="AST: "];
"1000122" -> "1000116"  [label="AST: "];
"1000123" -> "1000122"  [label="AST: "];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000121"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000121" -> "1000117"  [label="AST: "];
"1000124" -> "1000117"  [label="CFG: "];
"1000127" -> "1000117"  [label="CFG: "];
"1000117" -> "1000143"  [label="DDG: s->cirrus_blt_width > CIRRUS_BLTBUFSIZE"];
"1000117" -> "1000143"  [label="DDG: CIRRUS_BLTBUFSIZE"];
"1000117" -> "1000143"  [label="DDG: s->cirrus_blt_width"];
"1000105" -> "1000117"  [label="DDG: s->cirrus_blt_width"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000120"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000120" -> "1000118"  [label="AST: "];
"1000121" -> "1000118"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000110"  [label="CFG: "];
"1000120" -> "1000119"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000124" -> "1000117"  [label="CFG: "];
"1000123" -> "1000124"  [label="CFG: "];
"1000124" -> "1000123"  [label="DDG: true"];
"1000123" -> "1000122"  [label="AST: "];
"1000123" -> "1000124"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000143" -> "1000123"  [label="CFG: "];
"1000123" -> "1000143"  [label="DDG: <RET>"];
"1000124" -> "1000123"  [label="DDG: true"];
}
