
mk11-bms-mcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d7c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000384  08004f60  08004f60  00005f60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052e4  080052e4  000071d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080052e4  080052e4  000062e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080052ec  080052ec  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052ec  080052ec  000062ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080052f0  080052f0  000062f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080052f4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  200001d4  080054c8  000071d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  080054c8  00007410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007be8  00000000  00000000  00007204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b01  00000000  00000000  0000edec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008f8  00000000  00000000  000108f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000699  00000000  00000000  000111e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002d0b  00000000  00000000  00011881  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a43c  00000000  00000000  0001458c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6fb3  00000000  00000000  0001e9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010597b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031d4  00000000  00000000  001059c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00108b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004f44 	.word	0x08004f44

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	08004f44 	.word	0x08004f44

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <useTransceiver1>:
#define UART_TIME_OUT HAL_MAX_DELAY             /* UART Time out delay  */
#define I2C_TIME_OUT HAL_MAX_DELAY              /* I2C Time out delay   */

TRANSCEIVER_MODE mode;

void useTransceiver1(void) {
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
	mode = TRANSCEIVER_1;
 8000bfc:	4b03      	ldr	r3, [pc, #12]	@ (8000c0c <useTransceiver1+0x14>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	701a      	strb	r2, [r3, #0]
}
 8000c02:	bf00      	nop
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	200001f0 	.word	0x200001f0

08000c10 <useTransceiver2>:

void useTransceiver2(void) {
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
	mode = TRANSCEIVER_2;
 8000c14:	4b03      	ldr	r3, [pc, #12]	@ (8000c24 <useTransceiver2+0x14>)
 8000c16:	2201      	movs	r2, #1
 8000c18:	701a      	strb	r2, [r3, #0]
}
 8000c1a:	bf00      	nop
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	200001f0 	.word	0x200001f0

08000c28 <Delay_ms>:
 * @return None
 *
 *******************************************************************************
*/
void Delay_ms(uint32_t delay)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 8000c30:	6878      	ldr	r0, [r7, #4]
 8000c32:	f000 fbfb 	bl	800142c <HAL_Delay>
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
	...

08000c40 <adBmsCsLow>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsLow()
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
	if (mode == TRANSCEIVER_1) {
 8000c44:	4b0b      	ldr	r3, [pc, #44]	@ (8000c74 <adBmsCsLow+0x34>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d106      	bne.n	8000c5a <adBmsCsLow+0x1a>
		HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, GPIO_PIN_RESET);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c52:	4809      	ldr	r0, [pc, #36]	@ (8000c78 <adBmsCsLow+0x38>)
 8000c54:	f000 fe8a 	bl	800196c <HAL_GPIO_WritePin>
	} else if (mode == TRANSCEIVER_2) {
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, GPIO_PIN_RESET);
	}
}
 8000c58:	e009      	b.n	8000c6e <adBmsCsLow+0x2e>
	} else if (mode == TRANSCEIVER_2) {
 8000c5a:	4b06      	ldr	r3, [pc, #24]	@ (8000c74 <adBmsCsLow+0x34>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d105      	bne.n	8000c6e <adBmsCsLow+0x2e>
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, GPIO_PIN_RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2110      	movs	r1, #16
 8000c66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c6a:	f000 fe7f 	bl	800196c <HAL_GPIO_WritePin>
}
 8000c6e:	bf00      	nop
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	200001f0 	.word	0x200001f0
 8000c78:	48000400 	.word	0x48000400

08000c7c <adBmsCsHigh>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsHigh()
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
	if (mode == TRANSCEIVER_1) {
 8000c80:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb0 <adBmsCsHigh+0x34>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d106      	bne.n	8000c96 <adBmsCsHigh+0x1a>
		HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, GPIO_PIN_SET);
 8000c88:	2201      	movs	r2, #1
 8000c8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c8e:	4809      	ldr	r0, [pc, #36]	@ (8000cb4 <adBmsCsHigh+0x38>)
 8000c90:	f000 fe6c 	bl	800196c <HAL_GPIO_WritePin>
	} else if (mode == TRANSCEIVER_2) {
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, GPIO_PIN_SET);
	}
}
 8000c94:	e009      	b.n	8000caa <adBmsCsHigh+0x2e>
	} else if (mode == TRANSCEIVER_2) {
 8000c96:	4b06      	ldr	r3, [pc, #24]	@ (8000cb0 <adBmsCsHigh+0x34>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d105      	bne.n	8000caa <adBmsCsHigh+0x2e>
		HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, GPIO_PIN_SET);
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	2110      	movs	r1, #16
 8000ca2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ca6:	f000 fe61 	bl	800196c <HAL_GPIO_WritePin>
}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	200001f0 	.word	0x200001f0
 8000cb4:	48000400 	.word	0x48000400

08000cb8 <adBmsWakeupIc>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsWakeupIc(uint8_t total_ic)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	71fb      	strb	r3, [r7, #7]
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	73fb      	strb	r3, [r7, #15]
 8000cc6:	e00c      	b.n	8000ce2 <adBmsWakeupIc+0x2a>
  {
    adBmsCsLow();
 8000cc8:	f7ff ffba 	bl	8000c40 <adBmsCsLow>
    Delay_ms(WAKEUP_DELAY);
 8000ccc:	2001      	movs	r0, #1
 8000cce:	f7ff ffab 	bl	8000c28 <Delay_ms>
    adBmsCsHigh();
 8000cd2:	f7ff ffd3 	bl	8000c7c <adBmsCsHigh>
    Delay_ms(WAKEUP_DELAY);
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	f7ff ffa6 	bl	8000c28 <Delay_ms>
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8000cdc:	7bfb      	ldrb	r3, [r7, #15]
 8000cde:	3301      	adds	r3, #1
 8000ce0:	73fb      	strb	r3, [r7, #15]
 8000ce2:	7bfa      	ldrb	r2, [r7, #15]
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d3ee      	bcc.n	8000cc8 <adBmsWakeupIc+0x10>
  }
}
 8000cea:	bf00      	nop
 8000cec:	bf00      	nop
 8000cee:	3710      	adds	r7, #16
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b088      	sub	sp, #32
 8000cf8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfa:	f107 030c 	add.w	r3, r7, #12
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
 8000d06:	60da      	str	r2, [r3, #12]
 8000d08:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0a:	4b2f      	ldr	r3, [pc, #188]	@ (8000dc8 <MX_GPIO_Init+0xd4>)
 8000d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0e:	4a2e      	ldr	r2, [pc, #184]	@ (8000dc8 <MX_GPIO_Init+0xd4>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d16:	4b2c      	ldr	r3, [pc, #176]	@ (8000dc8 <MX_GPIO_Init+0xd4>)
 8000d18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	60bb      	str	r3, [r7, #8]
 8000d20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d22:	4b29      	ldr	r3, [pc, #164]	@ (8000dc8 <MX_GPIO_Init+0xd4>)
 8000d24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d26:	4a28      	ldr	r2, [pc, #160]	@ (8000dc8 <MX_GPIO_Init+0xd4>)
 8000d28:	f043 0302 	orr.w	r3, r3, #2
 8000d2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d2e:	4b26      	ldr	r3, [pc, #152]	@ (8000dc8 <MX_GPIO_Init+0xd4>)
 8000d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d32:	f003 0302 	and.w	r3, r3, #2
 8000d36:	607b      	str	r3, [r7, #4]
 8000d38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d3a:	4b23      	ldr	r3, [pc, #140]	@ (8000dc8 <MX_GPIO_Init+0xd4>)
 8000d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d3e:	4a22      	ldr	r2, [pc, #136]	@ (8000dc8 <MX_GPIO_Init+0xd4>)
 8000d40:	f043 0304 	orr.w	r3, r3, #4
 8000d44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d46:	4b20      	ldr	r3, [pc, #128]	@ (8000dc8 <MX_GPIO_Init+0xd4>)
 8000d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d4a:	f003 0304 	and.w	r3, r3, #4
 8000d4e:	603b      	str	r3, [r7, #0]
 8000d50:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS3_GPIO_Port, CS3_Pin, GPIO_PIN_SET);
 8000d52:	2201      	movs	r2, #1
 8000d54:	2110      	movs	r1, #16
 8000d56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d5a:	f000 fe07 	bl	800196c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, GPIO_PIN_SET);
 8000d5e:	2201      	movs	r2, #1
 8000d60:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d64:	4819      	ldr	r0, [pc, #100]	@ (8000dcc <MX_GPIO_Init+0xd8>)
 8000d66:	f000 fe01 	bl	800196c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS3_Pin */
  GPIO_InitStruct.Pin = CS3_Pin;
 8000d6a:	2310      	movs	r3, #16
 8000d6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2300      	movs	r3, #0
 8000d78:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CS3_GPIO_Port, &GPIO_InitStruct);
 8000d7a:	f107 030c 	add.w	r3, r7, #12
 8000d7e:	4619      	mov	r1, r3
 8000d80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d84:	f000 fc58 	bl	8001638 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS2_Pin */
  GPIO_InitStruct.Pin = CS2_Pin;
 8000d88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CS2_GPIO_Port, &GPIO_InitStruct);
 8000d9a:	f107 030c 	add.w	r3, r7, #12
 8000d9e:	4619      	mov	r1, r3
 8000da0:	480a      	ldr	r0, [pc, #40]	@ (8000dcc <MX_GPIO_Init+0xd8>)
 8000da2:	f000 fc49 	bl	8001638 <HAL_GPIO_Init>

  /*Configure GPIO pins : WAKE1_Pin WAKE2_Pin */
  GPIO_InitStruct.Pin = WAKE1_Pin|WAKE2_Pin;
 8000da6:	23a0      	movs	r3, #160	@ 0xa0
 8000da8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000daa:	2300      	movs	r3, #0
 8000dac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dae:	2300      	movs	r3, #0
 8000db0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db2:	f107 030c 	add.w	r3, r7, #12
 8000db6:	4619      	mov	r1, r3
 8000db8:	4804      	ldr	r0, [pc, #16]	@ (8000dcc <MX_GPIO_Init+0xd8>)
 8000dba:	f000 fc3d 	bl	8001638 <HAL_GPIO_Init>

}
 8000dbe:	bf00      	nop
 8000dc0:	3720      	adds	r7, #32
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	48000400 	.word	0x48000400

08000dd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dd4:	f000 fab9 	bl	800134a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd8:	f000 f828 	bl	8000e2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ddc:	f7ff ff8a 	bl	8000cf4 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000de0:	f000 f86a 	bl	8000eb8 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000de4:	f000 f8a6 	bl	8000f34 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  // QUICK TEST...
  useTransceiver1(); // INTERACT w/ ISO SPI TRANSCEIVER 1
 8000de8:	f7ff ff06 	bl	8000bf8 <useTransceiver1>
  adBmsWakeupIc(1); // Should wakeup ISO SPI Transceiver 1..
 8000dec:	2001      	movs	r0, #1
 8000dee:	f7ff ff63 	bl	8000cb8 <adBmsWakeupIc>
  WAKE1_State = HAL_GPIO_ReadPin(WAKE1_GPIO_Port, WAKE1_Pin);
 8000df2:	2120      	movs	r1, #32
 8000df4:	480a      	ldr	r0, [pc, #40]	@ (8000e20 <main+0x50>)
 8000df6:	f000 fda1 	bl	800193c <HAL_GPIO_ReadPin>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	4b09      	ldr	r3, [pc, #36]	@ (8000e24 <main+0x54>)
 8000e00:	701a      	strb	r2, [r3, #0]

  useTransceiver2(); // INTERACT w/ ISO SPI TRANSCEIVER 2
 8000e02:	f7ff ff05 	bl	8000c10 <useTransceiver2>
  adBmsWakeupIc(1); // Should wakeup ISO SPI Transceiver 2..
 8000e06:	2001      	movs	r0, #1
 8000e08:	f7ff ff56 	bl	8000cb8 <adBmsWakeupIc>
  WAKE2_State = HAL_GPIO_ReadPin(WAKE2_GPIO_Port, WAKE2_Pin);
 8000e0c:	2180      	movs	r1, #128	@ 0x80
 8000e0e:	4804      	ldr	r0, [pc, #16]	@ (8000e20 <main+0x50>)
 8000e10:	f000 fd94 	bl	800193c <HAL_GPIO_ReadPin>
 8000e14:	4603      	mov	r3, r0
 8000e16:	461a      	mov	r2, r3
 8000e18:	4b03      	ldr	r3, [pc, #12]	@ (8000e28 <main+0x58>)
 8000e1a:	701a      	strb	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <main+0x4c>
 8000e20:	48000400 	.word	0x48000400
 8000e24:	200001f1 	.word	0x200001f1
 8000e28:	200001f2 	.word	0x200001f2

08000e2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b094      	sub	sp, #80	@ 0x50
 8000e30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e32:	f107 0318 	add.w	r3, r7, #24
 8000e36:	2238      	movs	r2, #56	@ 0x38
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f002 f9e4 	bl	8003208 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e40:	1d3b      	adds	r3, r7, #4
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]
 8000e4c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e4e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e52:	f000 fda3 	bl	800199c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e56:	2302      	movs	r3, #2
 8000e58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e5e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e60:	2340      	movs	r3, #64	@ 0x40
 8000e62:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e64:	2300      	movs	r3, #0
 8000e66:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e68:	f107 0318 	add.w	r3, r7, #24
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f000 fe49 	bl	8001b04 <HAL_RCC_OscConfig>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000e78:	f000 f818 	bl	8000eac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e7c:	230f      	movs	r3, #15
 8000e7e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e80:	2301      	movs	r3, #1
 8000e82:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e84:	2300      	movs	r3, #0
 8000e86:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e90:	1d3b      	adds	r3, r7, #4
 8000e92:	2100      	movs	r1, #0
 8000e94:	4618      	mov	r0, r3
 8000e96:	f001 f947 	bl	8002128 <HAL_RCC_ClockConfig>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000ea0:	f000 f804 	bl	8000eac <Error_Handler>
  }
}
 8000ea4:	bf00      	nop
 8000ea6:	3750      	adds	r7, #80	@ 0x50
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb0:	b672      	cpsid	i
}
 8000eb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <Error_Handler+0x8>

08000eb8 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000ebe:	4a1c      	ldr	r2, [pc, #112]	@ (8000f30 <MX_SPI2_Init+0x78>)
 8000ec0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000ec4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ec8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000eca:	4b18      	ldr	r3, [pc, #96]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ed0:	4b16      	ldr	r3, [pc, #88]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000ed2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000ed6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ed8:	4b14      	ldr	r3, [pc, #80]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ede:	4b13      	ldr	r3, [pc, #76]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ee4:	4b11      	ldr	r3, [pc, #68]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000ee6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000eea:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000eec:	4b0f      	ldr	r3, [pc, #60]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000eee:	2218      	movs	r2, #24
 8000ef0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000efe:	4b0b      	ldr	r3, [pc, #44]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000f04:	4b09      	ldr	r3, [pc, #36]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000f06:	2207      	movs	r2, #7
 8000f08:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f0a:	4b08      	ldr	r3, [pc, #32]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f10:	4b06      	ldr	r3, [pc, #24]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000f12:	2208      	movs	r2, #8
 8000f14:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000f16:	4805      	ldr	r0, [pc, #20]	@ (8000f2c <MX_SPI2_Init+0x74>)
 8000f18:	f001 faea 	bl	80024f0 <HAL_SPI_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000f22:	f7ff ffc3 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	200001f4 	.word	0x200001f4
 8000f30:	40003800 	.word	0x40003800

08000f34 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000f38:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000fac <MX_SPI3_Init+0x78>)
 8000f3c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f44:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000f46:	4b18      	ldr	r3, [pc, #96]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f4c:	4b16      	ldr	r3, [pc, #88]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f4e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000f52:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f54:	4b14      	ldr	r3, [pc, #80]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f5a:	4b13      	ldr	r3, [pc, #76]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000f60:	4b11      	ldr	r3, [pc, #68]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f66:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000f68:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f6a:	2218      	movs	r2, #24
 8000f6c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f74:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000f80:	4b09      	ldr	r3, [pc, #36]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f82:	2207      	movs	r2, #7
 8000f84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f86:	4b08      	ldr	r3, [pc, #32]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f8e:	2208      	movs	r2, #8
 8000f90:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000f92:	4805      	ldr	r0, [pc, #20]	@ (8000fa8 <MX_SPI3_Init+0x74>)
 8000f94:	f001 faac 	bl	80024f0 <HAL_SPI_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000f9e:	f7ff ff85 	bl	8000eac <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000258 	.word	0x20000258
 8000fac:	40003c00 	.word	0x40003c00

08000fb0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08c      	sub	sp, #48	@ 0x30
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 031c 	add.w	r3, r7, #28
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a2f      	ldr	r2, [pc, #188]	@ (800108c <HAL_SPI_MspInit+0xdc>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d129      	bne.n	8001026 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000fd2:	4b2f      	ldr	r3, [pc, #188]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 8000fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fd6:	4a2e      	ldr	r2, [pc, #184]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 8000fd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fde:	4b2c      	ldr	r3, [pc, #176]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 8000fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fe6:	61bb      	str	r3, [r7, #24]
 8000fe8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fea:	4b29      	ldr	r3, [pc, #164]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fee:	4a28      	ldr	r2, [pc, #160]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 8000ff0:	f043 0302 	orr.w	r3, r3, #2
 8000ff4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ff6:	4b26      	ldr	r3, [pc, #152]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	617b      	str	r3, [r7, #20]
 8001000:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001002:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001006:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001008:	2302      	movs	r3, #2
 800100a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001010:	2300      	movs	r3, #0
 8001012:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001014:	2305      	movs	r3, #5
 8001016:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001018:	f107 031c 	add.w	r3, r7, #28
 800101c:	4619      	mov	r1, r3
 800101e:	481d      	ldr	r0, [pc, #116]	@ (8001094 <HAL_SPI_MspInit+0xe4>)
 8001020:	f000 fb0a 	bl	8001638 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001024:	e02d      	b.n	8001082 <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI3)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a1b      	ldr	r2, [pc, #108]	@ (8001098 <HAL_SPI_MspInit+0xe8>)
 800102c:	4293      	cmp	r3, r2
 800102e:	d128      	bne.n	8001082 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001030:	4b17      	ldr	r3, [pc, #92]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 8001032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001034:	4a16      	ldr	r2, [pc, #88]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 8001036:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800103a:	6593      	str	r3, [r2, #88]	@ 0x58
 800103c:	4b14      	ldr	r3, [pc, #80]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 800103e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001040:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001044:	613b      	str	r3, [r7, #16]
 8001046:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001048:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 800104a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800104c:	4a10      	ldr	r2, [pc, #64]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 800104e:	f043 0304 	orr.w	r3, r3, #4
 8001052:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001054:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <HAL_SPI_MspInit+0xe0>)
 8001056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001058:	f003 0304 	and.w	r3, r3, #4
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001060:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001066:	2302      	movs	r3, #2
 8001068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106e:	2300      	movs	r3, #0
 8001070:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001072:	2306      	movs	r3, #6
 8001074:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001076:	f107 031c 	add.w	r3, r7, #28
 800107a:	4619      	mov	r1, r3
 800107c:	4807      	ldr	r0, [pc, #28]	@ (800109c <HAL_SPI_MspInit+0xec>)
 800107e:	f000 fadb 	bl	8001638 <HAL_GPIO_Init>
}
 8001082:	bf00      	nop
 8001084:	3730      	adds	r7, #48	@ 0x30
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40003800 	.word	0x40003800
 8001090:	40021000 	.word	0x40021000
 8001094:	48000400 	.word	0x48000400
 8001098:	40003c00 	.word	0x40003c00
 800109c:	48000800 	.word	0x48000800

080010a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a6:	4b0f      	ldr	r3, [pc, #60]	@ (80010e4 <HAL_MspInit+0x44>)
 80010a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010aa:	4a0e      	ldr	r2, [pc, #56]	@ (80010e4 <HAL_MspInit+0x44>)
 80010ac:	f043 0301 	orr.w	r3, r3, #1
 80010b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80010b2:	4b0c      	ldr	r3, [pc, #48]	@ (80010e4 <HAL_MspInit+0x44>)
 80010b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	607b      	str	r3, [r7, #4]
 80010bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010be:	4b09      	ldr	r3, [pc, #36]	@ (80010e4 <HAL_MspInit+0x44>)
 80010c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010c2:	4a08      	ldr	r2, [pc, #32]	@ (80010e4 <HAL_MspInit+0x44>)
 80010c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80010ca:	4b06      	ldr	r3, [pc, #24]	@ (80010e4 <HAL_MspInit+0x44>)
 80010cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80010d6:	f000 fd05 	bl	8001ae4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40021000 	.word	0x40021000

080010e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010ec:	bf00      	nop
 80010ee:	e7fd      	b.n	80010ec <NMI_Handler+0x4>

080010f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <HardFault_Handler+0x4>

080010f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010fc:	bf00      	nop
 80010fe:	e7fd      	b.n	80010fc <MemManage_Handler+0x4>

08001100 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001104:	bf00      	nop
 8001106:	e7fd      	b.n	8001104 <BusFault_Handler+0x4>

08001108 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800110c:	bf00      	nop
 800110e:	e7fd      	b.n	800110c <UsageFault_Handler+0x4>

08001110 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr

0800113a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800113e:	f000 f957 	bl	80013f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}

08001146 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001146:	b480      	push	{r7}
 8001148:	af00      	add	r7, sp, #0
  return 1;
 800114a:	2301      	movs	r3, #1
}
 800114c:	4618      	mov	r0, r3
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <_kill>:

int _kill(int pid, int sig)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
 800115e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001160:	f002 f86a 	bl	8003238 <__errno>
 8001164:	4603      	mov	r3, r0
 8001166:	2216      	movs	r2, #22
 8001168:	601a      	str	r2, [r3, #0]
  return -1;
 800116a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800116e:	4618      	mov	r0, r3
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <_exit>:

void _exit (int status)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800117e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f7ff ffe7 	bl	8001156 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <_exit+0x12>

0800118c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	60f8      	str	r0, [r7, #12]
 8001194:	60b9      	str	r1, [r7, #8]
 8001196:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001198:	2300      	movs	r3, #0
 800119a:	617b      	str	r3, [r7, #20]
 800119c:	e00a      	b.n	80011b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800119e:	f3af 8000 	nop.w
 80011a2:	4601      	mov	r1, r0
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	1c5a      	adds	r2, r3, #1
 80011a8:	60ba      	str	r2, [r7, #8]
 80011aa:	b2ca      	uxtb	r2, r1
 80011ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	3301      	adds	r3, #1
 80011b2:	617b      	str	r3, [r7, #20]
 80011b4:	697a      	ldr	r2, [r7, #20]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	dbf0      	blt.n	800119e <_read+0x12>
  }

  return len;
 80011bc:	687b      	ldr	r3, [r7, #4]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3718      	adds	r7, #24
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	b086      	sub	sp, #24
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	60f8      	str	r0, [r7, #12]
 80011ce:	60b9      	str	r1, [r7, #8]
 80011d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
 80011d6:	e009      	b.n	80011ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	1c5a      	adds	r2, r3, #1
 80011dc:	60ba      	str	r2, [r7, #8]
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	3301      	adds	r3, #1
 80011ea:	617b      	str	r3, [r7, #20]
 80011ec:	697a      	ldr	r2, [r7, #20]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	dbf1      	blt.n	80011d8 <_write+0x12>
  }
  return len;
 80011f4:	687b      	ldr	r3, [r7, #4]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3718      	adds	r7, #24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <_close>:

int _close(int file)
{
 80011fe:	b480      	push	{r7}
 8001200:	b083      	sub	sp, #12
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001206:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800120a:	4618      	mov	r0, r3
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr

08001216 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001216:	b480      	push	{r7}
 8001218:	b083      	sub	sp, #12
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
 800121e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001226:	605a      	str	r2, [r3, #4]
  return 0;
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <_isatty>:

int _isatty(int file)
{
 8001236:	b480      	push	{r7}
 8001238:	b083      	sub	sp, #12
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800123e:	2301      	movs	r3, #1
}
 8001240:	4618      	mov	r0, r3
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800124c:	b480      	push	{r7}
 800124e:	b085      	sub	sp, #20
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
	...

08001268 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001270:	4a14      	ldr	r2, [pc, #80]	@ (80012c4 <_sbrk+0x5c>)
 8001272:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <_sbrk+0x60>)
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800127c:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <_sbrk+0x64>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d102      	bne.n	800128a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001284:	4b11      	ldr	r3, [pc, #68]	@ (80012cc <_sbrk+0x64>)
 8001286:	4a12      	ldr	r2, [pc, #72]	@ (80012d0 <_sbrk+0x68>)
 8001288:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800128a:	4b10      	ldr	r3, [pc, #64]	@ (80012cc <_sbrk+0x64>)
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4413      	add	r3, r2
 8001292:	693a      	ldr	r2, [r7, #16]
 8001294:	429a      	cmp	r2, r3
 8001296:	d207      	bcs.n	80012a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001298:	f001 ffce 	bl	8003238 <__errno>
 800129c:	4603      	mov	r3, r0
 800129e:	220c      	movs	r2, #12
 80012a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012a6:	e009      	b.n	80012bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012a8:	4b08      	ldr	r3, [pc, #32]	@ (80012cc <_sbrk+0x64>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ae:	4b07      	ldr	r3, [pc, #28]	@ (80012cc <_sbrk+0x64>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4413      	add	r3, r2
 80012b6:	4a05      	ldr	r2, [pc, #20]	@ (80012cc <_sbrk+0x64>)
 80012b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012ba:	68fb      	ldr	r3, [r7, #12]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3718      	adds	r7, #24
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20020000 	.word	0x20020000
 80012c8:	00000400 	.word	0x00000400
 80012cc:	200002bc 	.word	0x200002bc
 80012d0:	20000410 	.word	0x20000410

080012d4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80012d8:	4b06      	ldr	r3, [pc, #24]	@ (80012f4 <SystemInit+0x20>)
 80012da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012de:	4a05      	ldr	r2, [pc, #20]	@ (80012f4 <SystemInit+0x20>)
 80012e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	e000ed00 	.word	0xe000ed00

080012f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012f8:	480d      	ldr	r0, [pc, #52]	@ (8001330 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012fa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012fc:	f7ff ffea 	bl	80012d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001300:	480c      	ldr	r0, [pc, #48]	@ (8001334 <LoopForever+0x6>)
  ldr r1, =_edata
 8001302:	490d      	ldr	r1, [pc, #52]	@ (8001338 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001304:	4a0d      	ldr	r2, [pc, #52]	@ (800133c <LoopForever+0xe>)
  movs r3, #0
 8001306:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001308:	e002      	b.n	8001310 <LoopCopyDataInit>

0800130a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800130a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800130c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800130e:	3304      	adds	r3, #4

08001310 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001310:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001312:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001314:	d3f9      	bcc.n	800130a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001316:	4a0a      	ldr	r2, [pc, #40]	@ (8001340 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001318:	4c0a      	ldr	r4, [pc, #40]	@ (8001344 <LoopForever+0x16>)
  movs r3, #0
 800131a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800131c:	e001      	b.n	8001322 <LoopFillZerobss>

0800131e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800131e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001320:	3204      	adds	r2, #4

08001322 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001322:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001324:	d3fb      	bcc.n	800131e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001326:	f001 ff8d 	bl	8003244 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800132a:	f7ff fd51 	bl	8000dd0 <main>

0800132e <LoopForever>:

LoopForever:
    b LoopForever
 800132e:	e7fe      	b.n	800132e <LoopForever>
  ldr   r0, =_estack
 8001330:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001338:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800133c:	080052f4 	.word	0x080052f4
  ldr r2, =_sbss
 8001340:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001344:	20000410 	.word	0x20000410

08001348 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001348:	e7fe      	b.n	8001348 <ADC1_2_IRQHandler>

0800134a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001350:	2300      	movs	r3, #0
 8001352:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001354:	2003      	movs	r0, #3
 8001356:	f000 f93d 	bl	80015d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800135a:	200f      	movs	r0, #15
 800135c:	f000 f80e 	bl	800137c <HAL_InitTick>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d002      	beq.n	800136c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	71fb      	strb	r3, [r7, #7]
 800136a:	e001      	b.n	8001370 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800136c:	f7ff fe98 	bl	80010a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001370:	79fb      	ldrb	r3, [r7, #7]

}
 8001372:	4618      	mov	r0, r3
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001384:	2300      	movs	r3, #0
 8001386:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001388:	4b16      	ldr	r3, [pc, #88]	@ (80013e4 <HAL_InitTick+0x68>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d022      	beq.n	80013d6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001390:	4b15      	ldr	r3, [pc, #84]	@ (80013e8 <HAL_InitTick+0x6c>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	4b13      	ldr	r3, [pc, #76]	@ (80013e4 <HAL_InitTick+0x68>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800139c:	fbb1 f3f3 	udiv	r3, r1, r3
 80013a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 f93a 	bl	800161e <HAL_SYSTICK_Config>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d10f      	bne.n	80013d0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2b0f      	cmp	r3, #15
 80013b4:	d809      	bhi.n	80013ca <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013b6:	2200      	movs	r2, #0
 80013b8:	6879      	ldr	r1, [r7, #4]
 80013ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013be:	f000 f914 	bl	80015ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013c2:	4a0a      	ldr	r2, [pc, #40]	@ (80013ec <HAL_InitTick+0x70>)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6013      	str	r3, [r2, #0]
 80013c8:	e007      	b.n	80013da <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	73fb      	strb	r3, [r7, #15]
 80013ce:	e004      	b.n	80013da <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	73fb      	strb	r3, [r7, #15]
 80013d4:	e001      	b.n	80013da <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013da:	7bfb      	ldrb	r3, [r7, #15]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	3710      	adds	r7, #16
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000008 	.word	0x20000008
 80013e8:	20000000 	.word	0x20000000
 80013ec:	20000004 	.word	0x20000004

080013f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013f4:	4b05      	ldr	r3, [pc, #20]	@ (800140c <HAL_IncTick+0x1c>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4b05      	ldr	r3, [pc, #20]	@ (8001410 <HAL_IncTick+0x20>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4413      	add	r3, r2
 80013fe:	4a03      	ldr	r2, [pc, #12]	@ (800140c <HAL_IncTick+0x1c>)
 8001400:	6013      	str	r3, [r2, #0]
}
 8001402:	bf00      	nop
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	200002c0 	.word	0x200002c0
 8001410:	20000008 	.word	0x20000008

08001414 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  return uwTick;
 8001418:	4b03      	ldr	r3, [pc, #12]	@ (8001428 <HAL_GetTick+0x14>)
 800141a:	681b      	ldr	r3, [r3, #0]
}
 800141c:	4618      	mov	r0, r3
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	200002c0 	.word	0x200002c0

0800142c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001434:	f7ff ffee 	bl	8001414 <HAL_GetTick>
 8001438:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001444:	d004      	beq.n	8001450 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001446:	4b09      	ldr	r3, [pc, #36]	@ (800146c <HAL_Delay+0x40>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	4413      	add	r3, r2
 800144e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001450:	bf00      	nop
 8001452:	f7ff ffdf 	bl	8001414 <HAL_GetTick>
 8001456:	4602      	mov	r2, r0
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	68fa      	ldr	r2, [r7, #12]
 800145e:	429a      	cmp	r2, r3
 8001460:	d8f7      	bhi.n	8001452 <HAL_Delay+0x26>
  {
  }
}
 8001462:	bf00      	nop
 8001464:	bf00      	nop
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000008 	.word	0x20000008

08001470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001480:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800148c:	4013      	ands	r3, r2
 800148e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001498:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800149c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014a2:	4a04      	ldr	r2, [pc, #16]	@ (80014b4 <__NVIC_SetPriorityGrouping+0x44>)
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	60d3      	str	r3, [r2, #12]
}
 80014a8:	bf00      	nop
 80014aa:	3714      	adds	r7, #20
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	e000ed00 	.word	0xe000ed00

080014b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014bc:	4b04      	ldr	r3, [pc, #16]	@ (80014d0 <__NVIC_GetPriorityGrouping+0x18>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	0a1b      	lsrs	r3, r3, #8
 80014c2:	f003 0307 	and.w	r3, r3, #7
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	6039      	str	r1, [r7, #0]
 80014de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	db0a      	blt.n	80014fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	b2da      	uxtb	r2, r3
 80014ec:	490c      	ldr	r1, [pc, #48]	@ (8001520 <__NVIC_SetPriority+0x4c>)
 80014ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f2:	0112      	lsls	r2, r2, #4
 80014f4:	b2d2      	uxtb	r2, r2
 80014f6:	440b      	add	r3, r1
 80014f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014fc:	e00a      	b.n	8001514 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	b2da      	uxtb	r2, r3
 8001502:	4908      	ldr	r1, [pc, #32]	@ (8001524 <__NVIC_SetPriority+0x50>)
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	f003 030f 	and.w	r3, r3, #15
 800150a:	3b04      	subs	r3, #4
 800150c:	0112      	lsls	r2, r2, #4
 800150e:	b2d2      	uxtb	r2, r2
 8001510:	440b      	add	r3, r1
 8001512:	761a      	strb	r2, [r3, #24]
}
 8001514:	bf00      	nop
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151e:	4770      	bx	lr
 8001520:	e000e100 	.word	0xe000e100
 8001524:	e000ed00 	.word	0xe000ed00

08001528 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001528:	b480      	push	{r7}
 800152a:	b089      	sub	sp, #36	@ 0x24
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	f1c3 0307 	rsb	r3, r3, #7
 8001542:	2b04      	cmp	r3, #4
 8001544:	bf28      	it	cs
 8001546:	2304      	movcs	r3, #4
 8001548:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	3304      	adds	r3, #4
 800154e:	2b06      	cmp	r3, #6
 8001550:	d902      	bls.n	8001558 <NVIC_EncodePriority+0x30>
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	3b03      	subs	r3, #3
 8001556:	e000      	b.n	800155a <NVIC_EncodePriority+0x32>
 8001558:	2300      	movs	r3, #0
 800155a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800155c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	43da      	mvns	r2, r3
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	401a      	ands	r2, r3
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001570:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	fa01 f303 	lsl.w	r3, r1, r3
 800157a:	43d9      	mvns	r1, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001580:	4313      	orrs	r3, r2
         );
}
 8001582:	4618      	mov	r0, r3
 8001584:	3724      	adds	r7, #36	@ 0x24
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
	...

08001590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3b01      	subs	r3, #1
 800159c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015a0:	d301      	bcc.n	80015a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015a2:	2301      	movs	r3, #1
 80015a4:	e00f      	b.n	80015c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015a6:	4a0a      	ldr	r2, [pc, #40]	@ (80015d0 <SysTick_Config+0x40>)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	3b01      	subs	r3, #1
 80015ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ae:	210f      	movs	r1, #15
 80015b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015b4:	f7ff ff8e 	bl	80014d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015b8:	4b05      	ldr	r3, [pc, #20]	@ (80015d0 <SysTick_Config+0x40>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015be:	4b04      	ldr	r3, [pc, #16]	@ (80015d0 <SysTick_Config+0x40>)
 80015c0:	2207      	movs	r2, #7
 80015c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	e000e010 	.word	0xe000e010

080015d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f7ff ff47 	bl	8001470 <__NVIC_SetPriorityGrouping>
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b086      	sub	sp, #24
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	4603      	mov	r3, r0
 80015f2:	60b9      	str	r1, [r7, #8]
 80015f4:	607a      	str	r2, [r7, #4]
 80015f6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015f8:	f7ff ff5e 	bl	80014b8 <__NVIC_GetPriorityGrouping>
 80015fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	68b9      	ldr	r1, [r7, #8]
 8001602:	6978      	ldr	r0, [r7, #20]
 8001604:	f7ff ff90 	bl	8001528 <NVIC_EncodePriority>
 8001608:	4602      	mov	r2, r0
 800160a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800160e:	4611      	mov	r1, r2
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff ff5f 	bl	80014d4 <__NVIC_SetPriority>
}
 8001616:	bf00      	nop
 8001618:	3718      	adds	r7, #24
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7ff ffb2 	bl	8001590 <SysTick_Config>
 800162c:	4603      	mov	r3, r0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
	...

08001638 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001638:	b480      	push	{r7}
 800163a:	b087      	sub	sp, #28
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001642:	2300      	movs	r3, #0
 8001644:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001646:	e15a      	b.n	80018fe <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	2101      	movs	r1, #1
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	fa01 f303 	lsl.w	r3, r1, r3
 8001654:	4013      	ands	r3, r2
 8001656:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2b00      	cmp	r3, #0
 800165c:	f000 814c 	beq.w	80018f8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f003 0303 	and.w	r3, r3, #3
 8001668:	2b01      	cmp	r3, #1
 800166a:	d005      	beq.n	8001678 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001674:	2b02      	cmp	r3, #2
 8001676:	d130      	bne.n	80016da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	2203      	movs	r2, #3
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	43db      	mvns	r3, r3
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	4013      	ands	r3, r2
 800168e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	68da      	ldr	r2, [r3, #12]
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	fa02 f303 	lsl.w	r3, r2, r3
 800169c:	693a      	ldr	r2, [r7, #16]
 800169e:	4313      	orrs	r3, r2
 80016a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016ae:	2201      	movs	r2, #1
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	43db      	mvns	r3, r3
 80016b8:	693a      	ldr	r2, [r7, #16]
 80016ba:	4013      	ands	r3, r2
 80016bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	091b      	lsrs	r3, r3, #4
 80016c4:	f003 0201 	and.w	r2, r3, #1
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f003 0303 	and.w	r3, r3, #3
 80016e2:	2b03      	cmp	r3, #3
 80016e4:	d017      	beq.n	8001716 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	2203      	movs	r2, #3
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	43db      	mvns	r3, r3
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	4013      	ands	r3, r2
 80016fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	689a      	ldr	r2, [r3, #8]
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	fa02 f303 	lsl.w	r3, r2, r3
 800170a:	693a      	ldr	r2, [r7, #16]
 800170c:	4313      	orrs	r3, r2
 800170e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f003 0303 	and.w	r3, r3, #3
 800171e:	2b02      	cmp	r3, #2
 8001720:	d123      	bne.n	800176a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	08da      	lsrs	r2, r3, #3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3208      	adds	r2, #8
 800172a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800172e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	220f      	movs	r2, #15
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43db      	mvns	r3, r3
 8001740:	693a      	ldr	r2, [r7, #16]
 8001742:	4013      	ands	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	691a      	ldr	r2, [r3, #16]
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	f003 0307 	and.w	r3, r3, #7
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4313      	orrs	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	08da      	lsrs	r2, r3, #3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3208      	adds	r2, #8
 8001764:	6939      	ldr	r1, [r7, #16]
 8001766:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	2203      	movs	r2, #3
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	43db      	mvns	r3, r3
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	4013      	ands	r3, r2
 8001780:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f003 0203 	and.w	r2, r3, #3
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	fa02 f303 	lsl.w	r3, r2, r3
 8001792:	693a      	ldr	r2, [r7, #16]
 8001794:	4313      	orrs	r3, r2
 8001796:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f000 80a6 	beq.w	80018f8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ac:	4b5b      	ldr	r3, [pc, #364]	@ (800191c <HAL_GPIO_Init+0x2e4>)
 80017ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b0:	4a5a      	ldr	r2, [pc, #360]	@ (800191c <HAL_GPIO_Init+0x2e4>)
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80017b8:	4b58      	ldr	r3, [pc, #352]	@ (800191c <HAL_GPIO_Init+0x2e4>)
 80017ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017c4:	4a56      	ldr	r2, [pc, #344]	@ (8001920 <HAL_GPIO_Init+0x2e8>)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	089b      	lsrs	r3, r3, #2
 80017ca:	3302      	adds	r3, #2
 80017cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	f003 0303 	and.w	r3, r3, #3
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	220f      	movs	r2, #15
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	43db      	mvns	r3, r3
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4013      	ands	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80017ee:	d01f      	beq.n	8001830 <HAL_GPIO_Init+0x1f8>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a4c      	ldr	r2, [pc, #304]	@ (8001924 <HAL_GPIO_Init+0x2ec>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d019      	beq.n	800182c <HAL_GPIO_Init+0x1f4>
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a4b      	ldr	r2, [pc, #300]	@ (8001928 <HAL_GPIO_Init+0x2f0>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d013      	beq.n	8001828 <HAL_GPIO_Init+0x1f0>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	4a4a      	ldr	r2, [pc, #296]	@ (800192c <HAL_GPIO_Init+0x2f4>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d00d      	beq.n	8001824 <HAL_GPIO_Init+0x1ec>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	4a49      	ldr	r2, [pc, #292]	@ (8001930 <HAL_GPIO_Init+0x2f8>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d007      	beq.n	8001820 <HAL_GPIO_Init+0x1e8>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4a48      	ldr	r2, [pc, #288]	@ (8001934 <HAL_GPIO_Init+0x2fc>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d101      	bne.n	800181c <HAL_GPIO_Init+0x1e4>
 8001818:	2305      	movs	r3, #5
 800181a:	e00a      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 800181c:	2306      	movs	r3, #6
 800181e:	e008      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 8001820:	2304      	movs	r3, #4
 8001822:	e006      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 8001824:	2303      	movs	r3, #3
 8001826:	e004      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 8001828:	2302      	movs	r3, #2
 800182a:	e002      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 800182c:	2301      	movs	r3, #1
 800182e:	e000      	b.n	8001832 <HAL_GPIO_Init+0x1fa>
 8001830:	2300      	movs	r3, #0
 8001832:	697a      	ldr	r2, [r7, #20]
 8001834:	f002 0203 	and.w	r2, r2, #3
 8001838:	0092      	lsls	r2, r2, #2
 800183a:	4093      	lsls	r3, r2
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	4313      	orrs	r3, r2
 8001840:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001842:	4937      	ldr	r1, [pc, #220]	@ (8001920 <HAL_GPIO_Init+0x2e8>)
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	089b      	lsrs	r3, r3, #2
 8001848:	3302      	adds	r3, #2
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001850:	4b39      	ldr	r3, [pc, #228]	@ (8001938 <HAL_GPIO_Init+0x300>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	43db      	mvns	r3, r3
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4013      	ands	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	4313      	orrs	r3, r2
 8001872:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001874:	4a30      	ldr	r2, [pc, #192]	@ (8001938 <HAL_GPIO_Init+0x300>)
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800187a:	4b2f      	ldr	r3, [pc, #188]	@ (8001938 <HAL_GPIO_Init+0x300>)
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	43db      	mvns	r3, r3
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	4013      	ands	r3, r2
 8001888:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d003      	beq.n	800189e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4313      	orrs	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800189e:	4a26      	ldr	r2, [pc, #152]	@ (8001938 <HAL_GPIO_Init+0x300>)
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80018a4:	4b24      	ldr	r3, [pc, #144]	@ (8001938 <HAL_GPIO_Init+0x300>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4013      	ands	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001938 <HAL_GPIO_Init+0x300>)
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80018ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001938 <HAL_GPIO_Init+0x300>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	43db      	mvns	r3, r3
 80018d8:	693a      	ldr	r2, [r7, #16]
 80018da:	4013      	ands	r3, r2
 80018dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d003      	beq.n	80018f2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018f2:	4a11      	ldr	r2, [pc, #68]	@ (8001938 <HAL_GPIO_Init+0x300>)
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	3301      	adds	r3, #1
 80018fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	fa22 f303 	lsr.w	r3, r2, r3
 8001908:	2b00      	cmp	r3, #0
 800190a:	f47f ae9d 	bne.w	8001648 <HAL_GPIO_Init+0x10>
  }
}
 800190e:	bf00      	nop
 8001910:	bf00      	nop
 8001912:	371c      	adds	r7, #28
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	40021000 	.word	0x40021000
 8001920:	40010000 	.word	0x40010000
 8001924:	48000400 	.word	0x48000400
 8001928:	48000800 	.word	0x48000800
 800192c:	48000c00 	.word	0x48000c00
 8001930:	48001000 	.word	0x48001000
 8001934:	48001400 	.word	0x48001400
 8001938:	40010400 	.word	0x40010400

0800193c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	460b      	mov	r3, r1
 8001946:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	691a      	ldr	r2, [r3, #16]
 800194c:	887b      	ldrh	r3, [r7, #2]
 800194e:	4013      	ands	r3, r2
 8001950:	2b00      	cmp	r3, #0
 8001952:	d002      	beq.n	800195a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001954:	2301      	movs	r3, #1
 8001956:	73fb      	strb	r3, [r7, #15]
 8001958:	e001      	b.n	800195e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800195a:	2300      	movs	r3, #0
 800195c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800195e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001960:	4618      	mov	r0, r3
 8001962:	3714      	adds	r7, #20
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr

0800196c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	460b      	mov	r3, r1
 8001976:	807b      	strh	r3, [r7, #2]
 8001978:	4613      	mov	r3, r2
 800197a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800197c:	787b      	ldrb	r3, [r7, #1]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d003      	beq.n	800198a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001982:	887a      	ldrh	r2, [r7, #2]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001988:	e002      	b.n	8001990 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800198a:	887a      	ldrh	r2, [r7, #2]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001990:	bf00      	nop
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d141      	bne.n	8001a2e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80019aa:	4b4b      	ldr	r3, [pc, #300]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80019b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019b6:	d131      	bne.n	8001a1c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80019b8:	4b47      	ldr	r3, [pc, #284]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019be:	4a46      	ldr	r2, [pc, #280]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019c8:	4b43      	ldr	r3, [pc, #268]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80019d0:	4a41      	ldr	r2, [pc, #260]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019d8:	4b40      	ldr	r3, [pc, #256]	@ (8001adc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2232      	movs	r2, #50	@ 0x32
 80019de:	fb02 f303 	mul.w	r3, r2, r3
 80019e2:	4a3f      	ldr	r2, [pc, #252]	@ (8001ae0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80019e4:	fba2 2303 	umull	r2, r3, r2, r3
 80019e8:	0c9b      	lsrs	r3, r3, #18
 80019ea:	3301      	adds	r3, #1
 80019ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019ee:	e002      	b.n	80019f6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	3b01      	subs	r3, #1
 80019f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019f6:	4b38      	ldr	r3, [pc, #224]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a02:	d102      	bne.n	8001a0a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d1f2      	bne.n	80019f0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a0a:	4b33      	ldr	r3, [pc, #204]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a0c:	695b      	ldr	r3, [r3, #20]
 8001a0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a16:	d158      	bne.n	8001aca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e057      	b.n	8001acc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a1c:	4b2e      	ldr	r3, [pc, #184]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a22:	4a2d      	ldr	r2, [pc, #180]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a28:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001a2c:	e04d      	b.n	8001aca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a34:	d141      	bne.n	8001aba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a36:	4b28      	ldr	r3, [pc, #160]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a42:	d131      	bne.n	8001aa8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a44:	4b24      	ldr	r3, [pc, #144]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001a4a:	4a23      	ldr	r2, [pc, #140]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a54:	4b20      	ldr	r3, [pc, #128]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a5c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a62:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a64:	4b1d      	ldr	r3, [pc, #116]	@ (8001adc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2232      	movs	r2, #50	@ 0x32
 8001a6a:	fb02 f303 	mul.w	r3, r2, r3
 8001a6e:	4a1c      	ldr	r2, [pc, #112]	@ (8001ae0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001a70:	fba2 2303 	umull	r2, r3, r2, r3
 8001a74:	0c9b      	lsrs	r3, r3, #18
 8001a76:	3301      	adds	r3, #1
 8001a78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a7a:	e002      	b.n	8001a82 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a82:	4b15      	ldr	r3, [pc, #84]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a8e:	d102      	bne.n	8001a96 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1f2      	bne.n	8001a7c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a96:	4b10      	ldr	r3, [pc, #64]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001aa2:	d112      	bne.n	8001aca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e011      	b.n	8001acc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001aae:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ab4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001ab8:	e007      	b.n	8001aca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001aba:	4b07      	ldr	r3, [pc, #28]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ac2:	4a05      	ldr	r2, [pc, #20]	@ (8001ad8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ac4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ac8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001aca:	2300      	movs	r3, #0
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	3714      	adds	r7, #20
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	40007000 	.word	0x40007000
 8001adc:	20000000 	.word	0x20000000
 8001ae0:	431bde83 	.word	0x431bde83

08001ae4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001ae8:	4b05      	ldr	r3, [pc, #20]	@ (8001b00 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	4a04      	ldr	r2, [pc, #16]	@ (8001b00 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001aee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001af2:	6093      	str	r3, [r2, #8]
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	40007000 	.word	0x40007000

08001b04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b088      	sub	sp, #32
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d101      	bne.n	8001b16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b12:	2301      	movs	r3, #1
 8001b14:	e2fe      	b.n	8002114 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d075      	beq.n	8001c0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b22:	4b97      	ldr	r3, [pc, #604]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	f003 030c 	and.w	r3, r3, #12
 8001b2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b2c:	4b94      	ldr	r3, [pc, #592]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	f003 0303 	and.w	r3, r3, #3
 8001b34:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	2b0c      	cmp	r3, #12
 8001b3a:	d102      	bne.n	8001b42 <HAL_RCC_OscConfig+0x3e>
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	2b03      	cmp	r3, #3
 8001b40:	d002      	beq.n	8001b48 <HAL_RCC_OscConfig+0x44>
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	2b08      	cmp	r3, #8
 8001b46:	d10b      	bne.n	8001b60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b48:	4b8d      	ldr	r3, [pc, #564]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d05b      	beq.n	8001c0c <HAL_RCC_OscConfig+0x108>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d157      	bne.n	8001c0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e2d9      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b68:	d106      	bne.n	8001b78 <HAL_RCC_OscConfig+0x74>
 8001b6a:	4b85      	ldr	r3, [pc, #532]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a84      	ldr	r2, [pc, #528]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b74:	6013      	str	r3, [r2, #0]
 8001b76:	e01d      	b.n	8001bb4 <HAL_RCC_OscConfig+0xb0>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b80:	d10c      	bne.n	8001b9c <HAL_RCC_OscConfig+0x98>
 8001b82:	4b7f      	ldr	r3, [pc, #508]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a7e      	ldr	r2, [pc, #504]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001b88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b8c:	6013      	str	r3, [r2, #0]
 8001b8e:	4b7c      	ldr	r3, [pc, #496]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a7b      	ldr	r2, [pc, #492]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001b94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	e00b      	b.n	8001bb4 <HAL_RCC_OscConfig+0xb0>
 8001b9c:	4b78      	ldr	r3, [pc, #480]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a77      	ldr	r2, [pc, #476]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001ba2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ba6:	6013      	str	r3, [r2, #0]
 8001ba8:	4b75      	ldr	r3, [pc, #468]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a74      	ldr	r2, [pc, #464]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001bae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d013      	beq.n	8001be4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bbc:	f7ff fc2a 	bl	8001414 <HAL_GetTick>
 8001bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bc2:	e008      	b.n	8001bd6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bc4:	f7ff fc26 	bl	8001414 <HAL_GetTick>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	1ad3      	subs	r3, r2, r3
 8001bce:	2b64      	cmp	r3, #100	@ 0x64
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e29e      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bd6:	4b6a      	ldr	r3, [pc, #424]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d0f0      	beq.n	8001bc4 <HAL_RCC_OscConfig+0xc0>
 8001be2:	e014      	b.n	8001c0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be4:	f7ff fc16 	bl	8001414 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bec:	f7ff fc12 	bl	8001414 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b64      	cmp	r3, #100	@ 0x64
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e28a      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bfe:	4b60      	ldr	r3, [pc, #384]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1f0      	bne.n	8001bec <HAL_RCC_OscConfig+0xe8>
 8001c0a:	e000      	b.n	8001c0e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d075      	beq.n	8001d06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c1a:	4b59      	ldr	r3, [pc, #356]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f003 030c 	and.w	r3, r3, #12
 8001c22:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c24:	4b56      	ldr	r3, [pc, #344]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001c26:	68db      	ldr	r3, [r3, #12]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	2b0c      	cmp	r3, #12
 8001c32:	d102      	bne.n	8001c3a <HAL_RCC_OscConfig+0x136>
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d002      	beq.n	8001c40 <HAL_RCC_OscConfig+0x13c>
 8001c3a:	69bb      	ldr	r3, [r7, #24]
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d11f      	bne.n	8001c80 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c40:	4b4f      	ldr	r3, [pc, #316]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d005      	beq.n	8001c58 <HAL_RCC_OscConfig+0x154>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e25d      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c58:	4b49      	ldr	r3, [pc, #292]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	061b      	lsls	r3, r3, #24
 8001c66:	4946      	ldr	r1, [pc, #280]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001c6c:	4b45      	ldr	r3, [pc, #276]	@ (8001d84 <HAL_RCC_OscConfig+0x280>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff fb83 	bl	800137c <HAL_InitTick>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d043      	beq.n	8001d04 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e249      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d023      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c88:	4b3d      	ldr	r3, [pc, #244]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a3c      	ldr	r2, [pc, #240]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001c8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c94:	f7ff fbbe 	bl	8001414 <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c9c:	f7ff fbba 	bl	8001414 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e232      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cae:	4b34      	ldr	r3, [pc, #208]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d0f0      	beq.n	8001c9c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cba:	4b31      	ldr	r3, [pc, #196]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	061b      	lsls	r3, r3, #24
 8001cc8:	492d      	ldr	r1, [pc, #180]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	604b      	str	r3, [r1, #4]
 8001cce:	e01a      	b.n	8001d06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cd0:	4b2b      	ldr	r3, [pc, #172]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a2a      	ldr	r2, [pc, #168]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001cd6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001cda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cdc:	f7ff fb9a 	bl	8001414 <HAL_GetTick>
 8001ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ce2:	e008      	b.n	8001cf6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ce4:	f7ff fb96 	bl	8001414 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d901      	bls.n	8001cf6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	e20e      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001cf6:	4b22      	ldr	r3, [pc, #136]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1f0      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x1e0>
 8001d02:	e000      	b.n	8001d06 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d04:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0308 	and.w	r3, r3, #8
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d041      	beq.n	8001d96 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d01c      	beq.n	8001d54 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d1a:	4b19      	ldr	r3, [pc, #100]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001d1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d20:	4a17      	ldr	r2, [pc, #92]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001d22:	f043 0301 	orr.w	r3, r3, #1
 8001d26:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d2a:	f7ff fb73 	bl	8001414 <HAL_GetTick>
 8001d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d30:	e008      	b.n	8001d44 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d32:	f7ff fb6f 	bl	8001414 <HAL_GetTick>
 8001d36:	4602      	mov	r2, r0
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d901      	bls.n	8001d44 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001d40:	2303      	movs	r3, #3
 8001d42:	e1e7      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d44:	4b0e      	ldr	r3, [pc, #56]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001d46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d0ef      	beq.n	8001d32 <HAL_RCC_OscConfig+0x22e>
 8001d52:	e020      	b.n	8001d96 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d54:	4b0a      	ldr	r3, [pc, #40]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001d56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d5a:	4a09      	ldr	r2, [pc, #36]	@ (8001d80 <HAL_RCC_OscConfig+0x27c>)
 8001d5c:	f023 0301 	bic.w	r3, r3, #1
 8001d60:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d64:	f7ff fb56 	bl	8001414 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d6a:	e00d      	b.n	8001d88 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d6c:	f7ff fb52 	bl	8001414 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d906      	bls.n	8001d88 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e1ca      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
 8001d7e:	bf00      	nop
 8001d80:	40021000 	.word	0x40021000
 8001d84:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d88:	4b8c      	ldr	r3, [pc, #560]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001d8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d8e:	f003 0302 	and.w	r3, r3, #2
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d1ea      	bne.n	8001d6c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0304 	and.w	r3, r3, #4
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f000 80a6 	beq.w	8001ef0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001da4:	2300      	movs	r3, #0
 8001da6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001da8:	4b84      	ldr	r3, [pc, #528]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d101      	bne.n	8001db8 <HAL_RCC_OscConfig+0x2b4>
 8001db4:	2301      	movs	r3, #1
 8001db6:	e000      	b.n	8001dba <HAL_RCC_OscConfig+0x2b6>
 8001db8:	2300      	movs	r3, #0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d00d      	beq.n	8001dda <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dbe:	4b7f      	ldr	r3, [pc, #508]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc2:	4a7e      	ldr	r2, [pc, #504]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001dc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001dca:	4b7c      	ldr	r3, [pc, #496]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dd2:	60fb      	str	r3, [r7, #12]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dda:	4b79      	ldr	r3, [pc, #484]	@ (8001fc0 <HAL_RCC_OscConfig+0x4bc>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d118      	bne.n	8001e18 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001de6:	4b76      	ldr	r3, [pc, #472]	@ (8001fc0 <HAL_RCC_OscConfig+0x4bc>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a75      	ldr	r2, [pc, #468]	@ (8001fc0 <HAL_RCC_OscConfig+0x4bc>)
 8001dec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001df2:	f7ff fb0f 	bl	8001414 <HAL_GetTick>
 8001df6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dfa:	f7ff fb0b 	bl	8001414 <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e183      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e0c:	4b6c      	ldr	r3, [pc, #432]	@ (8001fc0 <HAL_RCC_OscConfig+0x4bc>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d0f0      	beq.n	8001dfa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d108      	bne.n	8001e32 <HAL_RCC_OscConfig+0x32e>
 8001e20:	4b66      	ldr	r3, [pc, #408]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e26:	4a65      	ldr	r2, [pc, #404]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e30:	e024      	b.n	8001e7c <HAL_RCC_OscConfig+0x378>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	2b05      	cmp	r3, #5
 8001e38:	d110      	bne.n	8001e5c <HAL_RCC_OscConfig+0x358>
 8001e3a:	4b60      	ldr	r3, [pc, #384]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e40:	4a5e      	ldr	r2, [pc, #376]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001e42:	f043 0304 	orr.w	r3, r3, #4
 8001e46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e4a:	4b5c      	ldr	r3, [pc, #368]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e50:	4a5a      	ldr	r2, [pc, #360]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e5a:	e00f      	b.n	8001e7c <HAL_RCC_OscConfig+0x378>
 8001e5c:	4b57      	ldr	r3, [pc, #348]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e62:	4a56      	ldr	r2, [pc, #344]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001e64:	f023 0301 	bic.w	r3, r3, #1
 8001e68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001e6c:	4b53      	ldr	r3, [pc, #332]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e72:	4a52      	ldr	r2, [pc, #328]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001e74:	f023 0304 	bic.w	r3, r3, #4
 8001e78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d016      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e84:	f7ff fac6 	bl	8001414 <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e8a:	e00a      	b.n	8001ea2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e8c:	f7ff fac2 	bl	8001414 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d901      	bls.n	8001ea2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001e9e:	2303      	movs	r3, #3
 8001ea0:	e138      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ea2:	4b46      	ldr	r3, [pc, #280]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0ed      	beq.n	8001e8c <HAL_RCC_OscConfig+0x388>
 8001eb0:	e015      	b.n	8001ede <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb2:	f7ff faaf 	bl	8001414 <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001eb8:	e00a      	b.n	8001ed0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eba:	f7ff faab 	bl	8001414 <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e121      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ed0:	4b3a      	ldr	r3, [pc, #232]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1ed      	bne.n	8001eba <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ede:	7ffb      	ldrb	r3, [r7, #31]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d105      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee4:	4b35      	ldr	r3, [pc, #212]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee8:	4a34      	ldr	r2, [pc, #208]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001eea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001eee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0320 	and.w	r3, r3, #32
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d03c      	beq.n	8001f76 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d01c      	beq.n	8001f3e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001f04:	4b2d      	ldr	r3, [pc, #180]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001f06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f0a:	4a2c      	ldr	r2, [pc, #176]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f14:	f7ff fa7e 	bl	8001414 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f1c:	f7ff fa7a 	bl	8001414 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e0f2      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001f2e:	4b23      	ldr	r3, [pc, #140]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001f30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d0ef      	beq.n	8001f1c <HAL_RCC_OscConfig+0x418>
 8001f3c:	e01b      	b.n	8001f76 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001f3e:	4b1f      	ldr	r3, [pc, #124]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001f40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f44:	4a1d      	ldr	r2, [pc, #116]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001f46:	f023 0301 	bic.w	r3, r3, #1
 8001f4a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f4e:	f7ff fa61 	bl	8001414 <HAL_GetTick>
 8001f52:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001f54:	e008      	b.n	8001f68 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f56:	f7ff fa5d 	bl	8001414 <HAL_GetTick>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d901      	bls.n	8001f68 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001f64:	2303      	movs	r3, #3
 8001f66:	e0d5      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001f68:	4b14      	ldr	r3, [pc, #80]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001f6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1ef      	bne.n	8001f56 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	69db      	ldr	r3, [r3, #28]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	f000 80c9 	beq.w	8002112 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f80:	4b0e      	ldr	r3, [pc, #56]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f003 030c 	and.w	r3, r3, #12
 8001f88:	2b0c      	cmp	r3, #12
 8001f8a:	f000 8083 	beq.w	8002094 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	69db      	ldr	r3, [r3, #28]
 8001f92:	2b02      	cmp	r3, #2
 8001f94:	d15e      	bne.n	8002054 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f96:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a08      	ldr	r2, [pc, #32]	@ (8001fbc <HAL_RCC_OscConfig+0x4b8>)
 8001f9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001fa0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa2:	f7ff fa37 	bl	8001414 <HAL_GetTick>
 8001fa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fa8:	e00c      	b.n	8001fc4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001faa:	f7ff fa33 	bl	8001414 <HAL_GetTick>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d905      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e0ab      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fc4:	4b55      	ldr	r3, [pc, #340]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d1ec      	bne.n	8001faa <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fd0:	4b52      	ldr	r3, [pc, #328]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 8001fd2:	68da      	ldr	r2, [r3, #12]
 8001fd4:	4b52      	ldr	r3, [pc, #328]	@ (8002120 <HAL_RCC_OscConfig+0x61c>)
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	687a      	ldr	r2, [r7, #4]
 8001fda:	6a11      	ldr	r1, [r2, #32]
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001fe0:	3a01      	subs	r2, #1
 8001fe2:	0112      	lsls	r2, r2, #4
 8001fe4:	4311      	orrs	r1, r2
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001fea:	0212      	lsls	r2, r2, #8
 8001fec:	4311      	orrs	r1, r2
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001ff2:	0852      	lsrs	r2, r2, #1
 8001ff4:	3a01      	subs	r2, #1
 8001ff6:	0552      	lsls	r2, r2, #21
 8001ff8:	4311      	orrs	r1, r2
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001ffe:	0852      	lsrs	r2, r2, #1
 8002000:	3a01      	subs	r2, #1
 8002002:	0652      	lsls	r2, r2, #25
 8002004:	4311      	orrs	r1, r2
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800200a:	06d2      	lsls	r2, r2, #27
 800200c:	430a      	orrs	r2, r1
 800200e:	4943      	ldr	r1, [pc, #268]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 8002010:	4313      	orrs	r3, r2
 8002012:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002014:	4b41      	ldr	r3, [pc, #260]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a40      	ldr	r2, [pc, #256]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 800201a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800201e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002020:	4b3e      	ldr	r3, [pc, #248]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	4a3d      	ldr	r2, [pc, #244]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 8002026:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800202a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800202c:	f7ff f9f2 	bl	8001414 <HAL_GetTick>
 8002030:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002032:	e008      	b.n	8002046 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002034:	f7ff f9ee 	bl	8001414 <HAL_GetTick>
 8002038:	4602      	mov	r2, r0
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	2b02      	cmp	r3, #2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e066      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002046:	4b35      	ldr	r3, [pc, #212]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d0f0      	beq.n	8002034 <HAL_RCC_OscConfig+0x530>
 8002052:	e05e      	b.n	8002112 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002054:	4b31      	ldr	r3, [pc, #196]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a30      	ldr	r2, [pc, #192]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 800205a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800205e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002060:	f7ff f9d8 	bl	8001414 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002068:	f7ff f9d4 	bl	8001414 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e04c      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800207a:	4b28      	ldr	r3, [pc, #160]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d1f0      	bne.n	8002068 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002086:	4b25      	ldr	r3, [pc, #148]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 8002088:	68da      	ldr	r2, [r3, #12]
 800208a:	4924      	ldr	r1, [pc, #144]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 800208c:	4b25      	ldr	r3, [pc, #148]	@ (8002124 <HAL_RCC_OscConfig+0x620>)
 800208e:	4013      	ands	r3, r2
 8002090:	60cb      	str	r3, [r1, #12]
 8002092:	e03e      	b.n	8002112 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	2b01      	cmp	r3, #1
 800209a:	d101      	bne.n	80020a0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e039      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80020a0:	4b1e      	ldr	r3, [pc, #120]	@ (800211c <HAL_RCC_OscConfig+0x618>)
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	f003 0203 	and.w	r2, r3, #3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d12c      	bne.n	800210e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020be:	3b01      	subs	r3, #1
 80020c0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d123      	bne.n	800210e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020d0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d11b      	bne.n	800210e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020e0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d113      	bne.n	800210e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f0:	085b      	lsrs	r3, r3, #1
 80020f2:	3b01      	subs	r3, #1
 80020f4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d109      	bne.n	800210e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002104:	085b      	lsrs	r3, r3, #1
 8002106:	3b01      	subs	r3, #1
 8002108:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800210a:	429a      	cmp	r2, r3
 800210c:	d001      	beq.n	8002112 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e000      	b.n	8002114 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	3720      	adds	r7, #32
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40021000 	.word	0x40021000
 8002120:	019f800c 	.word	0x019f800c
 8002124:	feeefffc 	.word	0xfeeefffc

08002128 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002132:	2300      	movs	r3, #0
 8002134:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d101      	bne.n	8002140 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e11e      	b.n	800237e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002140:	4b91      	ldr	r3, [pc, #580]	@ (8002388 <HAL_RCC_ClockConfig+0x260>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 030f 	and.w	r3, r3, #15
 8002148:	683a      	ldr	r2, [r7, #0]
 800214a:	429a      	cmp	r2, r3
 800214c:	d910      	bls.n	8002170 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800214e:	4b8e      	ldr	r3, [pc, #568]	@ (8002388 <HAL_RCC_ClockConfig+0x260>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f023 020f 	bic.w	r2, r3, #15
 8002156:	498c      	ldr	r1, [pc, #560]	@ (8002388 <HAL_RCC_ClockConfig+0x260>)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	4313      	orrs	r3, r2
 800215c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800215e:	4b8a      	ldr	r3, [pc, #552]	@ (8002388 <HAL_RCC_ClockConfig+0x260>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 030f 	and.w	r3, r3, #15
 8002166:	683a      	ldr	r2, [r7, #0]
 8002168:	429a      	cmp	r2, r3
 800216a:	d001      	beq.n	8002170 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e106      	b.n	800237e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	2b00      	cmp	r3, #0
 800217a:	d073      	beq.n	8002264 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	2b03      	cmp	r3, #3
 8002182:	d129      	bne.n	80021d8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002184:	4b81      	ldr	r3, [pc, #516]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d101      	bne.n	8002194 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e0f4      	b.n	800237e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002194:	f000 f966 	bl	8002464 <RCC_GetSysClockFreqFromPLLSource>
 8002198:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	4a7c      	ldr	r2, [pc, #496]	@ (8002390 <HAL_RCC_ClockConfig+0x268>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d93f      	bls.n	8002222 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80021a2:	4b7a      	ldr	r3, [pc, #488]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 80021a4:	689b      	ldr	r3, [r3, #8]
 80021a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d009      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d033      	beq.n	8002222 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d12f      	bne.n	8002222 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80021c2:	4b72      	ldr	r3, [pc, #456]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80021ca:	4a70      	ldr	r2, [pc, #448]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 80021cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021d0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80021d2:	2380      	movs	r3, #128	@ 0x80
 80021d4:	617b      	str	r3, [r7, #20]
 80021d6:	e024      	b.n	8002222 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d107      	bne.n	80021f0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021e0:	4b6a      	ldr	r3, [pc, #424]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d109      	bne.n	8002200 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e0c6      	b.n	800237e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021f0:	4b66      	ldr	r3, [pc, #408]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d101      	bne.n	8002200 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e0be      	b.n	800237e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002200:	f000 f8ce 	bl	80023a0 <HAL_RCC_GetSysClockFreq>
 8002204:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4a61      	ldr	r2, [pc, #388]	@ (8002390 <HAL_RCC_ClockConfig+0x268>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d909      	bls.n	8002222 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800220e:	4b5f      	ldr	r3, [pc, #380]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002216:	4a5d      	ldr	r2, [pc, #372]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 8002218:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800221c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800221e:	2380      	movs	r3, #128	@ 0x80
 8002220:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002222:	4b5a      	ldr	r3, [pc, #360]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f023 0203 	bic.w	r2, r3, #3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	4957      	ldr	r1, [pc, #348]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 8002230:	4313      	orrs	r3, r2
 8002232:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002234:	f7ff f8ee 	bl	8001414 <HAL_GetTick>
 8002238:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800223a:	e00a      	b.n	8002252 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800223c:	f7ff f8ea 	bl	8001414 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	f241 3288 	movw	r2, #5000	@ 0x1388
 800224a:	4293      	cmp	r3, r2
 800224c:	d901      	bls.n	8002252 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e095      	b.n	800237e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002252:	4b4e      	ldr	r3, [pc, #312]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f003 020c 	and.w	r2, r3, #12
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	429a      	cmp	r2, r3
 8002262:	d1eb      	bne.n	800223c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0302 	and.w	r3, r3, #2
 800226c:	2b00      	cmp	r3, #0
 800226e:	d023      	beq.n	80022b8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0304 	and.w	r3, r3, #4
 8002278:	2b00      	cmp	r3, #0
 800227a:	d005      	beq.n	8002288 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800227c:	4b43      	ldr	r3, [pc, #268]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	4a42      	ldr	r2, [pc, #264]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 8002282:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002286:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0308 	and.w	r3, r3, #8
 8002290:	2b00      	cmp	r3, #0
 8002292:	d007      	beq.n	80022a4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002294:	4b3d      	ldr	r3, [pc, #244]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800229c:	4a3b      	ldr	r2, [pc, #236]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 800229e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80022a2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022a4:	4b39      	ldr	r3, [pc, #228]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	4936      	ldr	r1, [pc, #216]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	608b      	str	r3, [r1, #8]
 80022b6:	e008      	b.n	80022ca <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	2b80      	cmp	r3, #128	@ 0x80
 80022bc:	d105      	bne.n	80022ca <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80022be:	4b33      	ldr	r3, [pc, #204]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	4a32      	ldr	r2, [pc, #200]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 80022c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80022c8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022ca:	4b2f      	ldr	r3, [pc, #188]	@ (8002388 <HAL_RCC_ClockConfig+0x260>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 030f 	and.w	r3, r3, #15
 80022d2:	683a      	ldr	r2, [r7, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d21d      	bcs.n	8002314 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002388 <HAL_RCC_ClockConfig+0x260>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f023 020f 	bic.w	r2, r3, #15
 80022e0:	4929      	ldr	r1, [pc, #164]	@ (8002388 <HAL_RCC_ClockConfig+0x260>)
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80022e8:	f7ff f894 	bl	8001414 <HAL_GetTick>
 80022ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ee:	e00a      	b.n	8002306 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f0:	f7ff f890 	bl	8001414 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022fe:	4293      	cmp	r3, r2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e03b      	b.n	800237e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002306:	4b20      	ldr	r3, [pc, #128]	@ (8002388 <HAL_RCC_ClockConfig+0x260>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f003 030f 	and.w	r3, r3, #15
 800230e:	683a      	ldr	r2, [r7, #0]
 8002310:	429a      	cmp	r2, r3
 8002312:	d1ed      	bne.n	80022f0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0304 	and.w	r3, r3, #4
 800231c:	2b00      	cmp	r3, #0
 800231e:	d008      	beq.n	8002332 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002320:	4b1a      	ldr	r3, [pc, #104]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	4917      	ldr	r1, [pc, #92]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 800232e:	4313      	orrs	r3, r2
 8002330:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0308 	and.w	r3, r3, #8
 800233a:	2b00      	cmp	r3, #0
 800233c:	d009      	beq.n	8002352 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800233e:	4b13      	ldr	r3, [pc, #76]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	691b      	ldr	r3, [r3, #16]
 800234a:	00db      	lsls	r3, r3, #3
 800234c:	490f      	ldr	r1, [pc, #60]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 800234e:	4313      	orrs	r3, r2
 8002350:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002352:	f000 f825 	bl	80023a0 <HAL_RCC_GetSysClockFreq>
 8002356:	4602      	mov	r2, r0
 8002358:	4b0c      	ldr	r3, [pc, #48]	@ (800238c <HAL_RCC_ClockConfig+0x264>)
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	091b      	lsrs	r3, r3, #4
 800235e:	f003 030f 	and.w	r3, r3, #15
 8002362:	490c      	ldr	r1, [pc, #48]	@ (8002394 <HAL_RCC_ClockConfig+0x26c>)
 8002364:	5ccb      	ldrb	r3, [r1, r3]
 8002366:	f003 031f 	and.w	r3, r3, #31
 800236a:	fa22 f303 	lsr.w	r3, r2, r3
 800236e:	4a0a      	ldr	r2, [pc, #40]	@ (8002398 <HAL_RCC_ClockConfig+0x270>)
 8002370:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002372:	4b0a      	ldr	r3, [pc, #40]	@ (800239c <HAL_RCC_ClockConfig+0x274>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff f800 	bl	800137c <HAL_InitTick>
 800237c:	4603      	mov	r3, r0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3718      	adds	r7, #24
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40022000 	.word	0x40022000
 800238c:	40021000 	.word	0x40021000
 8002390:	04c4b400 	.word	0x04c4b400
 8002394:	08004f60 	.word	0x08004f60
 8002398:	20000000 	.word	0x20000000
 800239c:	20000004 	.word	0x20000004

080023a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b087      	sub	sp, #28
 80023a4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80023a6:	4b2c      	ldr	r3, [pc, #176]	@ (8002458 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f003 030c 	and.w	r3, r3, #12
 80023ae:	2b04      	cmp	r3, #4
 80023b0:	d102      	bne.n	80023b8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80023b2:	4b2a      	ldr	r3, [pc, #168]	@ (800245c <HAL_RCC_GetSysClockFreq+0xbc>)
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	e047      	b.n	8002448 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80023b8:	4b27      	ldr	r3, [pc, #156]	@ (8002458 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f003 030c 	and.w	r3, r3, #12
 80023c0:	2b08      	cmp	r3, #8
 80023c2:	d102      	bne.n	80023ca <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80023c4:	4b26      	ldr	r3, [pc, #152]	@ (8002460 <HAL_RCC_GetSysClockFreq+0xc0>)
 80023c6:	613b      	str	r3, [r7, #16]
 80023c8:	e03e      	b.n	8002448 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80023ca:	4b23      	ldr	r3, [pc, #140]	@ (8002458 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f003 030c 	and.w	r3, r3, #12
 80023d2:	2b0c      	cmp	r3, #12
 80023d4:	d136      	bne.n	8002444 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023d6:	4b20      	ldr	r3, [pc, #128]	@ (8002458 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002458 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	091b      	lsrs	r3, r3, #4
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	3301      	adds	r3, #1
 80023ec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	2b03      	cmp	r3, #3
 80023f2:	d10c      	bne.n	800240e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023f4:	4a1a      	ldr	r2, [pc, #104]	@ (8002460 <HAL_RCC_GetSysClockFreq+0xc0>)
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023fc:	4a16      	ldr	r2, [pc, #88]	@ (8002458 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023fe:	68d2      	ldr	r2, [r2, #12]
 8002400:	0a12      	lsrs	r2, r2, #8
 8002402:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002406:	fb02 f303 	mul.w	r3, r2, r3
 800240a:	617b      	str	r3, [r7, #20]
      break;
 800240c:	e00c      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800240e:	4a13      	ldr	r2, [pc, #76]	@ (800245c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	fbb2 f3f3 	udiv	r3, r2, r3
 8002416:	4a10      	ldr	r2, [pc, #64]	@ (8002458 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002418:	68d2      	ldr	r2, [r2, #12]
 800241a:	0a12      	lsrs	r2, r2, #8
 800241c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002420:	fb02 f303 	mul.w	r3, r2, r3
 8002424:	617b      	str	r3, [r7, #20]
      break;
 8002426:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002428:	4b0b      	ldr	r3, [pc, #44]	@ (8002458 <HAL_RCC_GetSysClockFreq+0xb8>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	0e5b      	lsrs	r3, r3, #25
 800242e:	f003 0303 	and.w	r3, r3, #3
 8002432:	3301      	adds	r3, #1
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002438:	697a      	ldr	r2, [r7, #20]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002440:	613b      	str	r3, [r7, #16]
 8002442:	e001      	b.n	8002448 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002444:	2300      	movs	r3, #0
 8002446:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002448:	693b      	ldr	r3, [r7, #16]
}
 800244a:	4618      	mov	r0, r3
 800244c:	371c      	adds	r7, #28
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	40021000 	.word	0x40021000
 800245c:	00f42400 	.word	0x00f42400
 8002460:	007a1200 	.word	0x007a1200

08002464 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002464:	b480      	push	{r7}
 8002466:	b087      	sub	sp, #28
 8002468:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800246a:	4b1e      	ldr	r3, [pc, #120]	@ (80024e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	f003 0303 	and.w	r3, r3, #3
 8002472:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002474:	4b1b      	ldr	r3, [pc, #108]	@ (80024e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	091b      	lsrs	r3, r3, #4
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	3301      	adds	r3, #1
 8002480:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	2b03      	cmp	r3, #3
 8002486:	d10c      	bne.n	80024a2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002488:	4a17      	ldr	r2, [pc, #92]	@ (80024e8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002490:	4a14      	ldr	r2, [pc, #80]	@ (80024e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002492:	68d2      	ldr	r2, [r2, #12]
 8002494:	0a12      	lsrs	r2, r2, #8
 8002496:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800249a:	fb02 f303 	mul.w	r3, r2, r3
 800249e:	617b      	str	r3, [r7, #20]
    break;
 80024a0:	e00c      	b.n	80024bc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80024a2:	4a12      	ldr	r2, [pc, #72]	@ (80024ec <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024aa:	4a0e      	ldr	r2, [pc, #56]	@ (80024e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024ac:	68d2      	ldr	r2, [r2, #12]
 80024ae:	0a12      	lsrs	r2, r2, #8
 80024b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80024b4:	fb02 f303 	mul.w	r3, r2, r3
 80024b8:	617b      	str	r3, [r7, #20]
    break;
 80024ba:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80024bc:	4b09      	ldr	r3, [pc, #36]	@ (80024e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	0e5b      	lsrs	r3, r3, #25
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	3301      	adds	r3, #1
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80024cc:	697a      	ldr	r2, [r7, #20]
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80024d6:	687b      	ldr	r3, [r7, #4]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	371c      	adds	r7, #28
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	40021000 	.word	0x40021000
 80024e8:	007a1200 	.word	0x007a1200
 80024ec:	00f42400 	.word	0x00f42400

080024f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b084      	sub	sp, #16
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e09d      	b.n	800263e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002506:	2b00      	cmp	r3, #0
 8002508:	d108      	bne.n	800251c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002512:	d009      	beq.n	8002528 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	61da      	str	r2, [r3, #28]
 800251a:	e005      	b.n	8002528 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2200      	movs	r2, #0
 800252c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002534:	b2db      	uxtb	r3, r3
 8002536:	2b00      	cmp	r3, #0
 8002538:	d106      	bne.n	8002548 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7fe fd34 	bl	8000fb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2202      	movs	r2, #2
 800254c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800255e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002568:	d902      	bls.n	8002570 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800256a:	2300      	movs	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	e002      	b.n	8002576 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002570:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002574:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800257e:	d007      	beq.n	8002590 <HAL_SPI_Init+0xa0>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002588:	d002      	beq.n	8002590 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80025a0:	431a      	orrs	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	431a      	orrs	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	695b      	ldr	r3, [r3, #20]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	431a      	orrs	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	699b      	ldr	r3, [r3, #24]
 80025ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025be:	431a      	orrs	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	69db      	ldr	r3, [r3, #28]
 80025c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025c8:	431a      	orrs	r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025d2:	ea42 0103 	orr.w	r1, r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025da:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	0c1b      	lsrs	r3, r3, #16
 80025ec:	f003 0204 	and.w	r2, r3, #4
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f4:	f003 0310 	and.w	r3, r3, #16
 80025f8:	431a      	orrs	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025fe:	f003 0308 	and.w	r3, r3, #8
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800260c:	ea42 0103 	orr.w	r1, r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	69da      	ldr	r2, [r3, #28]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800262c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <_calloc_r>:
 8002646:	b570      	push	{r4, r5, r6, lr}
 8002648:	fba1 5402 	umull	r5, r4, r1, r2
 800264c:	b934      	cbnz	r4, 800265c <_calloc_r+0x16>
 800264e:	4629      	mov	r1, r5
 8002650:	f000 fb00 	bl	8002c54 <_malloc_r>
 8002654:	4606      	mov	r6, r0
 8002656:	b928      	cbnz	r0, 8002664 <_calloc_r+0x1e>
 8002658:	4630      	mov	r0, r6
 800265a:	bd70      	pop	{r4, r5, r6, pc}
 800265c:	220c      	movs	r2, #12
 800265e:	6002      	str	r2, [r0, #0]
 8002660:	2600      	movs	r6, #0
 8002662:	e7f9      	b.n	8002658 <_calloc_r+0x12>
 8002664:	462a      	mov	r2, r5
 8002666:	4621      	mov	r1, r4
 8002668:	f000 fdce 	bl	8003208 <memset>
 800266c:	e7f4      	b.n	8002658 <_calloc_r+0x12>

0800266e <__cvt>:
 800266e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002672:	ec57 6b10 	vmov	r6, r7, d0
 8002676:	2f00      	cmp	r7, #0
 8002678:	460c      	mov	r4, r1
 800267a:	4619      	mov	r1, r3
 800267c:	463b      	mov	r3, r7
 800267e:	bfbb      	ittet	lt
 8002680:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8002684:	461f      	movlt	r7, r3
 8002686:	2300      	movge	r3, #0
 8002688:	232d      	movlt	r3, #45	@ 0x2d
 800268a:	700b      	strb	r3, [r1, #0]
 800268c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800268e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8002692:	4691      	mov	r9, r2
 8002694:	f023 0820 	bic.w	r8, r3, #32
 8002698:	bfbc      	itt	lt
 800269a:	4632      	movlt	r2, r6
 800269c:	4616      	movlt	r6, r2
 800269e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80026a2:	d005      	beq.n	80026b0 <__cvt+0x42>
 80026a4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80026a8:	d100      	bne.n	80026ac <__cvt+0x3e>
 80026aa:	3401      	adds	r4, #1
 80026ac:	2102      	movs	r1, #2
 80026ae:	e000      	b.n	80026b2 <__cvt+0x44>
 80026b0:	2103      	movs	r1, #3
 80026b2:	ab03      	add	r3, sp, #12
 80026b4:	9301      	str	r3, [sp, #4]
 80026b6:	ab02      	add	r3, sp, #8
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	ec47 6b10 	vmov	d0, r6, r7
 80026be:	4653      	mov	r3, sl
 80026c0:	4622      	mov	r2, r4
 80026c2:	f000 fe81 	bl	80033c8 <_dtoa_r>
 80026c6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80026ca:	4605      	mov	r5, r0
 80026cc:	d119      	bne.n	8002702 <__cvt+0x94>
 80026ce:	f019 0f01 	tst.w	r9, #1
 80026d2:	d00e      	beq.n	80026f2 <__cvt+0x84>
 80026d4:	eb00 0904 	add.w	r9, r0, r4
 80026d8:	2200      	movs	r2, #0
 80026da:	2300      	movs	r3, #0
 80026dc:	4630      	mov	r0, r6
 80026de:	4639      	mov	r1, r7
 80026e0:	f7fe fa1a 	bl	8000b18 <__aeabi_dcmpeq>
 80026e4:	b108      	cbz	r0, 80026ea <__cvt+0x7c>
 80026e6:	f8cd 900c 	str.w	r9, [sp, #12]
 80026ea:	2230      	movs	r2, #48	@ 0x30
 80026ec:	9b03      	ldr	r3, [sp, #12]
 80026ee:	454b      	cmp	r3, r9
 80026f0:	d31e      	bcc.n	8002730 <__cvt+0xc2>
 80026f2:	9b03      	ldr	r3, [sp, #12]
 80026f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80026f6:	1b5b      	subs	r3, r3, r5
 80026f8:	4628      	mov	r0, r5
 80026fa:	6013      	str	r3, [r2, #0]
 80026fc:	b004      	add	sp, #16
 80026fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002702:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002706:	eb00 0904 	add.w	r9, r0, r4
 800270a:	d1e5      	bne.n	80026d8 <__cvt+0x6a>
 800270c:	7803      	ldrb	r3, [r0, #0]
 800270e:	2b30      	cmp	r3, #48	@ 0x30
 8002710:	d10a      	bne.n	8002728 <__cvt+0xba>
 8002712:	2200      	movs	r2, #0
 8002714:	2300      	movs	r3, #0
 8002716:	4630      	mov	r0, r6
 8002718:	4639      	mov	r1, r7
 800271a:	f7fe f9fd 	bl	8000b18 <__aeabi_dcmpeq>
 800271e:	b918      	cbnz	r0, 8002728 <__cvt+0xba>
 8002720:	f1c4 0401 	rsb	r4, r4, #1
 8002724:	f8ca 4000 	str.w	r4, [sl]
 8002728:	f8da 3000 	ldr.w	r3, [sl]
 800272c:	4499      	add	r9, r3
 800272e:	e7d3      	b.n	80026d8 <__cvt+0x6a>
 8002730:	1c59      	adds	r1, r3, #1
 8002732:	9103      	str	r1, [sp, #12]
 8002734:	701a      	strb	r2, [r3, #0]
 8002736:	e7d9      	b.n	80026ec <__cvt+0x7e>

08002738 <__exponent>:
 8002738:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800273a:	2900      	cmp	r1, #0
 800273c:	bfba      	itte	lt
 800273e:	4249      	neglt	r1, r1
 8002740:	232d      	movlt	r3, #45	@ 0x2d
 8002742:	232b      	movge	r3, #43	@ 0x2b
 8002744:	2909      	cmp	r1, #9
 8002746:	7002      	strb	r2, [r0, #0]
 8002748:	7043      	strb	r3, [r0, #1]
 800274a:	dd29      	ble.n	80027a0 <__exponent+0x68>
 800274c:	f10d 0307 	add.w	r3, sp, #7
 8002750:	461d      	mov	r5, r3
 8002752:	270a      	movs	r7, #10
 8002754:	461a      	mov	r2, r3
 8002756:	fbb1 f6f7 	udiv	r6, r1, r7
 800275a:	fb07 1416 	mls	r4, r7, r6, r1
 800275e:	3430      	adds	r4, #48	@ 0x30
 8002760:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002764:	460c      	mov	r4, r1
 8002766:	2c63      	cmp	r4, #99	@ 0x63
 8002768:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800276c:	4631      	mov	r1, r6
 800276e:	dcf1      	bgt.n	8002754 <__exponent+0x1c>
 8002770:	3130      	adds	r1, #48	@ 0x30
 8002772:	1e94      	subs	r4, r2, #2
 8002774:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002778:	1c41      	adds	r1, r0, #1
 800277a:	4623      	mov	r3, r4
 800277c:	42ab      	cmp	r3, r5
 800277e:	d30a      	bcc.n	8002796 <__exponent+0x5e>
 8002780:	f10d 0309 	add.w	r3, sp, #9
 8002784:	1a9b      	subs	r3, r3, r2
 8002786:	42ac      	cmp	r4, r5
 8002788:	bf88      	it	hi
 800278a:	2300      	movhi	r3, #0
 800278c:	3302      	adds	r3, #2
 800278e:	4403      	add	r3, r0
 8002790:	1a18      	subs	r0, r3, r0
 8002792:	b003      	add	sp, #12
 8002794:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002796:	f813 6b01 	ldrb.w	r6, [r3], #1
 800279a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800279e:	e7ed      	b.n	800277c <__exponent+0x44>
 80027a0:	2330      	movs	r3, #48	@ 0x30
 80027a2:	3130      	adds	r1, #48	@ 0x30
 80027a4:	7083      	strb	r3, [r0, #2]
 80027a6:	70c1      	strb	r1, [r0, #3]
 80027a8:	1d03      	adds	r3, r0, #4
 80027aa:	e7f1      	b.n	8002790 <__exponent+0x58>

080027ac <_printf_float>:
 80027ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027b0:	b08d      	sub	sp, #52	@ 0x34
 80027b2:	460c      	mov	r4, r1
 80027b4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80027b8:	4616      	mov	r6, r2
 80027ba:	461f      	mov	r7, r3
 80027bc:	4605      	mov	r5, r0
 80027be:	f000 fd69 	bl	8003294 <_localeconv_r>
 80027c2:	6803      	ldr	r3, [r0, #0]
 80027c4:	9304      	str	r3, [sp, #16]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7fd fd7a 	bl	80002c0 <strlen>
 80027cc:	2300      	movs	r3, #0
 80027ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80027d0:	f8d8 3000 	ldr.w	r3, [r8]
 80027d4:	9005      	str	r0, [sp, #20]
 80027d6:	3307      	adds	r3, #7
 80027d8:	f023 0307 	bic.w	r3, r3, #7
 80027dc:	f103 0208 	add.w	r2, r3, #8
 80027e0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80027e4:	f8d4 b000 	ldr.w	fp, [r4]
 80027e8:	f8c8 2000 	str.w	r2, [r8]
 80027ec:	e9d3 8900 	ldrd	r8, r9, [r3]
 80027f0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80027f4:	9307      	str	r3, [sp, #28]
 80027f6:	f8cd 8018 	str.w	r8, [sp, #24]
 80027fa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80027fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002802:	4b9c      	ldr	r3, [pc, #624]	@ (8002a74 <_printf_float+0x2c8>)
 8002804:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002808:	f7fe f9b8 	bl	8000b7c <__aeabi_dcmpun>
 800280c:	bb70      	cbnz	r0, 800286c <_printf_float+0xc0>
 800280e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002812:	4b98      	ldr	r3, [pc, #608]	@ (8002a74 <_printf_float+0x2c8>)
 8002814:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002818:	f7fe f992 	bl	8000b40 <__aeabi_dcmple>
 800281c:	bb30      	cbnz	r0, 800286c <_printf_float+0xc0>
 800281e:	2200      	movs	r2, #0
 8002820:	2300      	movs	r3, #0
 8002822:	4640      	mov	r0, r8
 8002824:	4649      	mov	r1, r9
 8002826:	f7fe f981 	bl	8000b2c <__aeabi_dcmplt>
 800282a:	b110      	cbz	r0, 8002832 <_printf_float+0x86>
 800282c:	232d      	movs	r3, #45	@ 0x2d
 800282e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002832:	4a91      	ldr	r2, [pc, #580]	@ (8002a78 <_printf_float+0x2cc>)
 8002834:	4b91      	ldr	r3, [pc, #580]	@ (8002a7c <_printf_float+0x2d0>)
 8002836:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800283a:	bf8c      	ite	hi
 800283c:	4690      	movhi	r8, r2
 800283e:	4698      	movls	r8, r3
 8002840:	2303      	movs	r3, #3
 8002842:	6123      	str	r3, [r4, #16]
 8002844:	f02b 0304 	bic.w	r3, fp, #4
 8002848:	6023      	str	r3, [r4, #0]
 800284a:	f04f 0900 	mov.w	r9, #0
 800284e:	9700      	str	r7, [sp, #0]
 8002850:	4633      	mov	r3, r6
 8002852:	aa0b      	add	r2, sp, #44	@ 0x2c
 8002854:	4621      	mov	r1, r4
 8002856:	4628      	mov	r0, r5
 8002858:	f000 fa7c 	bl	8002d54 <_printf_common>
 800285c:	3001      	adds	r0, #1
 800285e:	f040 808d 	bne.w	800297c <_printf_float+0x1d0>
 8002862:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002866:	b00d      	add	sp, #52	@ 0x34
 8002868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800286c:	4642      	mov	r2, r8
 800286e:	464b      	mov	r3, r9
 8002870:	4640      	mov	r0, r8
 8002872:	4649      	mov	r1, r9
 8002874:	f7fe f982 	bl	8000b7c <__aeabi_dcmpun>
 8002878:	b140      	cbz	r0, 800288c <_printf_float+0xe0>
 800287a:	464b      	mov	r3, r9
 800287c:	2b00      	cmp	r3, #0
 800287e:	bfbc      	itt	lt
 8002880:	232d      	movlt	r3, #45	@ 0x2d
 8002882:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002886:	4a7e      	ldr	r2, [pc, #504]	@ (8002a80 <_printf_float+0x2d4>)
 8002888:	4b7e      	ldr	r3, [pc, #504]	@ (8002a84 <_printf_float+0x2d8>)
 800288a:	e7d4      	b.n	8002836 <_printf_float+0x8a>
 800288c:	6863      	ldr	r3, [r4, #4]
 800288e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8002892:	9206      	str	r2, [sp, #24]
 8002894:	1c5a      	adds	r2, r3, #1
 8002896:	d13b      	bne.n	8002910 <_printf_float+0x164>
 8002898:	2306      	movs	r3, #6
 800289a:	6063      	str	r3, [r4, #4]
 800289c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80028a0:	2300      	movs	r3, #0
 80028a2:	6022      	str	r2, [r4, #0]
 80028a4:	9303      	str	r3, [sp, #12]
 80028a6:	ab0a      	add	r3, sp, #40	@ 0x28
 80028a8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80028ac:	ab09      	add	r3, sp, #36	@ 0x24
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	6861      	ldr	r1, [r4, #4]
 80028b2:	ec49 8b10 	vmov	d0, r8, r9
 80028b6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80028ba:	4628      	mov	r0, r5
 80028bc:	f7ff fed7 	bl	800266e <__cvt>
 80028c0:	9b06      	ldr	r3, [sp, #24]
 80028c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80028c4:	2b47      	cmp	r3, #71	@ 0x47
 80028c6:	4680      	mov	r8, r0
 80028c8:	d129      	bne.n	800291e <_printf_float+0x172>
 80028ca:	1cc8      	adds	r0, r1, #3
 80028cc:	db02      	blt.n	80028d4 <_printf_float+0x128>
 80028ce:	6863      	ldr	r3, [r4, #4]
 80028d0:	4299      	cmp	r1, r3
 80028d2:	dd41      	ble.n	8002958 <_printf_float+0x1ac>
 80028d4:	f1aa 0a02 	sub.w	sl, sl, #2
 80028d8:	fa5f fa8a 	uxtb.w	sl, sl
 80028dc:	3901      	subs	r1, #1
 80028de:	4652      	mov	r2, sl
 80028e0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80028e4:	9109      	str	r1, [sp, #36]	@ 0x24
 80028e6:	f7ff ff27 	bl	8002738 <__exponent>
 80028ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80028ec:	1813      	adds	r3, r2, r0
 80028ee:	2a01      	cmp	r2, #1
 80028f0:	4681      	mov	r9, r0
 80028f2:	6123      	str	r3, [r4, #16]
 80028f4:	dc02      	bgt.n	80028fc <_printf_float+0x150>
 80028f6:	6822      	ldr	r2, [r4, #0]
 80028f8:	07d2      	lsls	r2, r2, #31
 80028fa:	d501      	bpl.n	8002900 <_printf_float+0x154>
 80028fc:	3301      	adds	r3, #1
 80028fe:	6123      	str	r3, [r4, #16]
 8002900:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002904:	2b00      	cmp	r3, #0
 8002906:	d0a2      	beq.n	800284e <_printf_float+0xa2>
 8002908:	232d      	movs	r3, #45	@ 0x2d
 800290a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800290e:	e79e      	b.n	800284e <_printf_float+0xa2>
 8002910:	9a06      	ldr	r2, [sp, #24]
 8002912:	2a47      	cmp	r2, #71	@ 0x47
 8002914:	d1c2      	bne.n	800289c <_printf_float+0xf0>
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1c0      	bne.n	800289c <_printf_float+0xf0>
 800291a:	2301      	movs	r3, #1
 800291c:	e7bd      	b.n	800289a <_printf_float+0xee>
 800291e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002922:	d9db      	bls.n	80028dc <_printf_float+0x130>
 8002924:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002928:	d118      	bne.n	800295c <_printf_float+0x1b0>
 800292a:	2900      	cmp	r1, #0
 800292c:	6863      	ldr	r3, [r4, #4]
 800292e:	dd0b      	ble.n	8002948 <_printf_float+0x19c>
 8002930:	6121      	str	r1, [r4, #16]
 8002932:	b913      	cbnz	r3, 800293a <_printf_float+0x18e>
 8002934:	6822      	ldr	r2, [r4, #0]
 8002936:	07d0      	lsls	r0, r2, #31
 8002938:	d502      	bpl.n	8002940 <_printf_float+0x194>
 800293a:	3301      	adds	r3, #1
 800293c:	440b      	add	r3, r1
 800293e:	6123      	str	r3, [r4, #16]
 8002940:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002942:	f04f 0900 	mov.w	r9, #0
 8002946:	e7db      	b.n	8002900 <_printf_float+0x154>
 8002948:	b913      	cbnz	r3, 8002950 <_printf_float+0x1a4>
 800294a:	6822      	ldr	r2, [r4, #0]
 800294c:	07d2      	lsls	r2, r2, #31
 800294e:	d501      	bpl.n	8002954 <_printf_float+0x1a8>
 8002950:	3302      	adds	r3, #2
 8002952:	e7f4      	b.n	800293e <_printf_float+0x192>
 8002954:	2301      	movs	r3, #1
 8002956:	e7f2      	b.n	800293e <_printf_float+0x192>
 8002958:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800295c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800295e:	4299      	cmp	r1, r3
 8002960:	db05      	blt.n	800296e <_printf_float+0x1c2>
 8002962:	6823      	ldr	r3, [r4, #0]
 8002964:	6121      	str	r1, [r4, #16]
 8002966:	07d8      	lsls	r0, r3, #31
 8002968:	d5ea      	bpl.n	8002940 <_printf_float+0x194>
 800296a:	1c4b      	adds	r3, r1, #1
 800296c:	e7e7      	b.n	800293e <_printf_float+0x192>
 800296e:	2900      	cmp	r1, #0
 8002970:	bfd4      	ite	le
 8002972:	f1c1 0202 	rsble	r2, r1, #2
 8002976:	2201      	movgt	r2, #1
 8002978:	4413      	add	r3, r2
 800297a:	e7e0      	b.n	800293e <_printf_float+0x192>
 800297c:	6823      	ldr	r3, [r4, #0]
 800297e:	055a      	lsls	r2, r3, #21
 8002980:	d407      	bmi.n	8002992 <_printf_float+0x1e6>
 8002982:	6923      	ldr	r3, [r4, #16]
 8002984:	4642      	mov	r2, r8
 8002986:	4631      	mov	r1, r6
 8002988:	4628      	mov	r0, r5
 800298a:	47b8      	blx	r7
 800298c:	3001      	adds	r0, #1
 800298e:	d12b      	bne.n	80029e8 <_printf_float+0x23c>
 8002990:	e767      	b.n	8002862 <_printf_float+0xb6>
 8002992:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002996:	f240 80dd 	bls.w	8002b54 <_printf_float+0x3a8>
 800299a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800299e:	2200      	movs	r2, #0
 80029a0:	2300      	movs	r3, #0
 80029a2:	f7fe f8b9 	bl	8000b18 <__aeabi_dcmpeq>
 80029a6:	2800      	cmp	r0, #0
 80029a8:	d033      	beq.n	8002a12 <_printf_float+0x266>
 80029aa:	4a37      	ldr	r2, [pc, #220]	@ (8002a88 <_printf_float+0x2dc>)
 80029ac:	2301      	movs	r3, #1
 80029ae:	4631      	mov	r1, r6
 80029b0:	4628      	mov	r0, r5
 80029b2:	47b8      	blx	r7
 80029b4:	3001      	adds	r0, #1
 80029b6:	f43f af54 	beq.w	8002862 <_printf_float+0xb6>
 80029ba:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80029be:	4543      	cmp	r3, r8
 80029c0:	db02      	blt.n	80029c8 <_printf_float+0x21c>
 80029c2:	6823      	ldr	r3, [r4, #0]
 80029c4:	07d8      	lsls	r0, r3, #31
 80029c6:	d50f      	bpl.n	80029e8 <_printf_float+0x23c>
 80029c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80029cc:	4631      	mov	r1, r6
 80029ce:	4628      	mov	r0, r5
 80029d0:	47b8      	blx	r7
 80029d2:	3001      	adds	r0, #1
 80029d4:	f43f af45 	beq.w	8002862 <_printf_float+0xb6>
 80029d8:	f04f 0900 	mov.w	r9, #0
 80029dc:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80029e0:	f104 0a1a 	add.w	sl, r4, #26
 80029e4:	45c8      	cmp	r8, r9
 80029e6:	dc09      	bgt.n	80029fc <_printf_float+0x250>
 80029e8:	6823      	ldr	r3, [r4, #0]
 80029ea:	079b      	lsls	r3, r3, #30
 80029ec:	f100 8103 	bmi.w	8002bf6 <_printf_float+0x44a>
 80029f0:	68e0      	ldr	r0, [r4, #12]
 80029f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80029f4:	4298      	cmp	r0, r3
 80029f6:	bfb8      	it	lt
 80029f8:	4618      	movlt	r0, r3
 80029fa:	e734      	b.n	8002866 <_printf_float+0xba>
 80029fc:	2301      	movs	r3, #1
 80029fe:	4652      	mov	r2, sl
 8002a00:	4631      	mov	r1, r6
 8002a02:	4628      	mov	r0, r5
 8002a04:	47b8      	blx	r7
 8002a06:	3001      	adds	r0, #1
 8002a08:	f43f af2b 	beq.w	8002862 <_printf_float+0xb6>
 8002a0c:	f109 0901 	add.w	r9, r9, #1
 8002a10:	e7e8      	b.n	80029e4 <_printf_float+0x238>
 8002a12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	dc39      	bgt.n	8002a8c <_printf_float+0x2e0>
 8002a18:	4a1b      	ldr	r2, [pc, #108]	@ (8002a88 <_printf_float+0x2dc>)
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	4631      	mov	r1, r6
 8002a1e:	4628      	mov	r0, r5
 8002a20:	47b8      	blx	r7
 8002a22:	3001      	adds	r0, #1
 8002a24:	f43f af1d 	beq.w	8002862 <_printf_float+0xb6>
 8002a28:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8002a2c:	ea59 0303 	orrs.w	r3, r9, r3
 8002a30:	d102      	bne.n	8002a38 <_printf_float+0x28c>
 8002a32:	6823      	ldr	r3, [r4, #0]
 8002a34:	07d9      	lsls	r1, r3, #31
 8002a36:	d5d7      	bpl.n	80029e8 <_printf_float+0x23c>
 8002a38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a3c:	4631      	mov	r1, r6
 8002a3e:	4628      	mov	r0, r5
 8002a40:	47b8      	blx	r7
 8002a42:	3001      	adds	r0, #1
 8002a44:	f43f af0d 	beq.w	8002862 <_printf_float+0xb6>
 8002a48:	f04f 0a00 	mov.w	sl, #0
 8002a4c:	f104 0b1a 	add.w	fp, r4, #26
 8002a50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002a52:	425b      	negs	r3, r3
 8002a54:	4553      	cmp	r3, sl
 8002a56:	dc01      	bgt.n	8002a5c <_printf_float+0x2b0>
 8002a58:	464b      	mov	r3, r9
 8002a5a:	e793      	b.n	8002984 <_printf_float+0x1d8>
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	465a      	mov	r2, fp
 8002a60:	4631      	mov	r1, r6
 8002a62:	4628      	mov	r0, r5
 8002a64:	47b8      	blx	r7
 8002a66:	3001      	adds	r0, #1
 8002a68:	f43f aefb 	beq.w	8002862 <_printf_float+0xb6>
 8002a6c:	f10a 0a01 	add.w	sl, sl, #1
 8002a70:	e7ee      	b.n	8002a50 <_printf_float+0x2a4>
 8002a72:	bf00      	nop
 8002a74:	7fefffff 	.word	0x7fefffff
 8002a78:	08004f74 	.word	0x08004f74
 8002a7c:	08004f70 	.word	0x08004f70
 8002a80:	08004f7c 	.word	0x08004f7c
 8002a84:	08004f78 	.word	0x08004f78
 8002a88:	08004f80 	.word	0x08004f80
 8002a8c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002a8e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002a92:	4553      	cmp	r3, sl
 8002a94:	bfa8      	it	ge
 8002a96:	4653      	movge	r3, sl
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	4699      	mov	r9, r3
 8002a9c:	dc36      	bgt.n	8002b0c <_printf_float+0x360>
 8002a9e:	f04f 0b00 	mov.w	fp, #0
 8002aa2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002aa6:	f104 021a 	add.w	r2, r4, #26
 8002aaa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002aac:	9306      	str	r3, [sp, #24]
 8002aae:	eba3 0309 	sub.w	r3, r3, r9
 8002ab2:	455b      	cmp	r3, fp
 8002ab4:	dc31      	bgt.n	8002b1a <_printf_float+0x36e>
 8002ab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ab8:	459a      	cmp	sl, r3
 8002aba:	dc3a      	bgt.n	8002b32 <_printf_float+0x386>
 8002abc:	6823      	ldr	r3, [r4, #0]
 8002abe:	07da      	lsls	r2, r3, #31
 8002ac0:	d437      	bmi.n	8002b32 <_printf_float+0x386>
 8002ac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ac4:	ebaa 0903 	sub.w	r9, sl, r3
 8002ac8:	9b06      	ldr	r3, [sp, #24]
 8002aca:	ebaa 0303 	sub.w	r3, sl, r3
 8002ace:	4599      	cmp	r9, r3
 8002ad0:	bfa8      	it	ge
 8002ad2:	4699      	movge	r9, r3
 8002ad4:	f1b9 0f00 	cmp.w	r9, #0
 8002ad8:	dc33      	bgt.n	8002b42 <_printf_float+0x396>
 8002ada:	f04f 0800 	mov.w	r8, #0
 8002ade:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002ae2:	f104 0b1a 	add.w	fp, r4, #26
 8002ae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ae8:	ebaa 0303 	sub.w	r3, sl, r3
 8002aec:	eba3 0309 	sub.w	r3, r3, r9
 8002af0:	4543      	cmp	r3, r8
 8002af2:	f77f af79 	ble.w	80029e8 <_printf_float+0x23c>
 8002af6:	2301      	movs	r3, #1
 8002af8:	465a      	mov	r2, fp
 8002afa:	4631      	mov	r1, r6
 8002afc:	4628      	mov	r0, r5
 8002afe:	47b8      	blx	r7
 8002b00:	3001      	adds	r0, #1
 8002b02:	f43f aeae 	beq.w	8002862 <_printf_float+0xb6>
 8002b06:	f108 0801 	add.w	r8, r8, #1
 8002b0a:	e7ec      	b.n	8002ae6 <_printf_float+0x33a>
 8002b0c:	4642      	mov	r2, r8
 8002b0e:	4631      	mov	r1, r6
 8002b10:	4628      	mov	r0, r5
 8002b12:	47b8      	blx	r7
 8002b14:	3001      	adds	r0, #1
 8002b16:	d1c2      	bne.n	8002a9e <_printf_float+0x2f2>
 8002b18:	e6a3      	b.n	8002862 <_printf_float+0xb6>
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	4631      	mov	r1, r6
 8002b1e:	4628      	mov	r0, r5
 8002b20:	9206      	str	r2, [sp, #24]
 8002b22:	47b8      	blx	r7
 8002b24:	3001      	adds	r0, #1
 8002b26:	f43f ae9c 	beq.w	8002862 <_printf_float+0xb6>
 8002b2a:	9a06      	ldr	r2, [sp, #24]
 8002b2c:	f10b 0b01 	add.w	fp, fp, #1
 8002b30:	e7bb      	b.n	8002aaa <_printf_float+0x2fe>
 8002b32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002b36:	4631      	mov	r1, r6
 8002b38:	4628      	mov	r0, r5
 8002b3a:	47b8      	blx	r7
 8002b3c:	3001      	adds	r0, #1
 8002b3e:	d1c0      	bne.n	8002ac2 <_printf_float+0x316>
 8002b40:	e68f      	b.n	8002862 <_printf_float+0xb6>
 8002b42:	9a06      	ldr	r2, [sp, #24]
 8002b44:	464b      	mov	r3, r9
 8002b46:	4442      	add	r2, r8
 8002b48:	4631      	mov	r1, r6
 8002b4a:	4628      	mov	r0, r5
 8002b4c:	47b8      	blx	r7
 8002b4e:	3001      	adds	r0, #1
 8002b50:	d1c3      	bne.n	8002ada <_printf_float+0x32e>
 8002b52:	e686      	b.n	8002862 <_printf_float+0xb6>
 8002b54:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8002b58:	f1ba 0f01 	cmp.w	sl, #1
 8002b5c:	dc01      	bgt.n	8002b62 <_printf_float+0x3b6>
 8002b5e:	07db      	lsls	r3, r3, #31
 8002b60:	d536      	bpl.n	8002bd0 <_printf_float+0x424>
 8002b62:	2301      	movs	r3, #1
 8002b64:	4642      	mov	r2, r8
 8002b66:	4631      	mov	r1, r6
 8002b68:	4628      	mov	r0, r5
 8002b6a:	47b8      	blx	r7
 8002b6c:	3001      	adds	r0, #1
 8002b6e:	f43f ae78 	beq.w	8002862 <_printf_float+0xb6>
 8002b72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002b76:	4631      	mov	r1, r6
 8002b78:	4628      	mov	r0, r5
 8002b7a:	47b8      	blx	r7
 8002b7c:	3001      	adds	r0, #1
 8002b7e:	f43f ae70 	beq.w	8002862 <_printf_float+0xb6>
 8002b82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002b86:	2200      	movs	r2, #0
 8002b88:	2300      	movs	r3, #0
 8002b8a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8002b8e:	f7fd ffc3 	bl	8000b18 <__aeabi_dcmpeq>
 8002b92:	b9c0      	cbnz	r0, 8002bc6 <_printf_float+0x41a>
 8002b94:	4653      	mov	r3, sl
 8002b96:	f108 0201 	add.w	r2, r8, #1
 8002b9a:	4631      	mov	r1, r6
 8002b9c:	4628      	mov	r0, r5
 8002b9e:	47b8      	blx	r7
 8002ba0:	3001      	adds	r0, #1
 8002ba2:	d10c      	bne.n	8002bbe <_printf_float+0x412>
 8002ba4:	e65d      	b.n	8002862 <_printf_float+0xb6>
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	465a      	mov	r2, fp
 8002baa:	4631      	mov	r1, r6
 8002bac:	4628      	mov	r0, r5
 8002bae:	47b8      	blx	r7
 8002bb0:	3001      	adds	r0, #1
 8002bb2:	f43f ae56 	beq.w	8002862 <_printf_float+0xb6>
 8002bb6:	f108 0801 	add.w	r8, r8, #1
 8002bba:	45d0      	cmp	r8, sl
 8002bbc:	dbf3      	blt.n	8002ba6 <_printf_float+0x3fa>
 8002bbe:	464b      	mov	r3, r9
 8002bc0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002bc4:	e6df      	b.n	8002986 <_printf_float+0x1da>
 8002bc6:	f04f 0800 	mov.w	r8, #0
 8002bca:	f104 0b1a 	add.w	fp, r4, #26
 8002bce:	e7f4      	b.n	8002bba <_printf_float+0x40e>
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	4642      	mov	r2, r8
 8002bd4:	e7e1      	b.n	8002b9a <_printf_float+0x3ee>
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	464a      	mov	r2, r9
 8002bda:	4631      	mov	r1, r6
 8002bdc:	4628      	mov	r0, r5
 8002bde:	47b8      	blx	r7
 8002be0:	3001      	adds	r0, #1
 8002be2:	f43f ae3e 	beq.w	8002862 <_printf_float+0xb6>
 8002be6:	f108 0801 	add.w	r8, r8, #1
 8002bea:	68e3      	ldr	r3, [r4, #12]
 8002bec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8002bee:	1a5b      	subs	r3, r3, r1
 8002bf0:	4543      	cmp	r3, r8
 8002bf2:	dcf0      	bgt.n	8002bd6 <_printf_float+0x42a>
 8002bf4:	e6fc      	b.n	80029f0 <_printf_float+0x244>
 8002bf6:	f04f 0800 	mov.w	r8, #0
 8002bfa:	f104 0919 	add.w	r9, r4, #25
 8002bfe:	e7f4      	b.n	8002bea <_printf_float+0x43e>

08002c00 <malloc>:
 8002c00:	4b02      	ldr	r3, [pc, #8]	@ (8002c0c <malloc+0xc>)
 8002c02:	4601      	mov	r1, r0
 8002c04:	6818      	ldr	r0, [r3, #0]
 8002c06:	f000 b825 	b.w	8002c54 <_malloc_r>
 8002c0a:	bf00      	nop
 8002c0c:	20000018 	.word	0x20000018

08002c10 <sbrk_aligned>:
 8002c10:	b570      	push	{r4, r5, r6, lr}
 8002c12:	4e0f      	ldr	r6, [pc, #60]	@ (8002c50 <sbrk_aligned+0x40>)
 8002c14:	460c      	mov	r4, r1
 8002c16:	6831      	ldr	r1, [r6, #0]
 8002c18:	4605      	mov	r5, r0
 8002c1a:	b911      	cbnz	r1, 8002c22 <sbrk_aligned+0x12>
 8002c1c:	f000 fafc 	bl	8003218 <_sbrk_r>
 8002c20:	6030      	str	r0, [r6, #0]
 8002c22:	4621      	mov	r1, r4
 8002c24:	4628      	mov	r0, r5
 8002c26:	f000 faf7 	bl	8003218 <_sbrk_r>
 8002c2a:	1c43      	adds	r3, r0, #1
 8002c2c:	d103      	bne.n	8002c36 <sbrk_aligned+0x26>
 8002c2e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002c32:	4620      	mov	r0, r4
 8002c34:	bd70      	pop	{r4, r5, r6, pc}
 8002c36:	1cc4      	adds	r4, r0, #3
 8002c38:	f024 0403 	bic.w	r4, r4, #3
 8002c3c:	42a0      	cmp	r0, r4
 8002c3e:	d0f8      	beq.n	8002c32 <sbrk_aligned+0x22>
 8002c40:	1a21      	subs	r1, r4, r0
 8002c42:	4628      	mov	r0, r5
 8002c44:	f000 fae8 	bl	8003218 <_sbrk_r>
 8002c48:	3001      	adds	r0, #1
 8002c4a:	d1f2      	bne.n	8002c32 <sbrk_aligned+0x22>
 8002c4c:	e7ef      	b.n	8002c2e <sbrk_aligned+0x1e>
 8002c4e:	bf00      	nop
 8002c50:	200002c4 	.word	0x200002c4

08002c54 <_malloc_r>:
 8002c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c58:	1ccd      	adds	r5, r1, #3
 8002c5a:	f025 0503 	bic.w	r5, r5, #3
 8002c5e:	3508      	adds	r5, #8
 8002c60:	2d0c      	cmp	r5, #12
 8002c62:	bf38      	it	cc
 8002c64:	250c      	movcc	r5, #12
 8002c66:	2d00      	cmp	r5, #0
 8002c68:	4606      	mov	r6, r0
 8002c6a:	db01      	blt.n	8002c70 <_malloc_r+0x1c>
 8002c6c:	42a9      	cmp	r1, r5
 8002c6e:	d904      	bls.n	8002c7a <_malloc_r+0x26>
 8002c70:	230c      	movs	r3, #12
 8002c72:	6033      	str	r3, [r6, #0]
 8002c74:	2000      	movs	r0, #0
 8002c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002d50 <_malloc_r+0xfc>
 8002c7e:	f000 f9f5 	bl	800306c <__malloc_lock>
 8002c82:	f8d8 3000 	ldr.w	r3, [r8]
 8002c86:	461c      	mov	r4, r3
 8002c88:	bb44      	cbnz	r4, 8002cdc <_malloc_r+0x88>
 8002c8a:	4629      	mov	r1, r5
 8002c8c:	4630      	mov	r0, r6
 8002c8e:	f7ff ffbf 	bl	8002c10 <sbrk_aligned>
 8002c92:	1c43      	adds	r3, r0, #1
 8002c94:	4604      	mov	r4, r0
 8002c96:	d158      	bne.n	8002d4a <_malloc_r+0xf6>
 8002c98:	f8d8 4000 	ldr.w	r4, [r8]
 8002c9c:	4627      	mov	r7, r4
 8002c9e:	2f00      	cmp	r7, #0
 8002ca0:	d143      	bne.n	8002d2a <_malloc_r+0xd6>
 8002ca2:	2c00      	cmp	r4, #0
 8002ca4:	d04b      	beq.n	8002d3e <_malloc_r+0xea>
 8002ca6:	6823      	ldr	r3, [r4, #0]
 8002ca8:	4639      	mov	r1, r7
 8002caa:	4630      	mov	r0, r6
 8002cac:	eb04 0903 	add.w	r9, r4, r3
 8002cb0:	f000 fab2 	bl	8003218 <_sbrk_r>
 8002cb4:	4581      	cmp	r9, r0
 8002cb6:	d142      	bne.n	8002d3e <_malloc_r+0xea>
 8002cb8:	6821      	ldr	r1, [r4, #0]
 8002cba:	1a6d      	subs	r5, r5, r1
 8002cbc:	4629      	mov	r1, r5
 8002cbe:	4630      	mov	r0, r6
 8002cc0:	f7ff ffa6 	bl	8002c10 <sbrk_aligned>
 8002cc4:	3001      	adds	r0, #1
 8002cc6:	d03a      	beq.n	8002d3e <_malloc_r+0xea>
 8002cc8:	6823      	ldr	r3, [r4, #0]
 8002cca:	442b      	add	r3, r5
 8002ccc:	6023      	str	r3, [r4, #0]
 8002cce:	f8d8 3000 	ldr.w	r3, [r8]
 8002cd2:	685a      	ldr	r2, [r3, #4]
 8002cd4:	bb62      	cbnz	r2, 8002d30 <_malloc_r+0xdc>
 8002cd6:	f8c8 7000 	str.w	r7, [r8]
 8002cda:	e00f      	b.n	8002cfc <_malloc_r+0xa8>
 8002cdc:	6822      	ldr	r2, [r4, #0]
 8002cde:	1b52      	subs	r2, r2, r5
 8002ce0:	d420      	bmi.n	8002d24 <_malloc_r+0xd0>
 8002ce2:	2a0b      	cmp	r2, #11
 8002ce4:	d917      	bls.n	8002d16 <_malloc_r+0xc2>
 8002ce6:	1961      	adds	r1, r4, r5
 8002ce8:	42a3      	cmp	r3, r4
 8002cea:	6025      	str	r5, [r4, #0]
 8002cec:	bf18      	it	ne
 8002cee:	6059      	strne	r1, [r3, #4]
 8002cf0:	6863      	ldr	r3, [r4, #4]
 8002cf2:	bf08      	it	eq
 8002cf4:	f8c8 1000 	streq.w	r1, [r8]
 8002cf8:	5162      	str	r2, [r4, r5]
 8002cfa:	604b      	str	r3, [r1, #4]
 8002cfc:	4630      	mov	r0, r6
 8002cfe:	f000 f9bb 	bl	8003078 <__malloc_unlock>
 8002d02:	f104 000b 	add.w	r0, r4, #11
 8002d06:	1d23      	adds	r3, r4, #4
 8002d08:	f020 0007 	bic.w	r0, r0, #7
 8002d0c:	1ac2      	subs	r2, r0, r3
 8002d0e:	bf1c      	itt	ne
 8002d10:	1a1b      	subne	r3, r3, r0
 8002d12:	50a3      	strne	r3, [r4, r2]
 8002d14:	e7af      	b.n	8002c76 <_malloc_r+0x22>
 8002d16:	6862      	ldr	r2, [r4, #4]
 8002d18:	42a3      	cmp	r3, r4
 8002d1a:	bf0c      	ite	eq
 8002d1c:	f8c8 2000 	streq.w	r2, [r8]
 8002d20:	605a      	strne	r2, [r3, #4]
 8002d22:	e7eb      	b.n	8002cfc <_malloc_r+0xa8>
 8002d24:	4623      	mov	r3, r4
 8002d26:	6864      	ldr	r4, [r4, #4]
 8002d28:	e7ae      	b.n	8002c88 <_malloc_r+0x34>
 8002d2a:	463c      	mov	r4, r7
 8002d2c:	687f      	ldr	r7, [r7, #4]
 8002d2e:	e7b6      	b.n	8002c9e <_malloc_r+0x4a>
 8002d30:	461a      	mov	r2, r3
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	42a3      	cmp	r3, r4
 8002d36:	d1fb      	bne.n	8002d30 <_malloc_r+0xdc>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	6053      	str	r3, [r2, #4]
 8002d3c:	e7de      	b.n	8002cfc <_malloc_r+0xa8>
 8002d3e:	230c      	movs	r3, #12
 8002d40:	6033      	str	r3, [r6, #0]
 8002d42:	4630      	mov	r0, r6
 8002d44:	f000 f998 	bl	8003078 <__malloc_unlock>
 8002d48:	e794      	b.n	8002c74 <_malloc_r+0x20>
 8002d4a:	6005      	str	r5, [r0, #0]
 8002d4c:	e7d6      	b.n	8002cfc <_malloc_r+0xa8>
 8002d4e:	bf00      	nop
 8002d50:	200002c8 	.word	0x200002c8

08002d54 <_printf_common>:
 8002d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d58:	4616      	mov	r6, r2
 8002d5a:	4698      	mov	r8, r3
 8002d5c:	688a      	ldr	r2, [r1, #8]
 8002d5e:	690b      	ldr	r3, [r1, #16]
 8002d60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002d64:	4293      	cmp	r3, r2
 8002d66:	bfb8      	it	lt
 8002d68:	4613      	movlt	r3, r2
 8002d6a:	6033      	str	r3, [r6, #0]
 8002d6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002d70:	4607      	mov	r7, r0
 8002d72:	460c      	mov	r4, r1
 8002d74:	b10a      	cbz	r2, 8002d7a <_printf_common+0x26>
 8002d76:	3301      	adds	r3, #1
 8002d78:	6033      	str	r3, [r6, #0]
 8002d7a:	6823      	ldr	r3, [r4, #0]
 8002d7c:	0699      	lsls	r1, r3, #26
 8002d7e:	bf42      	ittt	mi
 8002d80:	6833      	ldrmi	r3, [r6, #0]
 8002d82:	3302      	addmi	r3, #2
 8002d84:	6033      	strmi	r3, [r6, #0]
 8002d86:	6825      	ldr	r5, [r4, #0]
 8002d88:	f015 0506 	ands.w	r5, r5, #6
 8002d8c:	d106      	bne.n	8002d9c <_printf_common+0x48>
 8002d8e:	f104 0a19 	add.w	sl, r4, #25
 8002d92:	68e3      	ldr	r3, [r4, #12]
 8002d94:	6832      	ldr	r2, [r6, #0]
 8002d96:	1a9b      	subs	r3, r3, r2
 8002d98:	42ab      	cmp	r3, r5
 8002d9a:	dc26      	bgt.n	8002dea <_printf_common+0x96>
 8002d9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002da0:	6822      	ldr	r2, [r4, #0]
 8002da2:	3b00      	subs	r3, #0
 8002da4:	bf18      	it	ne
 8002da6:	2301      	movne	r3, #1
 8002da8:	0692      	lsls	r2, r2, #26
 8002daa:	d42b      	bmi.n	8002e04 <_printf_common+0xb0>
 8002dac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002db0:	4641      	mov	r1, r8
 8002db2:	4638      	mov	r0, r7
 8002db4:	47c8      	blx	r9
 8002db6:	3001      	adds	r0, #1
 8002db8:	d01e      	beq.n	8002df8 <_printf_common+0xa4>
 8002dba:	6823      	ldr	r3, [r4, #0]
 8002dbc:	6922      	ldr	r2, [r4, #16]
 8002dbe:	f003 0306 	and.w	r3, r3, #6
 8002dc2:	2b04      	cmp	r3, #4
 8002dc4:	bf02      	ittt	eq
 8002dc6:	68e5      	ldreq	r5, [r4, #12]
 8002dc8:	6833      	ldreq	r3, [r6, #0]
 8002dca:	1aed      	subeq	r5, r5, r3
 8002dcc:	68a3      	ldr	r3, [r4, #8]
 8002dce:	bf0c      	ite	eq
 8002dd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002dd4:	2500      	movne	r5, #0
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	bfc4      	itt	gt
 8002dda:	1a9b      	subgt	r3, r3, r2
 8002ddc:	18ed      	addgt	r5, r5, r3
 8002dde:	2600      	movs	r6, #0
 8002de0:	341a      	adds	r4, #26
 8002de2:	42b5      	cmp	r5, r6
 8002de4:	d11a      	bne.n	8002e1c <_printf_common+0xc8>
 8002de6:	2000      	movs	r0, #0
 8002de8:	e008      	b.n	8002dfc <_printf_common+0xa8>
 8002dea:	2301      	movs	r3, #1
 8002dec:	4652      	mov	r2, sl
 8002dee:	4641      	mov	r1, r8
 8002df0:	4638      	mov	r0, r7
 8002df2:	47c8      	blx	r9
 8002df4:	3001      	adds	r0, #1
 8002df6:	d103      	bne.n	8002e00 <_printf_common+0xac>
 8002df8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e00:	3501      	adds	r5, #1
 8002e02:	e7c6      	b.n	8002d92 <_printf_common+0x3e>
 8002e04:	18e1      	adds	r1, r4, r3
 8002e06:	1c5a      	adds	r2, r3, #1
 8002e08:	2030      	movs	r0, #48	@ 0x30
 8002e0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002e0e:	4422      	add	r2, r4
 8002e10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002e14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002e18:	3302      	adds	r3, #2
 8002e1a:	e7c7      	b.n	8002dac <_printf_common+0x58>
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	4622      	mov	r2, r4
 8002e20:	4641      	mov	r1, r8
 8002e22:	4638      	mov	r0, r7
 8002e24:	47c8      	blx	r9
 8002e26:	3001      	adds	r0, #1
 8002e28:	d0e6      	beq.n	8002df8 <_printf_common+0xa4>
 8002e2a:	3601      	adds	r6, #1
 8002e2c:	e7d9      	b.n	8002de2 <_printf_common+0x8e>
	...

08002e30 <_printf_i>:
 8002e30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e34:	7e0f      	ldrb	r7, [r1, #24]
 8002e36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002e38:	2f78      	cmp	r7, #120	@ 0x78
 8002e3a:	4691      	mov	r9, r2
 8002e3c:	4680      	mov	r8, r0
 8002e3e:	460c      	mov	r4, r1
 8002e40:	469a      	mov	sl, r3
 8002e42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002e46:	d807      	bhi.n	8002e58 <_printf_i+0x28>
 8002e48:	2f62      	cmp	r7, #98	@ 0x62
 8002e4a:	d80a      	bhi.n	8002e62 <_printf_i+0x32>
 8002e4c:	2f00      	cmp	r7, #0
 8002e4e:	f000 80d1 	beq.w	8002ff4 <_printf_i+0x1c4>
 8002e52:	2f58      	cmp	r7, #88	@ 0x58
 8002e54:	f000 80b8 	beq.w	8002fc8 <_printf_i+0x198>
 8002e58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002e60:	e03a      	b.n	8002ed8 <_printf_i+0xa8>
 8002e62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002e66:	2b15      	cmp	r3, #21
 8002e68:	d8f6      	bhi.n	8002e58 <_printf_i+0x28>
 8002e6a:	a101      	add	r1, pc, #4	@ (adr r1, 8002e70 <_printf_i+0x40>)
 8002e6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002e70:	08002ec9 	.word	0x08002ec9
 8002e74:	08002edd 	.word	0x08002edd
 8002e78:	08002e59 	.word	0x08002e59
 8002e7c:	08002e59 	.word	0x08002e59
 8002e80:	08002e59 	.word	0x08002e59
 8002e84:	08002e59 	.word	0x08002e59
 8002e88:	08002edd 	.word	0x08002edd
 8002e8c:	08002e59 	.word	0x08002e59
 8002e90:	08002e59 	.word	0x08002e59
 8002e94:	08002e59 	.word	0x08002e59
 8002e98:	08002e59 	.word	0x08002e59
 8002e9c:	08002fdb 	.word	0x08002fdb
 8002ea0:	08002f07 	.word	0x08002f07
 8002ea4:	08002f95 	.word	0x08002f95
 8002ea8:	08002e59 	.word	0x08002e59
 8002eac:	08002e59 	.word	0x08002e59
 8002eb0:	08002ffd 	.word	0x08002ffd
 8002eb4:	08002e59 	.word	0x08002e59
 8002eb8:	08002f07 	.word	0x08002f07
 8002ebc:	08002e59 	.word	0x08002e59
 8002ec0:	08002e59 	.word	0x08002e59
 8002ec4:	08002f9d 	.word	0x08002f9d
 8002ec8:	6833      	ldr	r3, [r6, #0]
 8002eca:	1d1a      	adds	r2, r3, #4
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	6032      	str	r2, [r6, #0]
 8002ed0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002ed4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e09c      	b.n	8003016 <_printf_i+0x1e6>
 8002edc:	6833      	ldr	r3, [r6, #0]
 8002ede:	6820      	ldr	r0, [r4, #0]
 8002ee0:	1d19      	adds	r1, r3, #4
 8002ee2:	6031      	str	r1, [r6, #0]
 8002ee4:	0606      	lsls	r6, r0, #24
 8002ee6:	d501      	bpl.n	8002eec <_printf_i+0xbc>
 8002ee8:	681d      	ldr	r5, [r3, #0]
 8002eea:	e003      	b.n	8002ef4 <_printf_i+0xc4>
 8002eec:	0645      	lsls	r5, r0, #25
 8002eee:	d5fb      	bpl.n	8002ee8 <_printf_i+0xb8>
 8002ef0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002ef4:	2d00      	cmp	r5, #0
 8002ef6:	da03      	bge.n	8002f00 <_printf_i+0xd0>
 8002ef8:	232d      	movs	r3, #45	@ 0x2d
 8002efa:	426d      	negs	r5, r5
 8002efc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f00:	4858      	ldr	r0, [pc, #352]	@ (8003064 <_printf_i+0x234>)
 8002f02:	230a      	movs	r3, #10
 8002f04:	e011      	b.n	8002f2a <_printf_i+0xfa>
 8002f06:	6821      	ldr	r1, [r4, #0]
 8002f08:	6833      	ldr	r3, [r6, #0]
 8002f0a:	0608      	lsls	r0, r1, #24
 8002f0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8002f10:	d402      	bmi.n	8002f18 <_printf_i+0xe8>
 8002f12:	0649      	lsls	r1, r1, #25
 8002f14:	bf48      	it	mi
 8002f16:	b2ad      	uxthmi	r5, r5
 8002f18:	2f6f      	cmp	r7, #111	@ 0x6f
 8002f1a:	4852      	ldr	r0, [pc, #328]	@ (8003064 <_printf_i+0x234>)
 8002f1c:	6033      	str	r3, [r6, #0]
 8002f1e:	bf14      	ite	ne
 8002f20:	230a      	movne	r3, #10
 8002f22:	2308      	moveq	r3, #8
 8002f24:	2100      	movs	r1, #0
 8002f26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002f2a:	6866      	ldr	r6, [r4, #4]
 8002f2c:	60a6      	str	r6, [r4, #8]
 8002f2e:	2e00      	cmp	r6, #0
 8002f30:	db05      	blt.n	8002f3e <_printf_i+0x10e>
 8002f32:	6821      	ldr	r1, [r4, #0]
 8002f34:	432e      	orrs	r6, r5
 8002f36:	f021 0104 	bic.w	r1, r1, #4
 8002f3a:	6021      	str	r1, [r4, #0]
 8002f3c:	d04b      	beq.n	8002fd6 <_printf_i+0x1a6>
 8002f3e:	4616      	mov	r6, r2
 8002f40:	fbb5 f1f3 	udiv	r1, r5, r3
 8002f44:	fb03 5711 	mls	r7, r3, r1, r5
 8002f48:	5dc7      	ldrb	r7, [r0, r7]
 8002f4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002f4e:	462f      	mov	r7, r5
 8002f50:	42bb      	cmp	r3, r7
 8002f52:	460d      	mov	r5, r1
 8002f54:	d9f4      	bls.n	8002f40 <_printf_i+0x110>
 8002f56:	2b08      	cmp	r3, #8
 8002f58:	d10b      	bne.n	8002f72 <_printf_i+0x142>
 8002f5a:	6823      	ldr	r3, [r4, #0]
 8002f5c:	07df      	lsls	r7, r3, #31
 8002f5e:	d508      	bpl.n	8002f72 <_printf_i+0x142>
 8002f60:	6923      	ldr	r3, [r4, #16]
 8002f62:	6861      	ldr	r1, [r4, #4]
 8002f64:	4299      	cmp	r1, r3
 8002f66:	bfde      	ittt	le
 8002f68:	2330      	movle	r3, #48	@ 0x30
 8002f6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002f6e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002f72:	1b92      	subs	r2, r2, r6
 8002f74:	6122      	str	r2, [r4, #16]
 8002f76:	f8cd a000 	str.w	sl, [sp]
 8002f7a:	464b      	mov	r3, r9
 8002f7c:	aa03      	add	r2, sp, #12
 8002f7e:	4621      	mov	r1, r4
 8002f80:	4640      	mov	r0, r8
 8002f82:	f7ff fee7 	bl	8002d54 <_printf_common>
 8002f86:	3001      	adds	r0, #1
 8002f88:	d14a      	bne.n	8003020 <_printf_i+0x1f0>
 8002f8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f8e:	b004      	add	sp, #16
 8002f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f94:	6823      	ldr	r3, [r4, #0]
 8002f96:	f043 0320 	orr.w	r3, r3, #32
 8002f9a:	6023      	str	r3, [r4, #0]
 8002f9c:	4832      	ldr	r0, [pc, #200]	@ (8003068 <_printf_i+0x238>)
 8002f9e:	2778      	movs	r7, #120	@ 0x78
 8002fa0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002fa4:	6823      	ldr	r3, [r4, #0]
 8002fa6:	6831      	ldr	r1, [r6, #0]
 8002fa8:	061f      	lsls	r7, r3, #24
 8002faa:	f851 5b04 	ldr.w	r5, [r1], #4
 8002fae:	d402      	bmi.n	8002fb6 <_printf_i+0x186>
 8002fb0:	065f      	lsls	r7, r3, #25
 8002fb2:	bf48      	it	mi
 8002fb4:	b2ad      	uxthmi	r5, r5
 8002fb6:	6031      	str	r1, [r6, #0]
 8002fb8:	07d9      	lsls	r1, r3, #31
 8002fba:	bf44      	itt	mi
 8002fbc:	f043 0320 	orrmi.w	r3, r3, #32
 8002fc0:	6023      	strmi	r3, [r4, #0]
 8002fc2:	b11d      	cbz	r5, 8002fcc <_printf_i+0x19c>
 8002fc4:	2310      	movs	r3, #16
 8002fc6:	e7ad      	b.n	8002f24 <_printf_i+0xf4>
 8002fc8:	4826      	ldr	r0, [pc, #152]	@ (8003064 <_printf_i+0x234>)
 8002fca:	e7e9      	b.n	8002fa0 <_printf_i+0x170>
 8002fcc:	6823      	ldr	r3, [r4, #0]
 8002fce:	f023 0320 	bic.w	r3, r3, #32
 8002fd2:	6023      	str	r3, [r4, #0]
 8002fd4:	e7f6      	b.n	8002fc4 <_printf_i+0x194>
 8002fd6:	4616      	mov	r6, r2
 8002fd8:	e7bd      	b.n	8002f56 <_printf_i+0x126>
 8002fda:	6833      	ldr	r3, [r6, #0]
 8002fdc:	6825      	ldr	r5, [r4, #0]
 8002fde:	6961      	ldr	r1, [r4, #20]
 8002fe0:	1d18      	adds	r0, r3, #4
 8002fe2:	6030      	str	r0, [r6, #0]
 8002fe4:	062e      	lsls	r6, r5, #24
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	d501      	bpl.n	8002fee <_printf_i+0x1be>
 8002fea:	6019      	str	r1, [r3, #0]
 8002fec:	e002      	b.n	8002ff4 <_printf_i+0x1c4>
 8002fee:	0668      	lsls	r0, r5, #25
 8002ff0:	d5fb      	bpl.n	8002fea <_printf_i+0x1ba>
 8002ff2:	8019      	strh	r1, [r3, #0]
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	6123      	str	r3, [r4, #16]
 8002ff8:	4616      	mov	r6, r2
 8002ffa:	e7bc      	b.n	8002f76 <_printf_i+0x146>
 8002ffc:	6833      	ldr	r3, [r6, #0]
 8002ffe:	1d1a      	adds	r2, r3, #4
 8003000:	6032      	str	r2, [r6, #0]
 8003002:	681e      	ldr	r6, [r3, #0]
 8003004:	6862      	ldr	r2, [r4, #4]
 8003006:	2100      	movs	r1, #0
 8003008:	4630      	mov	r0, r6
 800300a:	f7fd f909 	bl	8000220 <memchr>
 800300e:	b108      	cbz	r0, 8003014 <_printf_i+0x1e4>
 8003010:	1b80      	subs	r0, r0, r6
 8003012:	6060      	str	r0, [r4, #4]
 8003014:	6863      	ldr	r3, [r4, #4]
 8003016:	6123      	str	r3, [r4, #16]
 8003018:	2300      	movs	r3, #0
 800301a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800301e:	e7aa      	b.n	8002f76 <_printf_i+0x146>
 8003020:	6923      	ldr	r3, [r4, #16]
 8003022:	4632      	mov	r2, r6
 8003024:	4649      	mov	r1, r9
 8003026:	4640      	mov	r0, r8
 8003028:	47d0      	blx	sl
 800302a:	3001      	adds	r0, #1
 800302c:	d0ad      	beq.n	8002f8a <_printf_i+0x15a>
 800302e:	6823      	ldr	r3, [r4, #0]
 8003030:	079b      	lsls	r3, r3, #30
 8003032:	d413      	bmi.n	800305c <_printf_i+0x22c>
 8003034:	68e0      	ldr	r0, [r4, #12]
 8003036:	9b03      	ldr	r3, [sp, #12]
 8003038:	4298      	cmp	r0, r3
 800303a:	bfb8      	it	lt
 800303c:	4618      	movlt	r0, r3
 800303e:	e7a6      	b.n	8002f8e <_printf_i+0x15e>
 8003040:	2301      	movs	r3, #1
 8003042:	4632      	mov	r2, r6
 8003044:	4649      	mov	r1, r9
 8003046:	4640      	mov	r0, r8
 8003048:	47d0      	blx	sl
 800304a:	3001      	adds	r0, #1
 800304c:	d09d      	beq.n	8002f8a <_printf_i+0x15a>
 800304e:	3501      	adds	r5, #1
 8003050:	68e3      	ldr	r3, [r4, #12]
 8003052:	9903      	ldr	r1, [sp, #12]
 8003054:	1a5b      	subs	r3, r3, r1
 8003056:	42ab      	cmp	r3, r5
 8003058:	dcf2      	bgt.n	8003040 <_printf_i+0x210>
 800305a:	e7eb      	b.n	8003034 <_printf_i+0x204>
 800305c:	2500      	movs	r5, #0
 800305e:	f104 0619 	add.w	r6, r4, #25
 8003062:	e7f5      	b.n	8003050 <_printf_i+0x220>
 8003064:	08004f82 	.word	0x08004f82
 8003068:	08004f93 	.word	0x08004f93

0800306c <__malloc_lock>:
 800306c:	4801      	ldr	r0, [pc, #4]	@ (8003074 <__malloc_lock+0x8>)
 800306e:	f000 b90e 	b.w	800328e <__retarget_lock_acquire_recursive>
 8003072:	bf00      	nop
 8003074:	20000408 	.word	0x20000408

08003078 <__malloc_unlock>:
 8003078:	4801      	ldr	r0, [pc, #4]	@ (8003080 <__malloc_unlock+0x8>)
 800307a:	f000 b909 	b.w	8003290 <__retarget_lock_release_recursive>
 800307e:	bf00      	nop
 8003080:	20000408 	.word	0x20000408

08003084 <std>:
 8003084:	2300      	movs	r3, #0
 8003086:	b510      	push	{r4, lr}
 8003088:	4604      	mov	r4, r0
 800308a:	e9c0 3300 	strd	r3, r3, [r0]
 800308e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003092:	6083      	str	r3, [r0, #8]
 8003094:	8181      	strh	r1, [r0, #12]
 8003096:	6643      	str	r3, [r0, #100]	@ 0x64
 8003098:	81c2      	strh	r2, [r0, #14]
 800309a:	6183      	str	r3, [r0, #24]
 800309c:	4619      	mov	r1, r3
 800309e:	2208      	movs	r2, #8
 80030a0:	305c      	adds	r0, #92	@ 0x5c
 80030a2:	f000 f8b1 	bl	8003208 <memset>
 80030a6:	4b0d      	ldr	r3, [pc, #52]	@ (80030dc <std+0x58>)
 80030a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80030aa:	4b0d      	ldr	r3, [pc, #52]	@ (80030e0 <std+0x5c>)
 80030ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80030ae:	4b0d      	ldr	r3, [pc, #52]	@ (80030e4 <std+0x60>)
 80030b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80030b2:	4b0d      	ldr	r3, [pc, #52]	@ (80030e8 <std+0x64>)
 80030b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80030b6:	4b0d      	ldr	r3, [pc, #52]	@ (80030ec <std+0x68>)
 80030b8:	6224      	str	r4, [r4, #32]
 80030ba:	429c      	cmp	r4, r3
 80030bc:	d006      	beq.n	80030cc <std+0x48>
 80030be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80030c2:	4294      	cmp	r4, r2
 80030c4:	d002      	beq.n	80030cc <std+0x48>
 80030c6:	33d0      	adds	r3, #208	@ 0xd0
 80030c8:	429c      	cmp	r4, r3
 80030ca:	d105      	bne.n	80030d8 <std+0x54>
 80030cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80030d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030d4:	f000 b8da 	b.w	800328c <__retarget_lock_init_recursive>
 80030d8:	bd10      	pop	{r4, pc}
 80030da:	bf00      	nop
 80030dc:	08004acd 	.word	0x08004acd
 80030e0:	08004aef 	.word	0x08004aef
 80030e4:	08004b27 	.word	0x08004b27
 80030e8:	08004b4b 	.word	0x08004b4b
 80030ec:	200002cc 	.word	0x200002cc

080030f0 <stdio_exit_handler>:
 80030f0:	4a02      	ldr	r2, [pc, #8]	@ (80030fc <stdio_exit_handler+0xc>)
 80030f2:	4903      	ldr	r1, [pc, #12]	@ (8003100 <stdio_exit_handler+0x10>)
 80030f4:	4803      	ldr	r0, [pc, #12]	@ (8003104 <stdio_exit_handler+0x14>)
 80030f6:	f000 b869 	b.w	80031cc <_fwalk_sglue>
 80030fa:	bf00      	nop
 80030fc:	2000000c 	.word	0x2000000c
 8003100:	08004389 	.word	0x08004389
 8003104:	2000001c 	.word	0x2000001c

08003108 <cleanup_stdio>:
 8003108:	6841      	ldr	r1, [r0, #4]
 800310a:	4b0c      	ldr	r3, [pc, #48]	@ (800313c <cleanup_stdio+0x34>)
 800310c:	4299      	cmp	r1, r3
 800310e:	b510      	push	{r4, lr}
 8003110:	4604      	mov	r4, r0
 8003112:	d001      	beq.n	8003118 <cleanup_stdio+0x10>
 8003114:	f001 f938 	bl	8004388 <_fflush_r>
 8003118:	68a1      	ldr	r1, [r4, #8]
 800311a:	4b09      	ldr	r3, [pc, #36]	@ (8003140 <cleanup_stdio+0x38>)
 800311c:	4299      	cmp	r1, r3
 800311e:	d002      	beq.n	8003126 <cleanup_stdio+0x1e>
 8003120:	4620      	mov	r0, r4
 8003122:	f001 f931 	bl	8004388 <_fflush_r>
 8003126:	68e1      	ldr	r1, [r4, #12]
 8003128:	4b06      	ldr	r3, [pc, #24]	@ (8003144 <cleanup_stdio+0x3c>)
 800312a:	4299      	cmp	r1, r3
 800312c:	d004      	beq.n	8003138 <cleanup_stdio+0x30>
 800312e:	4620      	mov	r0, r4
 8003130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003134:	f001 b928 	b.w	8004388 <_fflush_r>
 8003138:	bd10      	pop	{r4, pc}
 800313a:	bf00      	nop
 800313c:	200002cc 	.word	0x200002cc
 8003140:	20000334 	.word	0x20000334
 8003144:	2000039c 	.word	0x2000039c

08003148 <global_stdio_init.part.0>:
 8003148:	b510      	push	{r4, lr}
 800314a:	4b0b      	ldr	r3, [pc, #44]	@ (8003178 <global_stdio_init.part.0+0x30>)
 800314c:	4c0b      	ldr	r4, [pc, #44]	@ (800317c <global_stdio_init.part.0+0x34>)
 800314e:	4a0c      	ldr	r2, [pc, #48]	@ (8003180 <global_stdio_init.part.0+0x38>)
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	4620      	mov	r0, r4
 8003154:	2200      	movs	r2, #0
 8003156:	2104      	movs	r1, #4
 8003158:	f7ff ff94 	bl	8003084 <std>
 800315c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003160:	2201      	movs	r2, #1
 8003162:	2109      	movs	r1, #9
 8003164:	f7ff ff8e 	bl	8003084 <std>
 8003168:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800316c:	2202      	movs	r2, #2
 800316e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003172:	2112      	movs	r1, #18
 8003174:	f7ff bf86 	b.w	8003084 <std>
 8003178:	20000404 	.word	0x20000404
 800317c:	200002cc 	.word	0x200002cc
 8003180:	080030f1 	.word	0x080030f1

08003184 <__sfp_lock_acquire>:
 8003184:	4801      	ldr	r0, [pc, #4]	@ (800318c <__sfp_lock_acquire+0x8>)
 8003186:	f000 b882 	b.w	800328e <__retarget_lock_acquire_recursive>
 800318a:	bf00      	nop
 800318c:	20000409 	.word	0x20000409

08003190 <__sfp_lock_release>:
 8003190:	4801      	ldr	r0, [pc, #4]	@ (8003198 <__sfp_lock_release+0x8>)
 8003192:	f000 b87d 	b.w	8003290 <__retarget_lock_release_recursive>
 8003196:	bf00      	nop
 8003198:	20000409 	.word	0x20000409

0800319c <__sinit>:
 800319c:	b510      	push	{r4, lr}
 800319e:	4604      	mov	r4, r0
 80031a0:	f7ff fff0 	bl	8003184 <__sfp_lock_acquire>
 80031a4:	6a23      	ldr	r3, [r4, #32]
 80031a6:	b11b      	cbz	r3, 80031b0 <__sinit+0x14>
 80031a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031ac:	f7ff bff0 	b.w	8003190 <__sfp_lock_release>
 80031b0:	4b04      	ldr	r3, [pc, #16]	@ (80031c4 <__sinit+0x28>)
 80031b2:	6223      	str	r3, [r4, #32]
 80031b4:	4b04      	ldr	r3, [pc, #16]	@ (80031c8 <__sinit+0x2c>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d1f5      	bne.n	80031a8 <__sinit+0xc>
 80031bc:	f7ff ffc4 	bl	8003148 <global_stdio_init.part.0>
 80031c0:	e7f2      	b.n	80031a8 <__sinit+0xc>
 80031c2:	bf00      	nop
 80031c4:	08003109 	.word	0x08003109
 80031c8:	20000404 	.word	0x20000404

080031cc <_fwalk_sglue>:
 80031cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031d0:	4607      	mov	r7, r0
 80031d2:	4688      	mov	r8, r1
 80031d4:	4614      	mov	r4, r2
 80031d6:	2600      	movs	r6, #0
 80031d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80031dc:	f1b9 0901 	subs.w	r9, r9, #1
 80031e0:	d505      	bpl.n	80031ee <_fwalk_sglue+0x22>
 80031e2:	6824      	ldr	r4, [r4, #0]
 80031e4:	2c00      	cmp	r4, #0
 80031e6:	d1f7      	bne.n	80031d8 <_fwalk_sglue+0xc>
 80031e8:	4630      	mov	r0, r6
 80031ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031ee:	89ab      	ldrh	r3, [r5, #12]
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d907      	bls.n	8003204 <_fwalk_sglue+0x38>
 80031f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80031f8:	3301      	adds	r3, #1
 80031fa:	d003      	beq.n	8003204 <_fwalk_sglue+0x38>
 80031fc:	4629      	mov	r1, r5
 80031fe:	4638      	mov	r0, r7
 8003200:	47c0      	blx	r8
 8003202:	4306      	orrs	r6, r0
 8003204:	3568      	adds	r5, #104	@ 0x68
 8003206:	e7e9      	b.n	80031dc <_fwalk_sglue+0x10>

08003208 <memset>:
 8003208:	4402      	add	r2, r0
 800320a:	4603      	mov	r3, r0
 800320c:	4293      	cmp	r3, r2
 800320e:	d100      	bne.n	8003212 <memset+0xa>
 8003210:	4770      	bx	lr
 8003212:	f803 1b01 	strb.w	r1, [r3], #1
 8003216:	e7f9      	b.n	800320c <memset+0x4>

08003218 <_sbrk_r>:
 8003218:	b538      	push	{r3, r4, r5, lr}
 800321a:	4d06      	ldr	r5, [pc, #24]	@ (8003234 <_sbrk_r+0x1c>)
 800321c:	2300      	movs	r3, #0
 800321e:	4604      	mov	r4, r0
 8003220:	4608      	mov	r0, r1
 8003222:	602b      	str	r3, [r5, #0]
 8003224:	f7fe f820 	bl	8001268 <_sbrk>
 8003228:	1c43      	adds	r3, r0, #1
 800322a:	d102      	bne.n	8003232 <_sbrk_r+0x1a>
 800322c:	682b      	ldr	r3, [r5, #0]
 800322e:	b103      	cbz	r3, 8003232 <_sbrk_r+0x1a>
 8003230:	6023      	str	r3, [r4, #0]
 8003232:	bd38      	pop	{r3, r4, r5, pc}
 8003234:	2000040c 	.word	0x2000040c

08003238 <__errno>:
 8003238:	4b01      	ldr	r3, [pc, #4]	@ (8003240 <__errno+0x8>)
 800323a:	6818      	ldr	r0, [r3, #0]
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	20000018 	.word	0x20000018

08003244 <__libc_init_array>:
 8003244:	b570      	push	{r4, r5, r6, lr}
 8003246:	4d0d      	ldr	r5, [pc, #52]	@ (800327c <__libc_init_array+0x38>)
 8003248:	4c0d      	ldr	r4, [pc, #52]	@ (8003280 <__libc_init_array+0x3c>)
 800324a:	1b64      	subs	r4, r4, r5
 800324c:	10a4      	asrs	r4, r4, #2
 800324e:	2600      	movs	r6, #0
 8003250:	42a6      	cmp	r6, r4
 8003252:	d109      	bne.n	8003268 <__libc_init_array+0x24>
 8003254:	4d0b      	ldr	r5, [pc, #44]	@ (8003284 <__libc_init_array+0x40>)
 8003256:	4c0c      	ldr	r4, [pc, #48]	@ (8003288 <__libc_init_array+0x44>)
 8003258:	f001 fe74 	bl	8004f44 <_init>
 800325c:	1b64      	subs	r4, r4, r5
 800325e:	10a4      	asrs	r4, r4, #2
 8003260:	2600      	movs	r6, #0
 8003262:	42a6      	cmp	r6, r4
 8003264:	d105      	bne.n	8003272 <__libc_init_array+0x2e>
 8003266:	bd70      	pop	{r4, r5, r6, pc}
 8003268:	f855 3b04 	ldr.w	r3, [r5], #4
 800326c:	4798      	blx	r3
 800326e:	3601      	adds	r6, #1
 8003270:	e7ee      	b.n	8003250 <__libc_init_array+0xc>
 8003272:	f855 3b04 	ldr.w	r3, [r5], #4
 8003276:	4798      	blx	r3
 8003278:	3601      	adds	r6, #1
 800327a:	e7f2      	b.n	8003262 <__libc_init_array+0x1e>
 800327c:	080052ec 	.word	0x080052ec
 8003280:	080052ec 	.word	0x080052ec
 8003284:	080052ec 	.word	0x080052ec
 8003288:	080052f0 	.word	0x080052f0

0800328c <__retarget_lock_init_recursive>:
 800328c:	4770      	bx	lr

0800328e <__retarget_lock_acquire_recursive>:
 800328e:	4770      	bx	lr

08003290 <__retarget_lock_release_recursive>:
 8003290:	4770      	bx	lr
	...

08003294 <_localeconv_r>:
 8003294:	4800      	ldr	r0, [pc, #0]	@ (8003298 <_localeconv_r+0x4>)
 8003296:	4770      	bx	lr
 8003298:	20000158 	.word	0x20000158

0800329c <memcpy>:
 800329c:	440a      	add	r2, r1
 800329e:	4291      	cmp	r1, r2
 80032a0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80032a4:	d100      	bne.n	80032a8 <memcpy+0xc>
 80032a6:	4770      	bx	lr
 80032a8:	b510      	push	{r4, lr}
 80032aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80032ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80032b2:	4291      	cmp	r1, r2
 80032b4:	d1f9      	bne.n	80032aa <memcpy+0xe>
 80032b6:	bd10      	pop	{r4, pc}

080032b8 <quorem>:
 80032b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032bc:	6903      	ldr	r3, [r0, #16]
 80032be:	690c      	ldr	r4, [r1, #16]
 80032c0:	42a3      	cmp	r3, r4
 80032c2:	4607      	mov	r7, r0
 80032c4:	db7e      	blt.n	80033c4 <quorem+0x10c>
 80032c6:	3c01      	subs	r4, #1
 80032c8:	f101 0814 	add.w	r8, r1, #20
 80032cc:	00a3      	lsls	r3, r4, #2
 80032ce:	f100 0514 	add.w	r5, r0, #20
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80032d8:	9301      	str	r3, [sp, #4]
 80032da:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80032de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80032e2:	3301      	adds	r3, #1
 80032e4:	429a      	cmp	r2, r3
 80032e6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80032ea:	fbb2 f6f3 	udiv	r6, r2, r3
 80032ee:	d32e      	bcc.n	800334e <quorem+0x96>
 80032f0:	f04f 0a00 	mov.w	sl, #0
 80032f4:	46c4      	mov	ip, r8
 80032f6:	46ae      	mov	lr, r5
 80032f8:	46d3      	mov	fp, sl
 80032fa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80032fe:	b298      	uxth	r0, r3
 8003300:	fb06 a000 	mla	r0, r6, r0, sl
 8003304:	0c02      	lsrs	r2, r0, #16
 8003306:	0c1b      	lsrs	r3, r3, #16
 8003308:	fb06 2303 	mla	r3, r6, r3, r2
 800330c:	f8de 2000 	ldr.w	r2, [lr]
 8003310:	b280      	uxth	r0, r0
 8003312:	b292      	uxth	r2, r2
 8003314:	1a12      	subs	r2, r2, r0
 8003316:	445a      	add	r2, fp
 8003318:	f8de 0000 	ldr.w	r0, [lr]
 800331c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003320:	b29b      	uxth	r3, r3
 8003322:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003326:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800332a:	b292      	uxth	r2, r2
 800332c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003330:	45e1      	cmp	r9, ip
 8003332:	f84e 2b04 	str.w	r2, [lr], #4
 8003336:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800333a:	d2de      	bcs.n	80032fa <quorem+0x42>
 800333c:	9b00      	ldr	r3, [sp, #0]
 800333e:	58eb      	ldr	r3, [r5, r3]
 8003340:	b92b      	cbnz	r3, 800334e <quorem+0x96>
 8003342:	9b01      	ldr	r3, [sp, #4]
 8003344:	3b04      	subs	r3, #4
 8003346:	429d      	cmp	r5, r3
 8003348:	461a      	mov	r2, r3
 800334a:	d32f      	bcc.n	80033ac <quorem+0xf4>
 800334c:	613c      	str	r4, [r7, #16]
 800334e:	4638      	mov	r0, r7
 8003350:	f001 fab4 	bl	80048bc <__mcmp>
 8003354:	2800      	cmp	r0, #0
 8003356:	db25      	blt.n	80033a4 <quorem+0xec>
 8003358:	4629      	mov	r1, r5
 800335a:	2000      	movs	r0, #0
 800335c:	f858 2b04 	ldr.w	r2, [r8], #4
 8003360:	f8d1 c000 	ldr.w	ip, [r1]
 8003364:	fa1f fe82 	uxth.w	lr, r2
 8003368:	fa1f f38c 	uxth.w	r3, ip
 800336c:	eba3 030e 	sub.w	r3, r3, lr
 8003370:	4403      	add	r3, r0
 8003372:	0c12      	lsrs	r2, r2, #16
 8003374:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003378:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800337c:	b29b      	uxth	r3, r3
 800337e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003382:	45c1      	cmp	r9, r8
 8003384:	f841 3b04 	str.w	r3, [r1], #4
 8003388:	ea4f 4022 	mov.w	r0, r2, asr #16
 800338c:	d2e6      	bcs.n	800335c <quorem+0xa4>
 800338e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003392:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003396:	b922      	cbnz	r2, 80033a2 <quorem+0xea>
 8003398:	3b04      	subs	r3, #4
 800339a:	429d      	cmp	r5, r3
 800339c:	461a      	mov	r2, r3
 800339e:	d30b      	bcc.n	80033b8 <quorem+0x100>
 80033a0:	613c      	str	r4, [r7, #16]
 80033a2:	3601      	adds	r6, #1
 80033a4:	4630      	mov	r0, r6
 80033a6:	b003      	add	sp, #12
 80033a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033ac:	6812      	ldr	r2, [r2, #0]
 80033ae:	3b04      	subs	r3, #4
 80033b0:	2a00      	cmp	r2, #0
 80033b2:	d1cb      	bne.n	800334c <quorem+0x94>
 80033b4:	3c01      	subs	r4, #1
 80033b6:	e7c6      	b.n	8003346 <quorem+0x8e>
 80033b8:	6812      	ldr	r2, [r2, #0]
 80033ba:	3b04      	subs	r3, #4
 80033bc:	2a00      	cmp	r2, #0
 80033be:	d1ef      	bne.n	80033a0 <quorem+0xe8>
 80033c0:	3c01      	subs	r4, #1
 80033c2:	e7ea      	b.n	800339a <quorem+0xe2>
 80033c4:	2000      	movs	r0, #0
 80033c6:	e7ee      	b.n	80033a6 <quorem+0xee>

080033c8 <_dtoa_r>:
 80033c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033cc:	69c7      	ldr	r7, [r0, #28]
 80033ce:	b097      	sub	sp, #92	@ 0x5c
 80033d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80033d4:	ec55 4b10 	vmov	r4, r5, d0
 80033d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80033da:	9107      	str	r1, [sp, #28]
 80033dc:	4681      	mov	r9, r0
 80033de:	920c      	str	r2, [sp, #48]	@ 0x30
 80033e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80033e2:	b97f      	cbnz	r7, 8003404 <_dtoa_r+0x3c>
 80033e4:	2010      	movs	r0, #16
 80033e6:	f7ff fc0b 	bl	8002c00 <malloc>
 80033ea:	4602      	mov	r2, r0
 80033ec:	f8c9 001c 	str.w	r0, [r9, #28]
 80033f0:	b920      	cbnz	r0, 80033fc <_dtoa_r+0x34>
 80033f2:	4ba9      	ldr	r3, [pc, #676]	@ (8003698 <_dtoa_r+0x2d0>)
 80033f4:	21ef      	movs	r1, #239	@ 0xef
 80033f6:	48a9      	ldr	r0, [pc, #676]	@ (800369c <_dtoa_r+0x2d4>)
 80033f8:	f001 fd0a 	bl	8004e10 <__assert_func>
 80033fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003400:	6007      	str	r7, [r0, #0]
 8003402:	60c7      	str	r7, [r0, #12]
 8003404:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003408:	6819      	ldr	r1, [r3, #0]
 800340a:	b159      	cbz	r1, 8003424 <_dtoa_r+0x5c>
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	604a      	str	r2, [r1, #4]
 8003410:	2301      	movs	r3, #1
 8003412:	4093      	lsls	r3, r2
 8003414:	608b      	str	r3, [r1, #8]
 8003416:	4648      	mov	r0, r9
 8003418:	f001 f81e 	bl	8004458 <_Bfree>
 800341c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003420:	2200      	movs	r2, #0
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	1e2b      	subs	r3, r5, #0
 8003426:	bfb9      	ittee	lt
 8003428:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800342c:	9305      	strlt	r3, [sp, #20]
 800342e:	2300      	movge	r3, #0
 8003430:	6033      	strge	r3, [r6, #0]
 8003432:	9f05      	ldr	r7, [sp, #20]
 8003434:	4b9a      	ldr	r3, [pc, #616]	@ (80036a0 <_dtoa_r+0x2d8>)
 8003436:	bfbc      	itt	lt
 8003438:	2201      	movlt	r2, #1
 800343a:	6032      	strlt	r2, [r6, #0]
 800343c:	43bb      	bics	r3, r7
 800343e:	d112      	bne.n	8003466 <_dtoa_r+0x9e>
 8003440:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8003442:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003446:	6013      	str	r3, [r2, #0]
 8003448:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800344c:	4323      	orrs	r3, r4
 800344e:	f000 855a 	beq.w	8003f06 <_dtoa_r+0xb3e>
 8003452:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003454:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80036b4 <_dtoa_r+0x2ec>
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 855c 	beq.w	8003f16 <_dtoa_r+0xb4e>
 800345e:	f10a 0303 	add.w	r3, sl, #3
 8003462:	f000 bd56 	b.w	8003f12 <_dtoa_r+0xb4a>
 8003466:	ed9d 7b04 	vldr	d7, [sp, #16]
 800346a:	2200      	movs	r2, #0
 800346c:	ec51 0b17 	vmov	r0, r1, d7
 8003470:	2300      	movs	r3, #0
 8003472:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8003476:	f7fd fb4f 	bl	8000b18 <__aeabi_dcmpeq>
 800347a:	4680      	mov	r8, r0
 800347c:	b158      	cbz	r0, 8003496 <_dtoa_r+0xce>
 800347e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8003480:	2301      	movs	r3, #1
 8003482:	6013      	str	r3, [r2, #0]
 8003484:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003486:	b113      	cbz	r3, 800348e <_dtoa_r+0xc6>
 8003488:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800348a:	4b86      	ldr	r3, [pc, #536]	@ (80036a4 <_dtoa_r+0x2dc>)
 800348c:	6013      	str	r3, [r2, #0]
 800348e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80036b8 <_dtoa_r+0x2f0>
 8003492:	f000 bd40 	b.w	8003f16 <_dtoa_r+0xb4e>
 8003496:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800349a:	aa14      	add	r2, sp, #80	@ 0x50
 800349c:	a915      	add	r1, sp, #84	@ 0x54
 800349e:	4648      	mov	r0, r9
 80034a0:	f001 fabc 	bl	8004a1c <__d2b>
 80034a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80034a8:	9002      	str	r0, [sp, #8]
 80034aa:	2e00      	cmp	r6, #0
 80034ac:	d078      	beq.n	80035a0 <_dtoa_r+0x1d8>
 80034ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80034b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80034b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80034bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80034c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80034c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80034c8:	4619      	mov	r1, r3
 80034ca:	2200      	movs	r2, #0
 80034cc:	4b76      	ldr	r3, [pc, #472]	@ (80036a8 <_dtoa_r+0x2e0>)
 80034ce:	f7fc ff03 	bl	80002d8 <__aeabi_dsub>
 80034d2:	a36b      	add	r3, pc, #428	@ (adr r3, 8003680 <_dtoa_r+0x2b8>)
 80034d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d8:	f7fd f8b6 	bl	8000648 <__aeabi_dmul>
 80034dc:	a36a      	add	r3, pc, #424	@ (adr r3, 8003688 <_dtoa_r+0x2c0>)
 80034de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e2:	f7fc fefb 	bl	80002dc <__adddf3>
 80034e6:	4604      	mov	r4, r0
 80034e8:	4630      	mov	r0, r6
 80034ea:	460d      	mov	r5, r1
 80034ec:	f7fd f842 	bl	8000574 <__aeabi_i2d>
 80034f0:	a367      	add	r3, pc, #412	@ (adr r3, 8003690 <_dtoa_r+0x2c8>)
 80034f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f6:	f7fd f8a7 	bl	8000648 <__aeabi_dmul>
 80034fa:	4602      	mov	r2, r0
 80034fc:	460b      	mov	r3, r1
 80034fe:	4620      	mov	r0, r4
 8003500:	4629      	mov	r1, r5
 8003502:	f7fc feeb 	bl	80002dc <__adddf3>
 8003506:	4604      	mov	r4, r0
 8003508:	460d      	mov	r5, r1
 800350a:	f7fd fb4d 	bl	8000ba8 <__aeabi_d2iz>
 800350e:	2200      	movs	r2, #0
 8003510:	4607      	mov	r7, r0
 8003512:	2300      	movs	r3, #0
 8003514:	4620      	mov	r0, r4
 8003516:	4629      	mov	r1, r5
 8003518:	f7fd fb08 	bl	8000b2c <__aeabi_dcmplt>
 800351c:	b140      	cbz	r0, 8003530 <_dtoa_r+0x168>
 800351e:	4638      	mov	r0, r7
 8003520:	f7fd f828 	bl	8000574 <__aeabi_i2d>
 8003524:	4622      	mov	r2, r4
 8003526:	462b      	mov	r3, r5
 8003528:	f7fd faf6 	bl	8000b18 <__aeabi_dcmpeq>
 800352c:	b900      	cbnz	r0, 8003530 <_dtoa_r+0x168>
 800352e:	3f01      	subs	r7, #1
 8003530:	2f16      	cmp	r7, #22
 8003532:	d852      	bhi.n	80035da <_dtoa_r+0x212>
 8003534:	4b5d      	ldr	r3, [pc, #372]	@ (80036ac <_dtoa_r+0x2e4>)
 8003536:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800353a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800353e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003542:	f7fd faf3 	bl	8000b2c <__aeabi_dcmplt>
 8003546:	2800      	cmp	r0, #0
 8003548:	d049      	beq.n	80035de <_dtoa_r+0x216>
 800354a:	3f01      	subs	r7, #1
 800354c:	2300      	movs	r3, #0
 800354e:	9310      	str	r3, [sp, #64]	@ 0x40
 8003550:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003552:	1b9b      	subs	r3, r3, r6
 8003554:	1e5a      	subs	r2, r3, #1
 8003556:	bf45      	ittet	mi
 8003558:	f1c3 0301 	rsbmi	r3, r3, #1
 800355c:	9300      	strmi	r3, [sp, #0]
 800355e:	2300      	movpl	r3, #0
 8003560:	2300      	movmi	r3, #0
 8003562:	9206      	str	r2, [sp, #24]
 8003564:	bf54      	ite	pl
 8003566:	9300      	strpl	r3, [sp, #0]
 8003568:	9306      	strmi	r3, [sp, #24]
 800356a:	2f00      	cmp	r7, #0
 800356c:	db39      	blt.n	80035e2 <_dtoa_r+0x21a>
 800356e:	9b06      	ldr	r3, [sp, #24]
 8003570:	970d      	str	r7, [sp, #52]	@ 0x34
 8003572:	443b      	add	r3, r7
 8003574:	9306      	str	r3, [sp, #24]
 8003576:	2300      	movs	r3, #0
 8003578:	9308      	str	r3, [sp, #32]
 800357a:	9b07      	ldr	r3, [sp, #28]
 800357c:	2b09      	cmp	r3, #9
 800357e:	d863      	bhi.n	8003648 <_dtoa_r+0x280>
 8003580:	2b05      	cmp	r3, #5
 8003582:	bfc4      	itt	gt
 8003584:	3b04      	subgt	r3, #4
 8003586:	9307      	strgt	r3, [sp, #28]
 8003588:	9b07      	ldr	r3, [sp, #28]
 800358a:	f1a3 0302 	sub.w	r3, r3, #2
 800358e:	bfcc      	ite	gt
 8003590:	2400      	movgt	r4, #0
 8003592:	2401      	movle	r4, #1
 8003594:	2b03      	cmp	r3, #3
 8003596:	d863      	bhi.n	8003660 <_dtoa_r+0x298>
 8003598:	e8df f003 	tbb	[pc, r3]
 800359c:	2b375452 	.word	0x2b375452
 80035a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80035a4:	441e      	add	r6, r3
 80035a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80035aa:	2b20      	cmp	r3, #32
 80035ac:	bfc1      	itttt	gt
 80035ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80035b2:	409f      	lslgt	r7, r3
 80035b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80035b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80035bc:	bfd6      	itet	le
 80035be:	f1c3 0320 	rsble	r3, r3, #32
 80035c2:	ea47 0003 	orrgt.w	r0, r7, r3
 80035c6:	fa04 f003 	lslle.w	r0, r4, r3
 80035ca:	f7fc ffc3 	bl	8000554 <__aeabi_ui2d>
 80035ce:	2201      	movs	r2, #1
 80035d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80035d4:	3e01      	subs	r6, #1
 80035d6:	9212      	str	r2, [sp, #72]	@ 0x48
 80035d8:	e776      	b.n	80034c8 <_dtoa_r+0x100>
 80035da:	2301      	movs	r3, #1
 80035dc:	e7b7      	b.n	800354e <_dtoa_r+0x186>
 80035de:	9010      	str	r0, [sp, #64]	@ 0x40
 80035e0:	e7b6      	b.n	8003550 <_dtoa_r+0x188>
 80035e2:	9b00      	ldr	r3, [sp, #0]
 80035e4:	1bdb      	subs	r3, r3, r7
 80035e6:	9300      	str	r3, [sp, #0]
 80035e8:	427b      	negs	r3, r7
 80035ea:	9308      	str	r3, [sp, #32]
 80035ec:	2300      	movs	r3, #0
 80035ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80035f0:	e7c3      	b.n	800357a <_dtoa_r+0x1b2>
 80035f2:	2301      	movs	r3, #1
 80035f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80035f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80035f8:	eb07 0b03 	add.w	fp, r7, r3
 80035fc:	f10b 0301 	add.w	r3, fp, #1
 8003600:	2b01      	cmp	r3, #1
 8003602:	9303      	str	r3, [sp, #12]
 8003604:	bfb8      	it	lt
 8003606:	2301      	movlt	r3, #1
 8003608:	e006      	b.n	8003618 <_dtoa_r+0x250>
 800360a:	2301      	movs	r3, #1
 800360c:	9309      	str	r3, [sp, #36]	@ 0x24
 800360e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003610:	2b00      	cmp	r3, #0
 8003612:	dd28      	ble.n	8003666 <_dtoa_r+0x29e>
 8003614:	469b      	mov	fp, r3
 8003616:	9303      	str	r3, [sp, #12]
 8003618:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800361c:	2100      	movs	r1, #0
 800361e:	2204      	movs	r2, #4
 8003620:	f102 0514 	add.w	r5, r2, #20
 8003624:	429d      	cmp	r5, r3
 8003626:	d926      	bls.n	8003676 <_dtoa_r+0x2ae>
 8003628:	6041      	str	r1, [r0, #4]
 800362a:	4648      	mov	r0, r9
 800362c:	f000 fed4 	bl	80043d8 <_Balloc>
 8003630:	4682      	mov	sl, r0
 8003632:	2800      	cmp	r0, #0
 8003634:	d142      	bne.n	80036bc <_dtoa_r+0x2f4>
 8003636:	4b1e      	ldr	r3, [pc, #120]	@ (80036b0 <_dtoa_r+0x2e8>)
 8003638:	4602      	mov	r2, r0
 800363a:	f240 11af 	movw	r1, #431	@ 0x1af
 800363e:	e6da      	b.n	80033f6 <_dtoa_r+0x2e>
 8003640:	2300      	movs	r3, #0
 8003642:	e7e3      	b.n	800360c <_dtoa_r+0x244>
 8003644:	2300      	movs	r3, #0
 8003646:	e7d5      	b.n	80035f4 <_dtoa_r+0x22c>
 8003648:	2401      	movs	r4, #1
 800364a:	2300      	movs	r3, #0
 800364c:	9307      	str	r3, [sp, #28]
 800364e:	9409      	str	r4, [sp, #36]	@ 0x24
 8003650:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8003654:	2200      	movs	r2, #0
 8003656:	f8cd b00c 	str.w	fp, [sp, #12]
 800365a:	2312      	movs	r3, #18
 800365c:	920c      	str	r2, [sp, #48]	@ 0x30
 800365e:	e7db      	b.n	8003618 <_dtoa_r+0x250>
 8003660:	2301      	movs	r3, #1
 8003662:	9309      	str	r3, [sp, #36]	@ 0x24
 8003664:	e7f4      	b.n	8003650 <_dtoa_r+0x288>
 8003666:	f04f 0b01 	mov.w	fp, #1
 800366a:	f8cd b00c 	str.w	fp, [sp, #12]
 800366e:	465b      	mov	r3, fp
 8003670:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8003674:	e7d0      	b.n	8003618 <_dtoa_r+0x250>
 8003676:	3101      	adds	r1, #1
 8003678:	0052      	lsls	r2, r2, #1
 800367a:	e7d1      	b.n	8003620 <_dtoa_r+0x258>
 800367c:	f3af 8000 	nop.w
 8003680:	636f4361 	.word	0x636f4361
 8003684:	3fd287a7 	.word	0x3fd287a7
 8003688:	8b60c8b3 	.word	0x8b60c8b3
 800368c:	3fc68a28 	.word	0x3fc68a28
 8003690:	509f79fb 	.word	0x509f79fb
 8003694:	3fd34413 	.word	0x3fd34413
 8003698:	08004fb1 	.word	0x08004fb1
 800369c:	08004fc8 	.word	0x08004fc8
 80036a0:	7ff00000 	.word	0x7ff00000
 80036a4:	08004f81 	.word	0x08004f81
 80036a8:	3ff80000 	.word	0x3ff80000
 80036ac:	08005118 	.word	0x08005118
 80036b0:	08005020 	.word	0x08005020
 80036b4:	08004fad 	.word	0x08004fad
 80036b8:	08004f80 	.word	0x08004f80
 80036bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80036c0:	6018      	str	r0, [r3, #0]
 80036c2:	9b03      	ldr	r3, [sp, #12]
 80036c4:	2b0e      	cmp	r3, #14
 80036c6:	f200 80a1 	bhi.w	800380c <_dtoa_r+0x444>
 80036ca:	2c00      	cmp	r4, #0
 80036cc:	f000 809e 	beq.w	800380c <_dtoa_r+0x444>
 80036d0:	2f00      	cmp	r7, #0
 80036d2:	dd33      	ble.n	800373c <_dtoa_r+0x374>
 80036d4:	4b9c      	ldr	r3, [pc, #624]	@ (8003948 <_dtoa_r+0x580>)
 80036d6:	f007 020f 	and.w	r2, r7, #15
 80036da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80036de:	ed93 7b00 	vldr	d7, [r3]
 80036e2:	05f8      	lsls	r0, r7, #23
 80036e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80036e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80036ec:	d516      	bpl.n	800371c <_dtoa_r+0x354>
 80036ee:	4b97      	ldr	r3, [pc, #604]	@ (800394c <_dtoa_r+0x584>)
 80036f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80036f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80036f8:	f7fd f8d0 	bl	800089c <__aeabi_ddiv>
 80036fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003700:	f004 040f 	and.w	r4, r4, #15
 8003704:	2603      	movs	r6, #3
 8003706:	4d91      	ldr	r5, [pc, #580]	@ (800394c <_dtoa_r+0x584>)
 8003708:	b954      	cbnz	r4, 8003720 <_dtoa_r+0x358>
 800370a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800370e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003712:	f7fd f8c3 	bl	800089c <__aeabi_ddiv>
 8003716:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800371a:	e028      	b.n	800376e <_dtoa_r+0x3a6>
 800371c:	2602      	movs	r6, #2
 800371e:	e7f2      	b.n	8003706 <_dtoa_r+0x33e>
 8003720:	07e1      	lsls	r1, r4, #31
 8003722:	d508      	bpl.n	8003736 <_dtoa_r+0x36e>
 8003724:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003728:	e9d5 2300 	ldrd	r2, r3, [r5]
 800372c:	f7fc ff8c 	bl	8000648 <__aeabi_dmul>
 8003730:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003734:	3601      	adds	r6, #1
 8003736:	1064      	asrs	r4, r4, #1
 8003738:	3508      	adds	r5, #8
 800373a:	e7e5      	b.n	8003708 <_dtoa_r+0x340>
 800373c:	f000 80af 	beq.w	800389e <_dtoa_r+0x4d6>
 8003740:	427c      	negs	r4, r7
 8003742:	4b81      	ldr	r3, [pc, #516]	@ (8003948 <_dtoa_r+0x580>)
 8003744:	4d81      	ldr	r5, [pc, #516]	@ (800394c <_dtoa_r+0x584>)
 8003746:	f004 020f 	and.w	r2, r4, #15
 800374a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800374e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003752:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003756:	f7fc ff77 	bl	8000648 <__aeabi_dmul>
 800375a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800375e:	1124      	asrs	r4, r4, #4
 8003760:	2300      	movs	r3, #0
 8003762:	2602      	movs	r6, #2
 8003764:	2c00      	cmp	r4, #0
 8003766:	f040 808f 	bne.w	8003888 <_dtoa_r+0x4c0>
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1d3      	bne.n	8003716 <_dtoa_r+0x34e>
 800376e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003770:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 8094 	beq.w	80038a2 <_dtoa_r+0x4da>
 800377a:	4b75      	ldr	r3, [pc, #468]	@ (8003950 <_dtoa_r+0x588>)
 800377c:	2200      	movs	r2, #0
 800377e:	4620      	mov	r0, r4
 8003780:	4629      	mov	r1, r5
 8003782:	f7fd f9d3 	bl	8000b2c <__aeabi_dcmplt>
 8003786:	2800      	cmp	r0, #0
 8003788:	f000 808b 	beq.w	80038a2 <_dtoa_r+0x4da>
 800378c:	9b03      	ldr	r3, [sp, #12]
 800378e:	2b00      	cmp	r3, #0
 8003790:	f000 8087 	beq.w	80038a2 <_dtoa_r+0x4da>
 8003794:	f1bb 0f00 	cmp.w	fp, #0
 8003798:	dd34      	ble.n	8003804 <_dtoa_r+0x43c>
 800379a:	4620      	mov	r0, r4
 800379c:	4b6d      	ldr	r3, [pc, #436]	@ (8003954 <_dtoa_r+0x58c>)
 800379e:	2200      	movs	r2, #0
 80037a0:	4629      	mov	r1, r5
 80037a2:	f7fc ff51 	bl	8000648 <__aeabi_dmul>
 80037a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80037aa:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80037ae:	3601      	adds	r6, #1
 80037b0:	465c      	mov	r4, fp
 80037b2:	4630      	mov	r0, r6
 80037b4:	f7fc fede 	bl	8000574 <__aeabi_i2d>
 80037b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80037bc:	f7fc ff44 	bl	8000648 <__aeabi_dmul>
 80037c0:	4b65      	ldr	r3, [pc, #404]	@ (8003958 <_dtoa_r+0x590>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	f7fc fd8a 	bl	80002dc <__adddf3>
 80037c8:	4605      	mov	r5, r0
 80037ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80037ce:	2c00      	cmp	r4, #0
 80037d0:	d16a      	bne.n	80038a8 <_dtoa_r+0x4e0>
 80037d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80037d6:	4b61      	ldr	r3, [pc, #388]	@ (800395c <_dtoa_r+0x594>)
 80037d8:	2200      	movs	r2, #0
 80037da:	f7fc fd7d 	bl	80002d8 <__aeabi_dsub>
 80037de:	4602      	mov	r2, r0
 80037e0:	460b      	mov	r3, r1
 80037e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80037e6:	462a      	mov	r2, r5
 80037e8:	4633      	mov	r3, r6
 80037ea:	f7fd f9bd 	bl	8000b68 <__aeabi_dcmpgt>
 80037ee:	2800      	cmp	r0, #0
 80037f0:	f040 8298 	bne.w	8003d24 <_dtoa_r+0x95c>
 80037f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80037f8:	462a      	mov	r2, r5
 80037fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80037fe:	f7fd f995 	bl	8000b2c <__aeabi_dcmplt>
 8003802:	bb38      	cbnz	r0, 8003854 <_dtoa_r+0x48c>
 8003804:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8003808:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800380c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800380e:	2b00      	cmp	r3, #0
 8003810:	f2c0 8157 	blt.w	8003ac2 <_dtoa_r+0x6fa>
 8003814:	2f0e      	cmp	r7, #14
 8003816:	f300 8154 	bgt.w	8003ac2 <_dtoa_r+0x6fa>
 800381a:	4b4b      	ldr	r3, [pc, #300]	@ (8003948 <_dtoa_r+0x580>)
 800381c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003820:	ed93 7b00 	vldr	d7, [r3]
 8003824:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8003826:	2b00      	cmp	r3, #0
 8003828:	ed8d 7b00 	vstr	d7, [sp]
 800382c:	f280 80e5 	bge.w	80039fa <_dtoa_r+0x632>
 8003830:	9b03      	ldr	r3, [sp, #12]
 8003832:	2b00      	cmp	r3, #0
 8003834:	f300 80e1 	bgt.w	80039fa <_dtoa_r+0x632>
 8003838:	d10c      	bne.n	8003854 <_dtoa_r+0x48c>
 800383a:	4b48      	ldr	r3, [pc, #288]	@ (800395c <_dtoa_r+0x594>)
 800383c:	2200      	movs	r2, #0
 800383e:	ec51 0b17 	vmov	r0, r1, d7
 8003842:	f7fc ff01 	bl	8000648 <__aeabi_dmul>
 8003846:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800384a:	f7fd f983 	bl	8000b54 <__aeabi_dcmpge>
 800384e:	2800      	cmp	r0, #0
 8003850:	f000 8266 	beq.w	8003d20 <_dtoa_r+0x958>
 8003854:	2400      	movs	r4, #0
 8003856:	4625      	mov	r5, r4
 8003858:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800385a:	4656      	mov	r6, sl
 800385c:	ea6f 0803 	mvn.w	r8, r3
 8003860:	2700      	movs	r7, #0
 8003862:	4621      	mov	r1, r4
 8003864:	4648      	mov	r0, r9
 8003866:	f000 fdf7 	bl	8004458 <_Bfree>
 800386a:	2d00      	cmp	r5, #0
 800386c:	f000 80bd 	beq.w	80039ea <_dtoa_r+0x622>
 8003870:	b12f      	cbz	r7, 800387e <_dtoa_r+0x4b6>
 8003872:	42af      	cmp	r7, r5
 8003874:	d003      	beq.n	800387e <_dtoa_r+0x4b6>
 8003876:	4639      	mov	r1, r7
 8003878:	4648      	mov	r0, r9
 800387a:	f000 fded 	bl	8004458 <_Bfree>
 800387e:	4629      	mov	r1, r5
 8003880:	4648      	mov	r0, r9
 8003882:	f000 fde9 	bl	8004458 <_Bfree>
 8003886:	e0b0      	b.n	80039ea <_dtoa_r+0x622>
 8003888:	07e2      	lsls	r2, r4, #31
 800388a:	d505      	bpl.n	8003898 <_dtoa_r+0x4d0>
 800388c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003890:	f7fc feda 	bl	8000648 <__aeabi_dmul>
 8003894:	3601      	adds	r6, #1
 8003896:	2301      	movs	r3, #1
 8003898:	1064      	asrs	r4, r4, #1
 800389a:	3508      	adds	r5, #8
 800389c:	e762      	b.n	8003764 <_dtoa_r+0x39c>
 800389e:	2602      	movs	r6, #2
 80038a0:	e765      	b.n	800376e <_dtoa_r+0x3a6>
 80038a2:	9c03      	ldr	r4, [sp, #12]
 80038a4:	46b8      	mov	r8, r7
 80038a6:	e784      	b.n	80037b2 <_dtoa_r+0x3ea>
 80038a8:	4b27      	ldr	r3, [pc, #156]	@ (8003948 <_dtoa_r+0x580>)
 80038aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80038ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80038b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80038b4:	4454      	add	r4, sl
 80038b6:	2900      	cmp	r1, #0
 80038b8:	d054      	beq.n	8003964 <_dtoa_r+0x59c>
 80038ba:	4929      	ldr	r1, [pc, #164]	@ (8003960 <_dtoa_r+0x598>)
 80038bc:	2000      	movs	r0, #0
 80038be:	f7fc ffed 	bl	800089c <__aeabi_ddiv>
 80038c2:	4633      	mov	r3, r6
 80038c4:	462a      	mov	r2, r5
 80038c6:	f7fc fd07 	bl	80002d8 <__aeabi_dsub>
 80038ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80038ce:	4656      	mov	r6, sl
 80038d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80038d4:	f7fd f968 	bl	8000ba8 <__aeabi_d2iz>
 80038d8:	4605      	mov	r5, r0
 80038da:	f7fc fe4b 	bl	8000574 <__aeabi_i2d>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80038e6:	f7fc fcf7 	bl	80002d8 <__aeabi_dsub>
 80038ea:	3530      	adds	r5, #48	@ 0x30
 80038ec:	4602      	mov	r2, r0
 80038ee:	460b      	mov	r3, r1
 80038f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80038f4:	f806 5b01 	strb.w	r5, [r6], #1
 80038f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80038fc:	f7fd f916 	bl	8000b2c <__aeabi_dcmplt>
 8003900:	2800      	cmp	r0, #0
 8003902:	d172      	bne.n	80039ea <_dtoa_r+0x622>
 8003904:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003908:	4911      	ldr	r1, [pc, #68]	@ (8003950 <_dtoa_r+0x588>)
 800390a:	2000      	movs	r0, #0
 800390c:	f7fc fce4 	bl	80002d8 <__aeabi_dsub>
 8003910:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003914:	f7fd f90a 	bl	8000b2c <__aeabi_dcmplt>
 8003918:	2800      	cmp	r0, #0
 800391a:	f040 80b4 	bne.w	8003a86 <_dtoa_r+0x6be>
 800391e:	42a6      	cmp	r6, r4
 8003920:	f43f af70 	beq.w	8003804 <_dtoa_r+0x43c>
 8003924:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8003928:	4b0a      	ldr	r3, [pc, #40]	@ (8003954 <_dtoa_r+0x58c>)
 800392a:	2200      	movs	r2, #0
 800392c:	f7fc fe8c 	bl	8000648 <__aeabi_dmul>
 8003930:	4b08      	ldr	r3, [pc, #32]	@ (8003954 <_dtoa_r+0x58c>)
 8003932:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003936:	2200      	movs	r2, #0
 8003938:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800393c:	f7fc fe84 	bl	8000648 <__aeabi_dmul>
 8003940:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003944:	e7c4      	b.n	80038d0 <_dtoa_r+0x508>
 8003946:	bf00      	nop
 8003948:	08005118 	.word	0x08005118
 800394c:	080050f0 	.word	0x080050f0
 8003950:	3ff00000 	.word	0x3ff00000
 8003954:	40240000 	.word	0x40240000
 8003958:	401c0000 	.word	0x401c0000
 800395c:	40140000 	.word	0x40140000
 8003960:	3fe00000 	.word	0x3fe00000
 8003964:	4631      	mov	r1, r6
 8003966:	4628      	mov	r0, r5
 8003968:	f7fc fe6e 	bl	8000648 <__aeabi_dmul>
 800396c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003970:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003972:	4656      	mov	r6, sl
 8003974:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003978:	f7fd f916 	bl	8000ba8 <__aeabi_d2iz>
 800397c:	4605      	mov	r5, r0
 800397e:	f7fc fdf9 	bl	8000574 <__aeabi_i2d>
 8003982:	4602      	mov	r2, r0
 8003984:	460b      	mov	r3, r1
 8003986:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800398a:	f7fc fca5 	bl	80002d8 <__aeabi_dsub>
 800398e:	3530      	adds	r5, #48	@ 0x30
 8003990:	f806 5b01 	strb.w	r5, [r6], #1
 8003994:	4602      	mov	r2, r0
 8003996:	460b      	mov	r3, r1
 8003998:	42a6      	cmp	r6, r4
 800399a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800399e:	f04f 0200 	mov.w	r2, #0
 80039a2:	d124      	bne.n	80039ee <_dtoa_r+0x626>
 80039a4:	4baf      	ldr	r3, [pc, #700]	@ (8003c64 <_dtoa_r+0x89c>)
 80039a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80039aa:	f7fc fc97 	bl	80002dc <__adddf3>
 80039ae:	4602      	mov	r2, r0
 80039b0:	460b      	mov	r3, r1
 80039b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80039b6:	f7fd f8d7 	bl	8000b68 <__aeabi_dcmpgt>
 80039ba:	2800      	cmp	r0, #0
 80039bc:	d163      	bne.n	8003a86 <_dtoa_r+0x6be>
 80039be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80039c2:	49a8      	ldr	r1, [pc, #672]	@ (8003c64 <_dtoa_r+0x89c>)
 80039c4:	2000      	movs	r0, #0
 80039c6:	f7fc fc87 	bl	80002d8 <__aeabi_dsub>
 80039ca:	4602      	mov	r2, r0
 80039cc:	460b      	mov	r3, r1
 80039ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80039d2:	f7fd f8ab 	bl	8000b2c <__aeabi_dcmplt>
 80039d6:	2800      	cmp	r0, #0
 80039d8:	f43f af14 	beq.w	8003804 <_dtoa_r+0x43c>
 80039dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80039de:	1e73      	subs	r3, r6, #1
 80039e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80039e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80039e6:	2b30      	cmp	r3, #48	@ 0x30
 80039e8:	d0f8      	beq.n	80039dc <_dtoa_r+0x614>
 80039ea:	4647      	mov	r7, r8
 80039ec:	e03b      	b.n	8003a66 <_dtoa_r+0x69e>
 80039ee:	4b9e      	ldr	r3, [pc, #632]	@ (8003c68 <_dtoa_r+0x8a0>)
 80039f0:	f7fc fe2a 	bl	8000648 <__aeabi_dmul>
 80039f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80039f8:	e7bc      	b.n	8003974 <_dtoa_r+0x5ac>
 80039fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80039fe:	4656      	mov	r6, sl
 8003a00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a04:	4620      	mov	r0, r4
 8003a06:	4629      	mov	r1, r5
 8003a08:	f7fc ff48 	bl	800089c <__aeabi_ddiv>
 8003a0c:	f7fd f8cc 	bl	8000ba8 <__aeabi_d2iz>
 8003a10:	4680      	mov	r8, r0
 8003a12:	f7fc fdaf 	bl	8000574 <__aeabi_i2d>
 8003a16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a1a:	f7fc fe15 	bl	8000648 <__aeabi_dmul>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	460b      	mov	r3, r1
 8003a22:	4620      	mov	r0, r4
 8003a24:	4629      	mov	r1, r5
 8003a26:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003a2a:	f7fc fc55 	bl	80002d8 <__aeabi_dsub>
 8003a2e:	f806 4b01 	strb.w	r4, [r6], #1
 8003a32:	9d03      	ldr	r5, [sp, #12]
 8003a34:	eba6 040a 	sub.w	r4, r6, sl
 8003a38:	42a5      	cmp	r5, r4
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	d133      	bne.n	8003aa8 <_dtoa_r+0x6e0>
 8003a40:	f7fc fc4c 	bl	80002dc <__adddf3>
 8003a44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a48:	4604      	mov	r4, r0
 8003a4a:	460d      	mov	r5, r1
 8003a4c:	f7fd f88c 	bl	8000b68 <__aeabi_dcmpgt>
 8003a50:	b9c0      	cbnz	r0, 8003a84 <_dtoa_r+0x6bc>
 8003a52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003a56:	4620      	mov	r0, r4
 8003a58:	4629      	mov	r1, r5
 8003a5a:	f7fd f85d 	bl	8000b18 <__aeabi_dcmpeq>
 8003a5e:	b110      	cbz	r0, 8003a66 <_dtoa_r+0x69e>
 8003a60:	f018 0f01 	tst.w	r8, #1
 8003a64:	d10e      	bne.n	8003a84 <_dtoa_r+0x6bc>
 8003a66:	9902      	ldr	r1, [sp, #8]
 8003a68:	4648      	mov	r0, r9
 8003a6a:	f000 fcf5 	bl	8004458 <_Bfree>
 8003a6e:	2300      	movs	r3, #0
 8003a70:	7033      	strb	r3, [r6, #0]
 8003a72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003a74:	3701      	adds	r7, #1
 8003a76:	601f      	str	r7, [r3, #0]
 8003a78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f000 824b 	beq.w	8003f16 <_dtoa_r+0xb4e>
 8003a80:	601e      	str	r6, [r3, #0]
 8003a82:	e248      	b.n	8003f16 <_dtoa_r+0xb4e>
 8003a84:	46b8      	mov	r8, r7
 8003a86:	4633      	mov	r3, r6
 8003a88:	461e      	mov	r6, r3
 8003a8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003a8e:	2a39      	cmp	r2, #57	@ 0x39
 8003a90:	d106      	bne.n	8003aa0 <_dtoa_r+0x6d8>
 8003a92:	459a      	cmp	sl, r3
 8003a94:	d1f8      	bne.n	8003a88 <_dtoa_r+0x6c0>
 8003a96:	2230      	movs	r2, #48	@ 0x30
 8003a98:	f108 0801 	add.w	r8, r8, #1
 8003a9c:	f88a 2000 	strb.w	r2, [sl]
 8003aa0:	781a      	ldrb	r2, [r3, #0]
 8003aa2:	3201      	adds	r2, #1
 8003aa4:	701a      	strb	r2, [r3, #0]
 8003aa6:	e7a0      	b.n	80039ea <_dtoa_r+0x622>
 8003aa8:	4b6f      	ldr	r3, [pc, #444]	@ (8003c68 <_dtoa_r+0x8a0>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f7fc fdcc 	bl	8000648 <__aeabi_dmul>
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	4604      	mov	r4, r0
 8003ab6:	460d      	mov	r5, r1
 8003ab8:	f7fd f82e 	bl	8000b18 <__aeabi_dcmpeq>
 8003abc:	2800      	cmp	r0, #0
 8003abe:	d09f      	beq.n	8003a00 <_dtoa_r+0x638>
 8003ac0:	e7d1      	b.n	8003a66 <_dtoa_r+0x69e>
 8003ac2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003ac4:	2a00      	cmp	r2, #0
 8003ac6:	f000 80ea 	beq.w	8003c9e <_dtoa_r+0x8d6>
 8003aca:	9a07      	ldr	r2, [sp, #28]
 8003acc:	2a01      	cmp	r2, #1
 8003ace:	f300 80cd 	bgt.w	8003c6c <_dtoa_r+0x8a4>
 8003ad2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003ad4:	2a00      	cmp	r2, #0
 8003ad6:	f000 80c1 	beq.w	8003c5c <_dtoa_r+0x894>
 8003ada:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003ade:	9c08      	ldr	r4, [sp, #32]
 8003ae0:	9e00      	ldr	r6, [sp, #0]
 8003ae2:	9a00      	ldr	r2, [sp, #0]
 8003ae4:	441a      	add	r2, r3
 8003ae6:	9200      	str	r2, [sp, #0]
 8003ae8:	9a06      	ldr	r2, [sp, #24]
 8003aea:	2101      	movs	r1, #1
 8003aec:	441a      	add	r2, r3
 8003aee:	4648      	mov	r0, r9
 8003af0:	9206      	str	r2, [sp, #24]
 8003af2:	f000 fd65 	bl	80045c0 <__i2b>
 8003af6:	4605      	mov	r5, r0
 8003af8:	b166      	cbz	r6, 8003b14 <_dtoa_r+0x74c>
 8003afa:	9b06      	ldr	r3, [sp, #24]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	dd09      	ble.n	8003b14 <_dtoa_r+0x74c>
 8003b00:	42b3      	cmp	r3, r6
 8003b02:	9a00      	ldr	r2, [sp, #0]
 8003b04:	bfa8      	it	ge
 8003b06:	4633      	movge	r3, r6
 8003b08:	1ad2      	subs	r2, r2, r3
 8003b0a:	9200      	str	r2, [sp, #0]
 8003b0c:	9a06      	ldr	r2, [sp, #24]
 8003b0e:	1af6      	subs	r6, r6, r3
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	9306      	str	r3, [sp, #24]
 8003b14:	9b08      	ldr	r3, [sp, #32]
 8003b16:	b30b      	cbz	r3, 8003b5c <_dtoa_r+0x794>
 8003b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f000 80c6 	beq.w	8003cac <_dtoa_r+0x8e4>
 8003b20:	2c00      	cmp	r4, #0
 8003b22:	f000 80c0 	beq.w	8003ca6 <_dtoa_r+0x8de>
 8003b26:	4629      	mov	r1, r5
 8003b28:	4622      	mov	r2, r4
 8003b2a:	4648      	mov	r0, r9
 8003b2c:	f000 fe00 	bl	8004730 <__pow5mult>
 8003b30:	9a02      	ldr	r2, [sp, #8]
 8003b32:	4601      	mov	r1, r0
 8003b34:	4605      	mov	r5, r0
 8003b36:	4648      	mov	r0, r9
 8003b38:	f000 fd58 	bl	80045ec <__multiply>
 8003b3c:	9902      	ldr	r1, [sp, #8]
 8003b3e:	4680      	mov	r8, r0
 8003b40:	4648      	mov	r0, r9
 8003b42:	f000 fc89 	bl	8004458 <_Bfree>
 8003b46:	9b08      	ldr	r3, [sp, #32]
 8003b48:	1b1b      	subs	r3, r3, r4
 8003b4a:	9308      	str	r3, [sp, #32]
 8003b4c:	f000 80b1 	beq.w	8003cb2 <_dtoa_r+0x8ea>
 8003b50:	9a08      	ldr	r2, [sp, #32]
 8003b52:	4641      	mov	r1, r8
 8003b54:	4648      	mov	r0, r9
 8003b56:	f000 fdeb 	bl	8004730 <__pow5mult>
 8003b5a:	9002      	str	r0, [sp, #8]
 8003b5c:	2101      	movs	r1, #1
 8003b5e:	4648      	mov	r0, r9
 8003b60:	f000 fd2e 	bl	80045c0 <__i2b>
 8003b64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003b66:	4604      	mov	r4, r0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	f000 81d8 	beq.w	8003f1e <_dtoa_r+0xb56>
 8003b6e:	461a      	mov	r2, r3
 8003b70:	4601      	mov	r1, r0
 8003b72:	4648      	mov	r0, r9
 8003b74:	f000 fddc 	bl	8004730 <__pow5mult>
 8003b78:	9b07      	ldr	r3, [sp, #28]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	4604      	mov	r4, r0
 8003b7e:	f300 809f 	bgt.w	8003cc0 <_dtoa_r+0x8f8>
 8003b82:	9b04      	ldr	r3, [sp, #16]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f040 8097 	bne.w	8003cb8 <_dtoa_r+0x8f0>
 8003b8a:	9b05      	ldr	r3, [sp, #20]
 8003b8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f040 8093 	bne.w	8003cbc <_dtoa_r+0x8f4>
 8003b96:	9b05      	ldr	r3, [sp, #20]
 8003b98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b9c:	0d1b      	lsrs	r3, r3, #20
 8003b9e:	051b      	lsls	r3, r3, #20
 8003ba0:	b133      	cbz	r3, 8003bb0 <_dtoa_r+0x7e8>
 8003ba2:	9b00      	ldr	r3, [sp, #0]
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	9b06      	ldr	r3, [sp, #24]
 8003baa:	3301      	adds	r3, #1
 8003bac:	9306      	str	r3, [sp, #24]
 8003bae:	2301      	movs	r3, #1
 8003bb0:	9308      	str	r3, [sp, #32]
 8003bb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 81b8 	beq.w	8003f2a <_dtoa_r+0xb62>
 8003bba:	6923      	ldr	r3, [r4, #16]
 8003bbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003bc0:	6918      	ldr	r0, [r3, #16]
 8003bc2:	f000 fcb1 	bl	8004528 <__hi0bits>
 8003bc6:	f1c0 0020 	rsb	r0, r0, #32
 8003bca:	9b06      	ldr	r3, [sp, #24]
 8003bcc:	4418      	add	r0, r3
 8003bce:	f010 001f 	ands.w	r0, r0, #31
 8003bd2:	f000 8082 	beq.w	8003cda <_dtoa_r+0x912>
 8003bd6:	f1c0 0320 	rsb	r3, r0, #32
 8003bda:	2b04      	cmp	r3, #4
 8003bdc:	dd73      	ble.n	8003cc6 <_dtoa_r+0x8fe>
 8003bde:	9b00      	ldr	r3, [sp, #0]
 8003be0:	f1c0 001c 	rsb	r0, r0, #28
 8003be4:	4403      	add	r3, r0
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	9b06      	ldr	r3, [sp, #24]
 8003bea:	4403      	add	r3, r0
 8003bec:	4406      	add	r6, r0
 8003bee:	9306      	str	r3, [sp, #24]
 8003bf0:	9b00      	ldr	r3, [sp, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	dd05      	ble.n	8003c02 <_dtoa_r+0x83a>
 8003bf6:	9902      	ldr	r1, [sp, #8]
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	4648      	mov	r0, r9
 8003bfc:	f000 fdf2 	bl	80047e4 <__lshift>
 8003c00:	9002      	str	r0, [sp, #8]
 8003c02:	9b06      	ldr	r3, [sp, #24]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	dd05      	ble.n	8003c14 <_dtoa_r+0x84c>
 8003c08:	4621      	mov	r1, r4
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	4648      	mov	r0, r9
 8003c0e:	f000 fde9 	bl	80047e4 <__lshift>
 8003c12:	4604      	mov	r4, r0
 8003c14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d061      	beq.n	8003cde <_dtoa_r+0x916>
 8003c1a:	9802      	ldr	r0, [sp, #8]
 8003c1c:	4621      	mov	r1, r4
 8003c1e:	f000 fe4d 	bl	80048bc <__mcmp>
 8003c22:	2800      	cmp	r0, #0
 8003c24:	da5b      	bge.n	8003cde <_dtoa_r+0x916>
 8003c26:	2300      	movs	r3, #0
 8003c28:	9902      	ldr	r1, [sp, #8]
 8003c2a:	220a      	movs	r2, #10
 8003c2c:	4648      	mov	r0, r9
 8003c2e:	f000 fc35 	bl	800449c <__multadd>
 8003c32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c34:	9002      	str	r0, [sp, #8]
 8003c36:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	f000 8177 	beq.w	8003f2e <_dtoa_r+0xb66>
 8003c40:	4629      	mov	r1, r5
 8003c42:	2300      	movs	r3, #0
 8003c44:	220a      	movs	r2, #10
 8003c46:	4648      	mov	r0, r9
 8003c48:	f000 fc28 	bl	800449c <__multadd>
 8003c4c:	f1bb 0f00 	cmp.w	fp, #0
 8003c50:	4605      	mov	r5, r0
 8003c52:	dc6f      	bgt.n	8003d34 <_dtoa_r+0x96c>
 8003c54:	9b07      	ldr	r3, [sp, #28]
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	dc49      	bgt.n	8003cee <_dtoa_r+0x926>
 8003c5a:	e06b      	b.n	8003d34 <_dtoa_r+0x96c>
 8003c5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003c5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8003c62:	e73c      	b.n	8003ade <_dtoa_r+0x716>
 8003c64:	3fe00000 	.word	0x3fe00000
 8003c68:	40240000 	.word	0x40240000
 8003c6c:	9b03      	ldr	r3, [sp, #12]
 8003c6e:	1e5c      	subs	r4, r3, #1
 8003c70:	9b08      	ldr	r3, [sp, #32]
 8003c72:	42a3      	cmp	r3, r4
 8003c74:	db09      	blt.n	8003c8a <_dtoa_r+0x8c2>
 8003c76:	1b1c      	subs	r4, r3, r4
 8003c78:	9b03      	ldr	r3, [sp, #12]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f6bf af30 	bge.w	8003ae0 <_dtoa_r+0x718>
 8003c80:	9b00      	ldr	r3, [sp, #0]
 8003c82:	9a03      	ldr	r2, [sp, #12]
 8003c84:	1a9e      	subs	r6, r3, r2
 8003c86:	2300      	movs	r3, #0
 8003c88:	e72b      	b.n	8003ae2 <_dtoa_r+0x71a>
 8003c8a:	9b08      	ldr	r3, [sp, #32]
 8003c8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003c8e:	9408      	str	r4, [sp, #32]
 8003c90:	1ae3      	subs	r3, r4, r3
 8003c92:	441a      	add	r2, r3
 8003c94:	9e00      	ldr	r6, [sp, #0]
 8003c96:	9b03      	ldr	r3, [sp, #12]
 8003c98:	920d      	str	r2, [sp, #52]	@ 0x34
 8003c9a:	2400      	movs	r4, #0
 8003c9c:	e721      	b.n	8003ae2 <_dtoa_r+0x71a>
 8003c9e:	9c08      	ldr	r4, [sp, #32]
 8003ca0:	9e00      	ldr	r6, [sp, #0]
 8003ca2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8003ca4:	e728      	b.n	8003af8 <_dtoa_r+0x730>
 8003ca6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8003caa:	e751      	b.n	8003b50 <_dtoa_r+0x788>
 8003cac:	9a08      	ldr	r2, [sp, #32]
 8003cae:	9902      	ldr	r1, [sp, #8]
 8003cb0:	e750      	b.n	8003b54 <_dtoa_r+0x78c>
 8003cb2:	f8cd 8008 	str.w	r8, [sp, #8]
 8003cb6:	e751      	b.n	8003b5c <_dtoa_r+0x794>
 8003cb8:	2300      	movs	r3, #0
 8003cba:	e779      	b.n	8003bb0 <_dtoa_r+0x7e8>
 8003cbc:	9b04      	ldr	r3, [sp, #16]
 8003cbe:	e777      	b.n	8003bb0 <_dtoa_r+0x7e8>
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	9308      	str	r3, [sp, #32]
 8003cc4:	e779      	b.n	8003bba <_dtoa_r+0x7f2>
 8003cc6:	d093      	beq.n	8003bf0 <_dtoa_r+0x828>
 8003cc8:	9a00      	ldr	r2, [sp, #0]
 8003cca:	331c      	adds	r3, #28
 8003ccc:	441a      	add	r2, r3
 8003cce:	9200      	str	r2, [sp, #0]
 8003cd0:	9a06      	ldr	r2, [sp, #24]
 8003cd2:	441a      	add	r2, r3
 8003cd4:	441e      	add	r6, r3
 8003cd6:	9206      	str	r2, [sp, #24]
 8003cd8:	e78a      	b.n	8003bf0 <_dtoa_r+0x828>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	e7f4      	b.n	8003cc8 <_dtoa_r+0x900>
 8003cde:	9b03      	ldr	r3, [sp, #12]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	46b8      	mov	r8, r7
 8003ce4:	dc20      	bgt.n	8003d28 <_dtoa_r+0x960>
 8003ce6:	469b      	mov	fp, r3
 8003ce8:	9b07      	ldr	r3, [sp, #28]
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	dd1e      	ble.n	8003d2c <_dtoa_r+0x964>
 8003cee:	f1bb 0f00 	cmp.w	fp, #0
 8003cf2:	f47f adb1 	bne.w	8003858 <_dtoa_r+0x490>
 8003cf6:	4621      	mov	r1, r4
 8003cf8:	465b      	mov	r3, fp
 8003cfa:	2205      	movs	r2, #5
 8003cfc:	4648      	mov	r0, r9
 8003cfe:	f000 fbcd 	bl	800449c <__multadd>
 8003d02:	4601      	mov	r1, r0
 8003d04:	4604      	mov	r4, r0
 8003d06:	9802      	ldr	r0, [sp, #8]
 8003d08:	f000 fdd8 	bl	80048bc <__mcmp>
 8003d0c:	2800      	cmp	r0, #0
 8003d0e:	f77f ada3 	ble.w	8003858 <_dtoa_r+0x490>
 8003d12:	4656      	mov	r6, sl
 8003d14:	2331      	movs	r3, #49	@ 0x31
 8003d16:	f806 3b01 	strb.w	r3, [r6], #1
 8003d1a:	f108 0801 	add.w	r8, r8, #1
 8003d1e:	e59f      	b.n	8003860 <_dtoa_r+0x498>
 8003d20:	9c03      	ldr	r4, [sp, #12]
 8003d22:	46b8      	mov	r8, r7
 8003d24:	4625      	mov	r5, r4
 8003d26:	e7f4      	b.n	8003d12 <_dtoa_r+0x94a>
 8003d28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8003d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	f000 8101 	beq.w	8003f36 <_dtoa_r+0xb6e>
 8003d34:	2e00      	cmp	r6, #0
 8003d36:	dd05      	ble.n	8003d44 <_dtoa_r+0x97c>
 8003d38:	4629      	mov	r1, r5
 8003d3a:	4632      	mov	r2, r6
 8003d3c:	4648      	mov	r0, r9
 8003d3e:	f000 fd51 	bl	80047e4 <__lshift>
 8003d42:	4605      	mov	r5, r0
 8003d44:	9b08      	ldr	r3, [sp, #32]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d05c      	beq.n	8003e04 <_dtoa_r+0xa3c>
 8003d4a:	6869      	ldr	r1, [r5, #4]
 8003d4c:	4648      	mov	r0, r9
 8003d4e:	f000 fb43 	bl	80043d8 <_Balloc>
 8003d52:	4606      	mov	r6, r0
 8003d54:	b928      	cbnz	r0, 8003d62 <_dtoa_r+0x99a>
 8003d56:	4b82      	ldr	r3, [pc, #520]	@ (8003f60 <_dtoa_r+0xb98>)
 8003d58:	4602      	mov	r2, r0
 8003d5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8003d5e:	f7ff bb4a 	b.w	80033f6 <_dtoa_r+0x2e>
 8003d62:	692a      	ldr	r2, [r5, #16]
 8003d64:	3202      	adds	r2, #2
 8003d66:	0092      	lsls	r2, r2, #2
 8003d68:	f105 010c 	add.w	r1, r5, #12
 8003d6c:	300c      	adds	r0, #12
 8003d6e:	f7ff fa95 	bl	800329c <memcpy>
 8003d72:	2201      	movs	r2, #1
 8003d74:	4631      	mov	r1, r6
 8003d76:	4648      	mov	r0, r9
 8003d78:	f000 fd34 	bl	80047e4 <__lshift>
 8003d7c:	f10a 0301 	add.w	r3, sl, #1
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	eb0a 030b 	add.w	r3, sl, fp
 8003d86:	9308      	str	r3, [sp, #32]
 8003d88:	9b04      	ldr	r3, [sp, #16]
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	462f      	mov	r7, r5
 8003d90:	9306      	str	r3, [sp, #24]
 8003d92:	4605      	mov	r5, r0
 8003d94:	9b00      	ldr	r3, [sp, #0]
 8003d96:	9802      	ldr	r0, [sp, #8]
 8003d98:	4621      	mov	r1, r4
 8003d9a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8003d9e:	f7ff fa8b 	bl	80032b8 <quorem>
 8003da2:	4603      	mov	r3, r0
 8003da4:	3330      	adds	r3, #48	@ 0x30
 8003da6:	9003      	str	r0, [sp, #12]
 8003da8:	4639      	mov	r1, r7
 8003daa:	9802      	ldr	r0, [sp, #8]
 8003dac:	9309      	str	r3, [sp, #36]	@ 0x24
 8003dae:	f000 fd85 	bl	80048bc <__mcmp>
 8003db2:	462a      	mov	r2, r5
 8003db4:	9004      	str	r0, [sp, #16]
 8003db6:	4621      	mov	r1, r4
 8003db8:	4648      	mov	r0, r9
 8003dba:	f000 fd9b 	bl	80048f4 <__mdiff>
 8003dbe:	68c2      	ldr	r2, [r0, #12]
 8003dc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dc2:	4606      	mov	r6, r0
 8003dc4:	bb02      	cbnz	r2, 8003e08 <_dtoa_r+0xa40>
 8003dc6:	4601      	mov	r1, r0
 8003dc8:	9802      	ldr	r0, [sp, #8]
 8003dca:	f000 fd77 	bl	80048bc <__mcmp>
 8003dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	4631      	mov	r1, r6
 8003dd4:	4648      	mov	r0, r9
 8003dd6:	920c      	str	r2, [sp, #48]	@ 0x30
 8003dd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003dda:	f000 fb3d 	bl	8004458 <_Bfree>
 8003dde:	9b07      	ldr	r3, [sp, #28]
 8003de0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003de2:	9e00      	ldr	r6, [sp, #0]
 8003de4:	ea42 0103 	orr.w	r1, r2, r3
 8003de8:	9b06      	ldr	r3, [sp, #24]
 8003dea:	4319      	orrs	r1, r3
 8003dec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dee:	d10d      	bne.n	8003e0c <_dtoa_r+0xa44>
 8003df0:	2b39      	cmp	r3, #57	@ 0x39
 8003df2:	d027      	beq.n	8003e44 <_dtoa_r+0xa7c>
 8003df4:	9a04      	ldr	r2, [sp, #16]
 8003df6:	2a00      	cmp	r2, #0
 8003df8:	dd01      	ble.n	8003dfe <_dtoa_r+0xa36>
 8003dfa:	9b03      	ldr	r3, [sp, #12]
 8003dfc:	3331      	adds	r3, #49	@ 0x31
 8003dfe:	f88b 3000 	strb.w	r3, [fp]
 8003e02:	e52e      	b.n	8003862 <_dtoa_r+0x49a>
 8003e04:	4628      	mov	r0, r5
 8003e06:	e7b9      	b.n	8003d7c <_dtoa_r+0x9b4>
 8003e08:	2201      	movs	r2, #1
 8003e0a:	e7e2      	b.n	8003dd2 <_dtoa_r+0xa0a>
 8003e0c:	9904      	ldr	r1, [sp, #16]
 8003e0e:	2900      	cmp	r1, #0
 8003e10:	db04      	blt.n	8003e1c <_dtoa_r+0xa54>
 8003e12:	9807      	ldr	r0, [sp, #28]
 8003e14:	4301      	orrs	r1, r0
 8003e16:	9806      	ldr	r0, [sp, #24]
 8003e18:	4301      	orrs	r1, r0
 8003e1a:	d120      	bne.n	8003e5e <_dtoa_r+0xa96>
 8003e1c:	2a00      	cmp	r2, #0
 8003e1e:	ddee      	ble.n	8003dfe <_dtoa_r+0xa36>
 8003e20:	9902      	ldr	r1, [sp, #8]
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	2201      	movs	r2, #1
 8003e26:	4648      	mov	r0, r9
 8003e28:	f000 fcdc 	bl	80047e4 <__lshift>
 8003e2c:	4621      	mov	r1, r4
 8003e2e:	9002      	str	r0, [sp, #8]
 8003e30:	f000 fd44 	bl	80048bc <__mcmp>
 8003e34:	2800      	cmp	r0, #0
 8003e36:	9b00      	ldr	r3, [sp, #0]
 8003e38:	dc02      	bgt.n	8003e40 <_dtoa_r+0xa78>
 8003e3a:	d1e0      	bne.n	8003dfe <_dtoa_r+0xa36>
 8003e3c:	07da      	lsls	r2, r3, #31
 8003e3e:	d5de      	bpl.n	8003dfe <_dtoa_r+0xa36>
 8003e40:	2b39      	cmp	r3, #57	@ 0x39
 8003e42:	d1da      	bne.n	8003dfa <_dtoa_r+0xa32>
 8003e44:	2339      	movs	r3, #57	@ 0x39
 8003e46:	f88b 3000 	strb.w	r3, [fp]
 8003e4a:	4633      	mov	r3, r6
 8003e4c:	461e      	mov	r6, r3
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003e54:	2a39      	cmp	r2, #57	@ 0x39
 8003e56:	d04e      	beq.n	8003ef6 <_dtoa_r+0xb2e>
 8003e58:	3201      	adds	r2, #1
 8003e5a:	701a      	strb	r2, [r3, #0]
 8003e5c:	e501      	b.n	8003862 <_dtoa_r+0x49a>
 8003e5e:	2a00      	cmp	r2, #0
 8003e60:	dd03      	ble.n	8003e6a <_dtoa_r+0xaa2>
 8003e62:	2b39      	cmp	r3, #57	@ 0x39
 8003e64:	d0ee      	beq.n	8003e44 <_dtoa_r+0xa7c>
 8003e66:	3301      	adds	r3, #1
 8003e68:	e7c9      	b.n	8003dfe <_dtoa_r+0xa36>
 8003e6a:	9a00      	ldr	r2, [sp, #0]
 8003e6c:	9908      	ldr	r1, [sp, #32]
 8003e6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003e72:	428a      	cmp	r2, r1
 8003e74:	d028      	beq.n	8003ec8 <_dtoa_r+0xb00>
 8003e76:	9902      	ldr	r1, [sp, #8]
 8003e78:	2300      	movs	r3, #0
 8003e7a:	220a      	movs	r2, #10
 8003e7c:	4648      	mov	r0, r9
 8003e7e:	f000 fb0d 	bl	800449c <__multadd>
 8003e82:	42af      	cmp	r7, r5
 8003e84:	9002      	str	r0, [sp, #8]
 8003e86:	f04f 0300 	mov.w	r3, #0
 8003e8a:	f04f 020a 	mov.w	r2, #10
 8003e8e:	4639      	mov	r1, r7
 8003e90:	4648      	mov	r0, r9
 8003e92:	d107      	bne.n	8003ea4 <_dtoa_r+0xadc>
 8003e94:	f000 fb02 	bl	800449c <__multadd>
 8003e98:	4607      	mov	r7, r0
 8003e9a:	4605      	mov	r5, r0
 8003e9c:	9b00      	ldr	r3, [sp, #0]
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	e777      	b.n	8003d94 <_dtoa_r+0x9cc>
 8003ea4:	f000 fafa 	bl	800449c <__multadd>
 8003ea8:	4629      	mov	r1, r5
 8003eaa:	4607      	mov	r7, r0
 8003eac:	2300      	movs	r3, #0
 8003eae:	220a      	movs	r2, #10
 8003eb0:	4648      	mov	r0, r9
 8003eb2:	f000 faf3 	bl	800449c <__multadd>
 8003eb6:	4605      	mov	r5, r0
 8003eb8:	e7f0      	b.n	8003e9c <_dtoa_r+0xad4>
 8003eba:	f1bb 0f00 	cmp.w	fp, #0
 8003ebe:	bfcc      	ite	gt
 8003ec0:	465e      	movgt	r6, fp
 8003ec2:	2601      	movle	r6, #1
 8003ec4:	4456      	add	r6, sl
 8003ec6:	2700      	movs	r7, #0
 8003ec8:	9902      	ldr	r1, [sp, #8]
 8003eca:	9300      	str	r3, [sp, #0]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	4648      	mov	r0, r9
 8003ed0:	f000 fc88 	bl	80047e4 <__lshift>
 8003ed4:	4621      	mov	r1, r4
 8003ed6:	9002      	str	r0, [sp, #8]
 8003ed8:	f000 fcf0 	bl	80048bc <__mcmp>
 8003edc:	2800      	cmp	r0, #0
 8003ede:	dcb4      	bgt.n	8003e4a <_dtoa_r+0xa82>
 8003ee0:	d102      	bne.n	8003ee8 <_dtoa_r+0xb20>
 8003ee2:	9b00      	ldr	r3, [sp, #0]
 8003ee4:	07db      	lsls	r3, r3, #31
 8003ee6:	d4b0      	bmi.n	8003e4a <_dtoa_r+0xa82>
 8003ee8:	4633      	mov	r3, r6
 8003eea:	461e      	mov	r6, r3
 8003eec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003ef0:	2a30      	cmp	r2, #48	@ 0x30
 8003ef2:	d0fa      	beq.n	8003eea <_dtoa_r+0xb22>
 8003ef4:	e4b5      	b.n	8003862 <_dtoa_r+0x49a>
 8003ef6:	459a      	cmp	sl, r3
 8003ef8:	d1a8      	bne.n	8003e4c <_dtoa_r+0xa84>
 8003efa:	2331      	movs	r3, #49	@ 0x31
 8003efc:	f108 0801 	add.w	r8, r8, #1
 8003f00:	f88a 3000 	strb.w	r3, [sl]
 8003f04:	e4ad      	b.n	8003862 <_dtoa_r+0x49a>
 8003f06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003f08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8003f64 <_dtoa_r+0xb9c>
 8003f0c:	b11b      	cbz	r3, 8003f16 <_dtoa_r+0xb4e>
 8003f0e:	f10a 0308 	add.w	r3, sl, #8
 8003f12:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	4650      	mov	r0, sl
 8003f18:	b017      	add	sp, #92	@ 0x5c
 8003f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f1e:	9b07      	ldr	r3, [sp, #28]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	f77f ae2e 	ble.w	8003b82 <_dtoa_r+0x7ba>
 8003f26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003f28:	9308      	str	r3, [sp, #32]
 8003f2a:	2001      	movs	r0, #1
 8003f2c:	e64d      	b.n	8003bca <_dtoa_r+0x802>
 8003f2e:	f1bb 0f00 	cmp.w	fp, #0
 8003f32:	f77f aed9 	ble.w	8003ce8 <_dtoa_r+0x920>
 8003f36:	4656      	mov	r6, sl
 8003f38:	9802      	ldr	r0, [sp, #8]
 8003f3a:	4621      	mov	r1, r4
 8003f3c:	f7ff f9bc 	bl	80032b8 <quorem>
 8003f40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8003f44:	f806 3b01 	strb.w	r3, [r6], #1
 8003f48:	eba6 020a 	sub.w	r2, r6, sl
 8003f4c:	4593      	cmp	fp, r2
 8003f4e:	ddb4      	ble.n	8003eba <_dtoa_r+0xaf2>
 8003f50:	9902      	ldr	r1, [sp, #8]
 8003f52:	2300      	movs	r3, #0
 8003f54:	220a      	movs	r2, #10
 8003f56:	4648      	mov	r0, r9
 8003f58:	f000 faa0 	bl	800449c <__multadd>
 8003f5c:	9002      	str	r0, [sp, #8]
 8003f5e:	e7eb      	b.n	8003f38 <_dtoa_r+0xb70>
 8003f60:	08005020 	.word	0x08005020
 8003f64:	08004fa4 	.word	0x08004fa4

08003f68 <_free_r>:
 8003f68:	b538      	push	{r3, r4, r5, lr}
 8003f6a:	4605      	mov	r5, r0
 8003f6c:	2900      	cmp	r1, #0
 8003f6e:	d041      	beq.n	8003ff4 <_free_r+0x8c>
 8003f70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f74:	1f0c      	subs	r4, r1, #4
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	bfb8      	it	lt
 8003f7a:	18e4      	addlt	r4, r4, r3
 8003f7c:	f7ff f876 	bl	800306c <__malloc_lock>
 8003f80:	4a1d      	ldr	r2, [pc, #116]	@ (8003ff8 <_free_r+0x90>)
 8003f82:	6813      	ldr	r3, [r2, #0]
 8003f84:	b933      	cbnz	r3, 8003f94 <_free_r+0x2c>
 8003f86:	6063      	str	r3, [r4, #4]
 8003f88:	6014      	str	r4, [r2, #0]
 8003f8a:	4628      	mov	r0, r5
 8003f8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f90:	f7ff b872 	b.w	8003078 <__malloc_unlock>
 8003f94:	42a3      	cmp	r3, r4
 8003f96:	d908      	bls.n	8003faa <_free_r+0x42>
 8003f98:	6820      	ldr	r0, [r4, #0]
 8003f9a:	1821      	adds	r1, r4, r0
 8003f9c:	428b      	cmp	r3, r1
 8003f9e:	bf01      	itttt	eq
 8003fa0:	6819      	ldreq	r1, [r3, #0]
 8003fa2:	685b      	ldreq	r3, [r3, #4]
 8003fa4:	1809      	addeq	r1, r1, r0
 8003fa6:	6021      	streq	r1, [r4, #0]
 8003fa8:	e7ed      	b.n	8003f86 <_free_r+0x1e>
 8003faa:	461a      	mov	r2, r3
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	b10b      	cbz	r3, 8003fb4 <_free_r+0x4c>
 8003fb0:	42a3      	cmp	r3, r4
 8003fb2:	d9fa      	bls.n	8003faa <_free_r+0x42>
 8003fb4:	6811      	ldr	r1, [r2, #0]
 8003fb6:	1850      	adds	r0, r2, r1
 8003fb8:	42a0      	cmp	r0, r4
 8003fba:	d10b      	bne.n	8003fd4 <_free_r+0x6c>
 8003fbc:	6820      	ldr	r0, [r4, #0]
 8003fbe:	4401      	add	r1, r0
 8003fc0:	1850      	adds	r0, r2, r1
 8003fc2:	4283      	cmp	r3, r0
 8003fc4:	6011      	str	r1, [r2, #0]
 8003fc6:	d1e0      	bne.n	8003f8a <_free_r+0x22>
 8003fc8:	6818      	ldr	r0, [r3, #0]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	6053      	str	r3, [r2, #4]
 8003fce:	4408      	add	r0, r1
 8003fd0:	6010      	str	r0, [r2, #0]
 8003fd2:	e7da      	b.n	8003f8a <_free_r+0x22>
 8003fd4:	d902      	bls.n	8003fdc <_free_r+0x74>
 8003fd6:	230c      	movs	r3, #12
 8003fd8:	602b      	str	r3, [r5, #0]
 8003fda:	e7d6      	b.n	8003f8a <_free_r+0x22>
 8003fdc:	6820      	ldr	r0, [r4, #0]
 8003fde:	1821      	adds	r1, r4, r0
 8003fe0:	428b      	cmp	r3, r1
 8003fe2:	bf04      	itt	eq
 8003fe4:	6819      	ldreq	r1, [r3, #0]
 8003fe6:	685b      	ldreq	r3, [r3, #4]
 8003fe8:	6063      	str	r3, [r4, #4]
 8003fea:	bf04      	itt	eq
 8003fec:	1809      	addeq	r1, r1, r0
 8003fee:	6021      	streq	r1, [r4, #0]
 8003ff0:	6054      	str	r4, [r2, #4]
 8003ff2:	e7ca      	b.n	8003f8a <_free_r+0x22>
 8003ff4:	bd38      	pop	{r3, r4, r5, pc}
 8003ff6:	bf00      	nop
 8003ff8:	200002c8 	.word	0x200002c8

08003ffc <__sfputc_r>:
 8003ffc:	6893      	ldr	r3, [r2, #8]
 8003ffe:	3b01      	subs	r3, #1
 8004000:	2b00      	cmp	r3, #0
 8004002:	b410      	push	{r4}
 8004004:	6093      	str	r3, [r2, #8]
 8004006:	da08      	bge.n	800401a <__sfputc_r+0x1e>
 8004008:	6994      	ldr	r4, [r2, #24]
 800400a:	42a3      	cmp	r3, r4
 800400c:	db01      	blt.n	8004012 <__sfputc_r+0x16>
 800400e:	290a      	cmp	r1, #10
 8004010:	d103      	bne.n	800401a <__sfputc_r+0x1e>
 8004012:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004016:	f000 bd9c 	b.w	8004b52 <__swbuf_r>
 800401a:	6813      	ldr	r3, [r2, #0]
 800401c:	1c58      	adds	r0, r3, #1
 800401e:	6010      	str	r0, [r2, #0]
 8004020:	7019      	strb	r1, [r3, #0]
 8004022:	4608      	mov	r0, r1
 8004024:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004028:	4770      	bx	lr

0800402a <__sfputs_r>:
 800402a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800402c:	4606      	mov	r6, r0
 800402e:	460f      	mov	r7, r1
 8004030:	4614      	mov	r4, r2
 8004032:	18d5      	adds	r5, r2, r3
 8004034:	42ac      	cmp	r4, r5
 8004036:	d101      	bne.n	800403c <__sfputs_r+0x12>
 8004038:	2000      	movs	r0, #0
 800403a:	e007      	b.n	800404c <__sfputs_r+0x22>
 800403c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004040:	463a      	mov	r2, r7
 8004042:	4630      	mov	r0, r6
 8004044:	f7ff ffda 	bl	8003ffc <__sfputc_r>
 8004048:	1c43      	adds	r3, r0, #1
 800404a:	d1f3      	bne.n	8004034 <__sfputs_r+0xa>
 800404c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004050 <_vfiprintf_r>:
 8004050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004054:	460d      	mov	r5, r1
 8004056:	b09d      	sub	sp, #116	@ 0x74
 8004058:	4614      	mov	r4, r2
 800405a:	4698      	mov	r8, r3
 800405c:	4606      	mov	r6, r0
 800405e:	b118      	cbz	r0, 8004068 <_vfiprintf_r+0x18>
 8004060:	6a03      	ldr	r3, [r0, #32]
 8004062:	b90b      	cbnz	r3, 8004068 <_vfiprintf_r+0x18>
 8004064:	f7ff f89a 	bl	800319c <__sinit>
 8004068:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800406a:	07d9      	lsls	r1, r3, #31
 800406c:	d405      	bmi.n	800407a <_vfiprintf_r+0x2a>
 800406e:	89ab      	ldrh	r3, [r5, #12]
 8004070:	059a      	lsls	r2, r3, #22
 8004072:	d402      	bmi.n	800407a <_vfiprintf_r+0x2a>
 8004074:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004076:	f7ff f90a 	bl	800328e <__retarget_lock_acquire_recursive>
 800407a:	89ab      	ldrh	r3, [r5, #12]
 800407c:	071b      	lsls	r3, r3, #28
 800407e:	d501      	bpl.n	8004084 <_vfiprintf_r+0x34>
 8004080:	692b      	ldr	r3, [r5, #16]
 8004082:	b99b      	cbnz	r3, 80040ac <_vfiprintf_r+0x5c>
 8004084:	4629      	mov	r1, r5
 8004086:	4630      	mov	r0, r6
 8004088:	f000 fda2 	bl	8004bd0 <__swsetup_r>
 800408c:	b170      	cbz	r0, 80040ac <_vfiprintf_r+0x5c>
 800408e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004090:	07dc      	lsls	r4, r3, #31
 8004092:	d504      	bpl.n	800409e <_vfiprintf_r+0x4e>
 8004094:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004098:	b01d      	add	sp, #116	@ 0x74
 800409a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800409e:	89ab      	ldrh	r3, [r5, #12]
 80040a0:	0598      	lsls	r0, r3, #22
 80040a2:	d4f7      	bmi.n	8004094 <_vfiprintf_r+0x44>
 80040a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80040a6:	f7ff f8f3 	bl	8003290 <__retarget_lock_release_recursive>
 80040aa:	e7f3      	b.n	8004094 <_vfiprintf_r+0x44>
 80040ac:	2300      	movs	r3, #0
 80040ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80040b0:	2320      	movs	r3, #32
 80040b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80040b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80040ba:	2330      	movs	r3, #48	@ 0x30
 80040bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800426c <_vfiprintf_r+0x21c>
 80040c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80040c4:	f04f 0901 	mov.w	r9, #1
 80040c8:	4623      	mov	r3, r4
 80040ca:	469a      	mov	sl, r3
 80040cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040d0:	b10a      	cbz	r2, 80040d6 <_vfiprintf_r+0x86>
 80040d2:	2a25      	cmp	r2, #37	@ 0x25
 80040d4:	d1f9      	bne.n	80040ca <_vfiprintf_r+0x7a>
 80040d6:	ebba 0b04 	subs.w	fp, sl, r4
 80040da:	d00b      	beq.n	80040f4 <_vfiprintf_r+0xa4>
 80040dc:	465b      	mov	r3, fp
 80040de:	4622      	mov	r2, r4
 80040e0:	4629      	mov	r1, r5
 80040e2:	4630      	mov	r0, r6
 80040e4:	f7ff ffa1 	bl	800402a <__sfputs_r>
 80040e8:	3001      	adds	r0, #1
 80040ea:	f000 80a7 	beq.w	800423c <_vfiprintf_r+0x1ec>
 80040ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80040f0:	445a      	add	r2, fp
 80040f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80040f4:	f89a 3000 	ldrb.w	r3, [sl]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f000 809f 	beq.w	800423c <_vfiprintf_r+0x1ec>
 80040fe:	2300      	movs	r3, #0
 8004100:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004104:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004108:	f10a 0a01 	add.w	sl, sl, #1
 800410c:	9304      	str	r3, [sp, #16]
 800410e:	9307      	str	r3, [sp, #28]
 8004110:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004114:	931a      	str	r3, [sp, #104]	@ 0x68
 8004116:	4654      	mov	r4, sl
 8004118:	2205      	movs	r2, #5
 800411a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800411e:	4853      	ldr	r0, [pc, #332]	@ (800426c <_vfiprintf_r+0x21c>)
 8004120:	f7fc f87e 	bl	8000220 <memchr>
 8004124:	9a04      	ldr	r2, [sp, #16]
 8004126:	b9d8      	cbnz	r0, 8004160 <_vfiprintf_r+0x110>
 8004128:	06d1      	lsls	r1, r2, #27
 800412a:	bf44      	itt	mi
 800412c:	2320      	movmi	r3, #32
 800412e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004132:	0713      	lsls	r3, r2, #28
 8004134:	bf44      	itt	mi
 8004136:	232b      	movmi	r3, #43	@ 0x2b
 8004138:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800413c:	f89a 3000 	ldrb.w	r3, [sl]
 8004140:	2b2a      	cmp	r3, #42	@ 0x2a
 8004142:	d015      	beq.n	8004170 <_vfiprintf_r+0x120>
 8004144:	9a07      	ldr	r2, [sp, #28]
 8004146:	4654      	mov	r4, sl
 8004148:	2000      	movs	r0, #0
 800414a:	f04f 0c0a 	mov.w	ip, #10
 800414e:	4621      	mov	r1, r4
 8004150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004154:	3b30      	subs	r3, #48	@ 0x30
 8004156:	2b09      	cmp	r3, #9
 8004158:	d94b      	bls.n	80041f2 <_vfiprintf_r+0x1a2>
 800415a:	b1b0      	cbz	r0, 800418a <_vfiprintf_r+0x13a>
 800415c:	9207      	str	r2, [sp, #28]
 800415e:	e014      	b.n	800418a <_vfiprintf_r+0x13a>
 8004160:	eba0 0308 	sub.w	r3, r0, r8
 8004164:	fa09 f303 	lsl.w	r3, r9, r3
 8004168:	4313      	orrs	r3, r2
 800416a:	9304      	str	r3, [sp, #16]
 800416c:	46a2      	mov	sl, r4
 800416e:	e7d2      	b.n	8004116 <_vfiprintf_r+0xc6>
 8004170:	9b03      	ldr	r3, [sp, #12]
 8004172:	1d19      	adds	r1, r3, #4
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	9103      	str	r1, [sp, #12]
 8004178:	2b00      	cmp	r3, #0
 800417a:	bfbb      	ittet	lt
 800417c:	425b      	neglt	r3, r3
 800417e:	f042 0202 	orrlt.w	r2, r2, #2
 8004182:	9307      	strge	r3, [sp, #28]
 8004184:	9307      	strlt	r3, [sp, #28]
 8004186:	bfb8      	it	lt
 8004188:	9204      	strlt	r2, [sp, #16]
 800418a:	7823      	ldrb	r3, [r4, #0]
 800418c:	2b2e      	cmp	r3, #46	@ 0x2e
 800418e:	d10a      	bne.n	80041a6 <_vfiprintf_r+0x156>
 8004190:	7863      	ldrb	r3, [r4, #1]
 8004192:	2b2a      	cmp	r3, #42	@ 0x2a
 8004194:	d132      	bne.n	80041fc <_vfiprintf_r+0x1ac>
 8004196:	9b03      	ldr	r3, [sp, #12]
 8004198:	1d1a      	adds	r2, r3, #4
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	9203      	str	r2, [sp, #12]
 800419e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80041a2:	3402      	adds	r4, #2
 80041a4:	9305      	str	r3, [sp, #20]
 80041a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800427c <_vfiprintf_r+0x22c>
 80041aa:	7821      	ldrb	r1, [r4, #0]
 80041ac:	2203      	movs	r2, #3
 80041ae:	4650      	mov	r0, sl
 80041b0:	f7fc f836 	bl	8000220 <memchr>
 80041b4:	b138      	cbz	r0, 80041c6 <_vfiprintf_r+0x176>
 80041b6:	9b04      	ldr	r3, [sp, #16]
 80041b8:	eba0 000a 	sub.w	r0, r0, sl
 80041bc:	2240      	movs	r2, #64	@ 0x40
 80041be:	4082      	lsls	r2, r0
 80041c0:	4313      	orrs	r3, r2
 80041c2:	3401      	adds	r4, #1
 80041c4:	9304      	str	r3, [sp, #16]
 80041c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041ca:	4829      	ldr	r0, [pc, #164]	@ (8004270 <_vfiprintf_r+0x220>)
 80041cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80041d0:	2206      	movs	r2, #6
 80041d2:	f7fc f825 	bl	8000220 <memchr>
 80041d6:	2800      	cmp	r0, #0
 80041d8:	d03f      	beq.n	800425a <_vfiprintf_r+0x20a>
 80041da:	4b26      	ldr	r3, [pc, #152]	@ (8004274 <_vfiprintf_r+0x224>)
 80041dc:	bb1b      	cbnz	r3, 8004226 <_vfiprintf_r+0x1d6>
 80041de:	9b03      	ldr	r3, [sp, #12]
 80041e0:	3307      	adds	r3, #7
 80041e2:	f023 0307 	bic.w	r3, r3, #7
 80041e6:	3308      	adds	r3, #8
 80041e8:	9303      	str	r3, [sp, #12]
 80041ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041ec:	443b      	add	r3, r7
 80041ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80041f0:	e76a      	b.n	80040c8 <_vfiprintf_r+0x78>
 80041f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80041f6:	460c      	mov	r4, r1
 80041f8:	2001      	movs	r0, #1
 80041fa:	e7a8      	b.n	800414e <_vfiprintf_r+0xfe>
 80041fc:	2300      	movs	r3, #0
 80041fe:	3401      	adds	r4, #1
 8004200:	9305      	str	r3, [sp, #20]
 8004202:	4619      	mov	r1, r3
 8004204:	f04f 0c0a 	mov.w	ip, #10
 8004208:	4620      	mov	r0, r4
 800420a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800420e:	3a30      	subs	r2, #48	@ 0x30
 8004210:	2a09      	cmp	r2, #9
 8004212:	d903      	bls.n	800421c <_vfiprintf_r+0x1cc>
 8004214:	2b00      	cmp	r3, #0
 8004216:	d0c6      	beq.n	80041a6 <_vfiprintf_r+0x156>
 8004218:	9105      	str	r1, [sp, #20]
 800421a:	e7c4      	b.n	80041a6 <_vfiprintf_r+0x156>
 800421c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004220:	4604      	mov	r4, r0
 8004222:	2301      	movs	r3, #1
 8004224:	e7f0      	b.n	8004208 <_vfiprintf_r+0x1b8>
 8004226:	ab03      	add	r3, sp, #12
 8004228:	9300      	str	r3, [sp, #0]
 800422a:	462a      	mov	r2, r5
 800422c:	4b12      	ldr	r3, [pc, #72]	@ (8004278 <_vfiprintf_r+0x228>)
 800422e:	a904      	add	r1, sp, #16
 8004230:	4630      	mov	r0, r6
 8004232:	f7fe fabb 	bl	80027ac <_printf_float>
 8004236:	4607      	mov	r7, r0
 8004238:	1c78      	adds	r0, r7, #1
 800423a:	d1d6      	bne.n	80041ea <_vfiprintf_r+0x19a>
 800423c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800423e:	07d9      	lsls	r1, r3, #31
 8004240:	d405      	bmi.n	800424e <_vfiprintf_r+0x1fe>
 8004242:	89ab      	ldrh	r3, [r5, #12]
 8004244:	059a      	lsls	r2, r3, #22
 8004246:	d402      	bmi.n	800424e <_vfiprintf_r+0x1fe>
 8004248:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800424a:	f7ff f821 	bl	8003290 <__retarget_lock_release_recursive>
 800424e:	89ab      	ldrh	r3, [r5, #12]
 8004250:	065b      	lsls	r3, r3, #25
 8004252:	f53f af1f 	bmi.w	8004094 <_vfiprintf_r+0x44>
 8004256:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004258:	e71e      	b.n	8004098 <_vfiprintf_r+0x48>
 800425a:	ab03      	add	r3, sp, #12
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	462a      	mov	r2, r5
 8004260:	4b05      	ldr	r3, [pc, #20]	@ (8004278 <_vfiprintf_r+0x228>)
 8004262:	a904      	add	r1, sp, #16
 8004264:	4630      	mov	r0, r6
 8004266:	f7fe fde3 	bl	8002e30 <_printf_i>
 800426a:	e7e4      	b.n	8004236 <_vfiprintf_r+0x1e6>
 800426c:	08005031 	.word	0x08005031
 8004270:	0800503b 	.word	0x0800503b
 8004274:	080027ad 	.word	0x080027ad
 8004278:	0800402b 	.word	0x0800402b
 800427c:	08005037 	.word	0x08005037

08004280 <__sflush_r>:
 8004280:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004288:	0716      	lsls	r6, r2, #28
 800428a:	4605      	mov	r5, r0
 800428c:	460c      	mov	r4, r1
 800428e:	d454      	bmi.n	800433a <__sflush_r+0xba>
 8004290:	684b      	ldr	r3, [r1, #4]
 8004292:	2b00      	cmp	r3, #0
 8004294:	dc02      	bgt.n	800429c <__sflush_r+0x1c>
 8004296:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004298:	2b00      	cmp	r3, #0
 800429a:	dd48      	ble.n	800432e <__sflush_r+0xae>
 800429c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800429e:	2e00      	cmp	r6, #0
 80042a0:	d045      	beq.n	800432e <__sflush_r+0xae>
 80042a2:	2300      	movs	r3, #0
 80042a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80042a8:	682f      	ldr	r7, [r5, #0]
 80042aa:	6a21      	ldr	r1, [r4, #32]
 80042ac:	602b      	str	r3, [r5, #0]
 80042ae:	d030      	beq.n	8004312 <__sflush_r+0x92>
 80042b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80042b2:	89a3      	ldrh	r3, [r4, #12]
 80042b4:	0759      	lsls	r1, r3, #29
 80042b6:	d505      	bpl.n	80042c4 <__sflush_r+0x44>
 80042b8:	6863      	ldr	r3, [r4, #4]
 80042ba:	1ad2      	subs	r2, r2, r3
 80042bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80042be:	b10b      	cbz	r3, 80042c4 <__sflush_r+0x44>
 80042c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80042c2:	1ad2      	subs	r2, r2, r3
 80042c4:	2300      	movs	r3, #0
 80042c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80042c8:	6a21      	ldr	r1, [r4, #32]
 80042ca:	4628      	mov	r0, r5
 80042cc:	47b0      	blx	r6
 80042ce:	1c43      	adds	r3, r0, #1
 80042d0:	89a3      	ldrh	r3, [r4, #12]
 80042d2:	d106      	bne.n	80042e2 <__sflush_r+0x62>
 80042d4:	6829      	ldr	r1, [r5, #0]
 80042d6:	291d      	cmp	r1, #29
 80042d8:	d82b      	bhi.n	8004332 <__sflush_r+0xb2>
 80042da:	4a2a      	ldr	r2, [pc, #168]	@ (8004384 <__sflush_r+0x104>)
 80042dc:	40ca      	lsrs	r2, r1
 80042de:	07d6      	lsls	r6, r2, #31
 80042e0:	d527      	bpl.n	8004332 <__sflush_r+0xb2>
 80042e2:	2200      	movs	r2, #0
 80042e4:	6062      	str	r2, [r4, #4]
 80042e6:	04d9      	lsls	r1, r3, #19
 80042e8:	6922      	ldr	r2, [r4, #16]
 80042ea:	6022      	str	r2, [r4, #0]
 80042ec:	d504      	bpl.n	80042f8 <__sflush_r+0x78>
 80042ee:	1c42      	adds	r2, r0, #1
 80042f0:	d101      	bne.n	80042f6 <__sflush_r+0x76>
 80042f2:	682b      	ldr	r3, [r5, #0]
 80042f4:	b903      	cbnz	r3, 80042f8 <__sflush_r+0x78>
 80042f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80042f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80042fa:	602f      	str	r7, [r5, #0]
 80042fc:	b1b9      	cbz	r1, 800432e <__sflush_r+0xae>
 80042fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004302:	4299      	cmp	r1, r3
 8004304:	d002      	beq.n	800430c <__sflush_r+0x8c>
 8004306:	4628      	mov	r0, r5
 8004308:	f7ff fe2e 	bl	8003f68 <_free_r>
 800430c:	2300      	movs	r3, #0
 800430e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004310:	e00d      	b.n	800432e <__sflush_r+0xae>
 8004312:	2301      	movs	r3, #1
 8004314:	4628      	mov	r0, r5
 8004316:	47b0      	blx	r6
 8004318:	4602      	mov	r2, r0
 800431a:	1c50      	adds	r0, r2, #1
 800431c:	d1c9      	bne.n	80042b2 <__sflush_r+0x32>
 800431e:	682b      	ldr	r3, [r5, #0]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d0c6      	beq.n	80042b2 <__sflush_r+0x32>
 8004324:	2b1d      	cmp	r3, #29
 8004326:	d001      	beq.n	800432c <__sflush_r+0xac>
 8004328:	2b16      	cmp	r3, #22
 800432a:	d11e      	bne.n	800436a <__sflush_r+0xea>
 800432c:	602f      	str	r7, [r5, #0]
 800432e:	2000      	movs	r0, #0
 8004330:	e022      	b.n	8004378 <__sflush_r+0xf8>
 8004332:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004336:	b21b      	sxth	r3, r3
 8004338:	e01b      	b.n	8004372 <__sflush_r+0xf2>
 800433a:	690f      	ldr	r7, [r1, #16]
 800433c:	2f00      	cmp	r7, #0
 800433e:	d0f6      	beq.n	800432e <__sflush_r+0xae>
 8004340:	0793      	lsls	r3, r2, #30
 8004342:	680e      	ldr	r6, [r1, #0]
 8004344:	bf08      	it	eq
 8004346:	694b      	ldreq	r3, [r1, #20]
 8004348:	600f      	str	r7, [r1, #0]
 800434a:	bf18      	it	ne
 800434c:	2300      	movne	r3, #0
 800434e:	eba6 0807 	sub.w	r8, r6, r7
 8004352:	608b      	str	r3, [r1, #8]
 8004354:	f1b8 0f00 	cmp.w	r8, #0
 8004358:	dde9      	ble.n	800432e <__sflush_r+0xae>
 800435a:	6a21      	ldr	r1, [r4, #32]
 800435c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800435e:	4643      	mov	r3, r8
 8004360:	463a      	mov	r2, r7
 8004362:	4628      	mov	r0, r5
 8004364:	47b0      	blx	r6
 8004366:	2800      	cmp	r0, #0
 8004368:	dc08      	bgt.n	800437c <__sflush_r+0xfc>
 800436a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800436e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004372:	81a3      	strh	r3, [r4, #12]
 8004374:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800437c:	4407      	add	r7, r0
 800437e:	eba8 0800 	sub.w	r8, r8, r0
 8004382:	e7e7      	b.n	8004354 <__sflush_r+0xd4>
 8004384:	20400001 	.word	0x20400001

08004388 <_fflush_r>:
 8004388:	b538      	push	{r3, r4, r5, lr}
 800438a:	690b      	ldr	r3, [r1, #16]
 800438c:	4605      	mov	r5, r0
 800438e:	460c      	mov	r4, r1
 8004390:	b913      	cbnz	r3, 8004398 <_fflush_r+0x10>
 8004392:	2500      	movs	r5, #0
 8004394:	4628      	mov	r0, r5
 8004396:	bd38      	pop	{r3, r4, r5, pc}
 8004398:	b118      	cbz	r0, 80043a2 <_fflush_r+0x1a>
 800439a:	6a03      	ldr	r3, [r0, #32]
 800439c:	b90b      	cbnz	r3, 80043a2 <_fflush_r+0x1a>
 800439e:	f7fe fefd 	bl	800319c <__sinit>
 80043a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d0f3      	beq.n	8004392 <_fflush_r+0xa>
 80043aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80043ac:	07d0      	lsls	r0, r2, #31
 80043ae:	d404      	bmi.n	80043ba <_fflush_r+0x32>
 80043b0:	0599      	lsls	r1, r3, #22
 80043b2:	d402      	bmi.n	80043ba <_fflush_r+0x32>
 80043b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043b6:	f7fe ff6a 	bl	800328e <__retarget_lock_acquire_recursive>
 80043ba:	4628      	mov	r0, r5
 80043bc:	4621      	mov	r1, r4
 80043be:	f7ff ff5f 	bl	8004280 <__sflush_r>
 80043c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80043c4:	07da      	lsls	r2, r3, #31
 80043c6:	4605      	mov	r5, r0
 80043c8:	d4e4      	bmi.n	8004394 <_fflush_r+0xc>
 80043ca:	89a3      	ldrh	r3, [r4, #12]
 80043cc:	059b      	lsls	r3, r3, #22
 80043ce:	d4e1      	bmi.n	8004394 <_fflush_r+0xc>
 80043d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043d2:	f7fe ff5d 	bl	8003290 <__retarget_lock_release_recursive>
 80043d6:	e7dd      	b.n	8004394 <_fflush_r+0xc>

080043d8 <_Balloc>:
 80043d8:	b570      	push	{r4, r5, r6, lr}
 80043da:	69c6      	ldr	r6, [r0, #28]
 80043dc:	4604      	mov	r4, r0
 80043de:	460d      	mov	r5, r1
 80043e0:	b976      	cbnz	r6, 8004400 <_Balloc+0x28>
 80043e2:	2010      	movs	r0, #16
 80043e4:	f7fe fc0c 	bl	8002c00 <malloc>
 80043e8:	4602      	mov	r2, r0
 80043ea:	61e0      	str	r0, [r4, #28]
 80043ec:	b920      	cbnz	r0, 80043f8 <_Balloc+0x20>
 80043ee:	4b18      	ldr	r3, [pc, #96]	@ (8004450 <_Balloc+0x78>)
 80043f0:	4818      	ldr	r0, [pc, #96]	@ (8004454 <_Balloc+0x7c>)
 80043f2:	216b      	movs	r1, #107	@ 0x6b
 80043f4:	f000 fd0c 	bl	8004e10 <__assert_func>
 80043f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80043fc:	6006      	str	r6, [r0, #0]
 80043fe:	60c6      	str	r6, [r0, #12]
 8004400:	69e6      	ldr	r6, [r4, #28]
 8004402:	68f3      	ldr	r3, [r6, #12]
 8004404:	b183      	cbz	r3, 8004428 <_Balloc+0x50>
 8004406:	69e3      	ldr	r3, [r4, #28]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800440e:	b9b8      	cbnz	r0, 8004440 <_Balloc+0x68>
 8004410:	2101      	movs	r1, #1
 8004412:	fa01 f605 	lsl.w	r6, r1, r5
 8004416:	1d72      	adds	r2, r6, #5
 8004418:	0092      	lsls	r2, r2, #2
 800441a:	4620      	mov	r0, r4
 800441c:	f7fe f913 	bl	8002646 <_calloc_r>
 8004420:	b160      	cbz	r0, 800443c <_Balloc+0x64>
 8004422:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004426:	e00e      	b.n	8004446 <_Balloc+0x6e>
 8004428:	2221      	movs	r2, #33	@ 0x21
 800442a:	2104      	movs	r1, #4
 800442c:	4620      	mov	r0, r4
 800442e:	f7fe f90a 	bl	8002646 <_calloc_r>
 8004432:	69e3      	ldr	r3, [r4, #28]
 8004434:	60f0      	str	r0, [r6, #12]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1e4      	bne.n	8004406 <_Balloc+0x2e>
 800443c:	2000      	movs	r0, #0
 800443e:	bd70      	pop	{r4, r5, r6, pc}
 8004440:	6802      	ldr	r2, [r0, #0]
 8004442:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004446:	2300      	movs	r3, #0
 8004448:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800444c:	e7f7      	b.n	800443e <_Balloc+0x66>
 800444e:	bf00      	nop
 8004450:	08004fb1 	.word	0x08004fb1
 8004454:	08005042 	.word	0x08005042

08004458 <_Bfree>:
 8004458:	b570      	push	{r4, r5, r6, lr}
 800445a:	69c6      	ldr	r6, [r0, #28]
 800445c:	4605      	mov	r5, r0
 800445e:	460c      	mov	r4, r1
 8004460:	b976      	cbnz	r6, 8004480 <_Bfree+0x28>
 8004462:	2010      	movs	r0, #16
 8004464:	f7fe fbcc 	bl	8002c00 <malloc>
 8004468:	4602      	mov	r2, r0
 800446a:	61e8      	str	r0, [r5, #28]
 800446c:	b920      	cbnz	r0, 8004478 <_Bfree+0x20>
 800446e:	4b09      	ldr	r3, [pc, #36]	@ (8004494 <_Bfree+0x3c>)
 8004470:	4809      	ldr	r0, [pc, #36]	@ (8004498 <_Bfree+0x40>)
 8004472:	218f      	movs	r1, #143	@ 0x8f
 8004474:	f000 fccc 	bl	8004e10 <__assert_func>
 8004478:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800447c:	6006      	str	r6, [r0, #0]
 800447e:	60c6      	str	r6, [r0, #12]
 8004480:	b13c      	cbz	r4, 8004492 <_Bfree+0x3a>
 8004482:	69eb      	ldr	r3, [r5, #28]
 8004484:	6862      	ldr	r2, [r4, #4]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800448c:	6021      	str	r1, [r4, #0]
 800448e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004492:	bd70      	pop	{r4, r5, r6, pc}
 8004494:	08004fb1 	.word	0x08004fb1
 8004498:	08005042 	.word	0x08005042

0800449c <__multadd>:
 800449c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044a0:	690d      	ldr	r5, [r1, #16]
 80044a2:	4607      	mov	r7, r0
 80044a4:	460c      	mov	r4, r1
 80044a6:	461e      	mov	r6, r3
 80044a8:	f101 0c14 	add.w	ip, r1, #20
 80044ac:	2000      	movs	r0, #0
 80044ae:	f8dc 3000 	ldr.w	r3, [ip]
 80044b2:	b299      	uxth	r1, r3
 80044b4:	fb02 6101 	mla	r1, r2, r1, r6
 80044b8:	0c1e      	lsrs	r6, r3, #16
 80044ba:	0c0b      	lsrs	r3, r1, #16
 80044bc:	fb02 3306 	mla	r3, r2, r6, r3
 80044c0:	b289      	uxth	r1, r1
 80044c2:	3001      	adds	r0, #1
 80044c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80044c8:	4285      	cmp	r5, r0
 80044ca:	f84c 1b04 	str.w	r1, [ip], #4
 80044ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80044d2:	dcec      	bgt.n	80044ae <__multadd+0x12>
 80044d4:	b30e      	cbz	r6, 800451a <__multadd+0x7e>
 80044d6:	68a3      	ldr	r3, [r4, #8]
 80044d8:	42ab      	cmp	r3, r5
 80044da:	dc19      	bgt.n	8004510 <__multadd+0x74>
 80044dc:	6861      	ldr	r1, [r4, #4]
 80044de:	4638      	mov	r0, r7
 80044e0:	3101      	adds	r1, #1
 80044e2:	f7ff ff79 	bl	80043d8 <_Balloc>
 80044e6:	4680      	mov	r8, r0
 80044e8:	b928      	cbnz	r0, 80044f6 <__multadd+0x5a>
 80044ea:	4602      	mov	r2, r0
 80044ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004520 <__multadd+0x84>)
 80044ee:	480d      	ldr	r0, [pc, #52]	@ (8004524 <__multadd+0x88>)
 80044f0:	21ba      	movs	r1, #186	@ 0xba
 80044f2:	f000 fc8d 	bl	8004e10 <__assert_func>
 80044f6:	6922      	ldr	r2, [r4, #16]
 80044f8:	3202      	adds	r2, #2
 80044fa:	f104 010c 	add.w	r1, r4, #12
 80044fe:	0092      	lsls	r2, r2, #2
 8004500:	300c      	adds	r0, #12
 8004502:	f7fe fecb 	bl	800329c <memcpy>
 8004506:	4621      	mov	r1, r4
 8004508:	4638      	mov	r0, r7
 800450a:	f7ff ffa5 	bl	8004458 <_Bfree>
 800450e:	4644      	mov	r4, r8
 8004510:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004514:	3501      	adds	r5, #1
 8004516:	615e      	str	r6, [r3, #20]
 8004518:	6125      	str	r5, [r4, #16]
 800451a:	4620      	mov	r0, r4
 800451c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004520:	08005020 	.word	0x08005020
 8004524:	08005042 	.word	0x08005042

08004528 <__hi0bits>:
 8004528:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800452c:	4603      	mov	r3, r0
 800452e:	bf36      	itet	cc
 8004530:	0403      	lslcc	r3, r0, #16
 8004532:	2000      	movcs	r0, #0
 8004534:	2010      	movcc	r0, #16
 8004536:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800453a:	bf3c      	itt	cc
 800453c:	021b      	lslcc	r3, r3, #8
 800453e:	3008      	addcc	r0, #8
 8004540:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004544:	bf3c      	itt	cc
 8004546:	011b      	lslcc	r3, r3, #4
 8004548:	3004      	addcc	r0, #4
 800454a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800454e:	bf3c      	itt	cc
 8004550:	009b      	lslcc	r3, r3, #2
 8004552:	3002      	addcc	r0, #2
 8004554:	2b00      	cmp	r3, #0
 8004556:	db05      	blt.n	8004564 <__hi0bits+0x3c>
 8004558:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800455c:	f100 0001 	add.w	r0, r0, #1
 8004560:	bf08      	it	eq
 8004562:	2020      	moveq	r0, #32
 8004564:	4770      	bx	lr

08004566 <__lo0bits>:
 8004566:	6803      	ldr	r3, [r0, #0]
 8004568:	4602      	mov	r2, r0
 800456a:	f013 0007 	ands.w	r0, r3, #7
 800456e:	d00b      	beq.n	8004588 <__lo0bits+0x22>
 8004570:	07d9      	lsls	r1, r3, #31
 8004572:	d421      	bmi.n	80045b8 <__lo0bits+0x52>
 8004574:	0798      	lsls	r0, r3, #30
 8004576:	bf49      	itett	mi
 8004578:	085b      	lsrmi	r3, r3, #1
 800457a:	089b      	lsrpl	r3, r3, #2
 800457c:	2001      	movmi	r0, #1
 800457e:	6013      	strmi	r3, [r2, #0]
 8004580:	bf5c      	itt	pl
 8004582:	6013      	strpl	r3, [r2, #0]
 8004584:	2002      	movpl	r0, #2
 8004586:	4770      	bx	lr
 8004588:	b299      	uxth	r1, r3
 800458a:	b909      	cbnz	r1, 8004590 <__lo0bits+0x2a>
 800458c:	0c1b      	lsrs	r3, r3, #16
 800458e:	2010      	movs	r0, #16
 8004590:	b2d9      	uxtb	r1, r3
 8004592:	b909      	cbnz	r1, 8004598 <__lo0bits+0x32>
 8004594:	3008      	adds	r0, #8
 8004596:	0a1b      	lsrs	r3, r3, #8
 8004598:	0719      	lsls	r1, r3, #28
 800459a:	bf04      	itt	eq
 800459c:	091b      	lsreq	r3, r3, #4
 800459e:	3004      	addeq	r0, #4
 80045a0:	0799      	lsls	r1, r3, #30
 80045a2:	bf04      	itt	eq
 80045a4:	089b      	lsreq	r3, r3, #2
 80045a6:	3002      	addeq	r0, #2
 80045a8:	07d9      	lsls	r1, r3, #31
 80045aa:	d403      	bmi.n	80045b4 <__lo0bits+0x4e>
 80045ac:	085b      	lsrs	r3, r3, #1
 80045ae:	f100 0001 	add.w	r0, r0, #1
 80045b2:	d003      	beq.n	80045bc <__lo0bits+0x56>
 80045b4:	6013      	str	r3, [r2, #0]
 80045b6:	4770      	bx	lr
 80045b8:	2000      	movs	r0, #0
 80045ba:	4770      	bx	lr
 80045bc:	2020      	movs	r0, #32
 80045be:	4770      	bx	lr

080045c0 <__i2b>:
 80045c0:	b510      	push	{r4, lr}
 80045c2:	460c      	mov	r4, r1
 80045c4:	2101      	movs	r1, #1
 80045c6:	f7ff ff07 	bl	80043d8 <_Balloc>
 80045ca:	4602      	mov	r2, r0
 80045cc:	b928      	cbnz	r0, 80045da <__i2b+0x1a>
 80045ce:	4b05      	ldr	r3, [pc, #20]	@ (80045e4 <__i2b+0x24>)
 80045d0:	4805      	ldr	r0, [pc, #20]	@ (80045e8 <__i2b+0x28>)
 80045d2:	f240 1145 	movw	r1, #325	@ 0x145
 80045d6:	f000 fc1b 	bl	8004e10 <__assert_func>
 80045da:	2301      	movs	r3, #1
 80045dc:	6144      	str	r4, [r0, #20]
 80045de:	6103      	str	r3, [r0, #16]
 80045e0:	bd10      	pop	{r4, pc}
 80045e2:	bf00      	nop
 80045e4:	08005020 	.word	0x08005020
 80045e8:	08005042 	.word	0x08005042

080045ec <__multiply>:
 80045ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045f0:	4617      	mov	r7, r2
 80045f2:	690a      	ldr	r2, [r1, #16]
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	bfa8      	it	ge
 80045fa:	463b      	movge	r3, r7
 80045fc:	4689      	mov	r9, r1
 80045fe:	bfa4      	itt	ge
 8004600:	460f      	movge	r7, r1
 8004602:	4699      	movge	r9, r3
 8004604:	693d      	ldr	r5, [r7, #16]
 8004606:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	6879      	ldr	r1, [r7, #4]
 800460e:	eb05 060a 	add.w	r6, r5, sl
 8004612:	42b3      	cmp	r3, r6
 8004614:	b085      	sub	sp, #20
 8004616:	bfb8      	it	lt
 8004618:	3101      	addlt	r1, #1
 800461a:	f7ff fedd 	bl	80043d8 <_Balloc>
 800461e:	b930      	cbnz	r0, 800462e <__multiply+0x42>
 8004620:	4602      	mov	r2, r0
 8004622:	4b41      	ldr	r3, [pc, #260]	@ (8004728 <__multiply+0x13c>)
 8004624:	4841      	ldr	r0, [pc, #260]	@ (800472c <__multiply+0x140>)
 8004626:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800462a:	f000 fbf1 	bl	8004e10 <__assert_func>
 800462e:	f100 0414 	add.w	r4, r0, #20
 8004632:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8004636:	4623      	mov	r3, r4
 8004638:	2200      	movs	r2, #0
 800463a:	4573      	cmp	r3, lr
 800463c:	d320      	bcc.n	8004680 <__multiply+0x94>
 800463e:	f107 0814 	add.w	r8, r7, #20
 8004642:	f109 0114 	add.w	r1, r9, #20
 8004646:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800464a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800464e:	9302      	str	r3, [sp, #8]
 8004650:	1beb      	subs	r3, r5, r7
 8004652:	3b15      	subs	r3, #21
 8004654:	f023 0303 	bic.w	r3, r3, #3
 8004658:	3304      	adds	r3, #4
 800465a:	3715      	adds	r7, #21
 800465c:	42bd      	cmp	r5, r7
 800465e:	bf38      	it	cc
 8004660:	2304      	movcc	r3, #4
 8004662:	9301      	str	r3, [sp, #4]
 8004664:	9b02      	ldr	r3, [sp, #8]
 8004666:	9103      	str	r1, [sp, #12]
 8004668:	428b      	cmp	r3, r1
 800466a:	d80c      	bhi.n	8004686 <__multiply+0x9a>
 800466c:	2e00      	cmp	r6, #0
 800466e:	dd03      	ble.n	8004678 <__multiply+0x8c>
 8004670:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004674:	2b00      	cmp	r3, #0
 8004676:	d055      	beq.n	8004724 <__multiply+0x138>
 8004678:	6106      	str	r6, [r0, #16]
 800467a:	b005      	add	sp, #20
 800467c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004680:	f843 2b04 	str.w	r2, [r3], #4
 8004684:	e7d9      	b.n	800463a <__multiply+0x4e>
 8004686:	f8b1 a000 	ldrh.w	sl, [r1]
 800468a:	f1ba 0f00 	cmp.w	sl, #0
 800468e:	d01f      	beq.n	80046d0 <__multiply+0xe4>
 8004690:	46c4      	mov	ip, r8
 8004692:	46a1      	mov	r9, r4
 8004694:	2700      	movs	r7, #0
 8004696:	f85c 2b04 	ldr.w	r2, [ip], #4
 800469a:	f8d9 3000 	ldr.w	r3, [r9]
 800469e:	fa1f fb82 	uxth.w	fp, r2
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	fb0a 330b 	mla	r3, sl, fp, r3
 80046a8:	443b      	add	r3, r7
 80046aa:	f8d9 7000 	ldr.w	r7, [r9]
 80046ae:	0c12      	lsrs	r2, r2, #16
 80046b0:	0c3f      	lsrs	r7, r7, #16
 80046b2:	fb0a 7202 	mla	r2, sl, r2, r7
 80046b6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046c0:	4565      	cmp	r5, ip
 80046c2:	f849 3b04 	str.w	r3, [r9], #4
 80046c6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80046ca:	d8e4      	bhi.n	8004696 <__multiply+0xaa>
 80046cc:	9b01      	ldr	r3, [sp, #4]
 80046ce:	50e7      	str	r7, [r4, r3]
 80046d0:	9b03      	ldr	r3, [sp, #12]
 80046d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80046d6:	3104      	adds	r1, #4
 80046d8:	f1b9 0f00 	cmp.w	r9, #0
 80046dc:	d020      	beq.n	8004720 <__multiply+0x134>
 80046de:	6823      	ldr	r3, [r4, #0]
 80046e0:	4647      	mov	r7, r8
 80046e2:	46a4      	mov	ip, r4
 80046e4:	f04f 0a00 	mov.w	sl, #0
 80046e8:	f8b7 b000 	ldrh.w	fp, [r7]
 80046ec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80046f0:	fb09 220b 	mla	r2, r9, fp, r2
 80046f4:	4452      	add	r2, sl
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80046fc:	f84c 3b04 	str.w	r3, [ip], #4
 8004700:	f857 3b04 	ldr.w	r3, [r7], #4
 8004704:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004708:	f8bc 3000 	ldrh.w	r3, [ip]
 800470c:	fb09 330a 	mla	r3, r9, sl, r3
 8004710:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8004714:	42bd      	cmp	r5, r7
 8004716:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800471a:	d8e5      	bhi.n	80046e8 <__multiply+0xfc>
 800471c:	9a01      	ldr	r2, [sp, #4]
 800471e:	50a3      	str	r3, [r4, r2]
 8004720:	3404      	adds	r4, #4
 8004722:	e79f      	b.n	8004664 <__multiply+0x78>
 8004724:	3e01      	subs	r6, #1
 8004726:	e7a1      	b.n	800466c <__multiply+0x80>
 8004728:	08005020 	.word	0x08005020
 800472c:	08005042 	.word	0x08005042

08004730 <__pow5mult>:
 8004730:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004734:	4615      	mov	r5, r2
 8004736:	f012 0203 	ands.w	r2, r2, #3
 800473a:	4607      	mov	r7, r0
 800473c:	460e      	mov	r6, r1
 800473e:	d007      	beq.n	8004750 <__pow5mult+0x20>
 8004740:	4c25      	ldr	r4, [pc, #148]	@ (80047d8 <__pow5mult+0xa8>)
 8004742:	3a01      	subs	r2, #1
 8004744:	2300      	movs	r3, #0
 8004746:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800474a:	f7ff fea7 	bl	800449c <__multadd>
 800474e:	4606      	mov	r6, r0
 8004750:	10ad      	asrs	r5, r5, #2
 8004752:	d03d      	beq.n	80047d0 <__pow5mult+0xa0>
 8004754:	69fc      	ldr	r4, [r7, #28]
 8004756:	b97c      	cbnz	r4, 8004778 <__pow5mult+0x48>
 8004758:	2010      	movs	r0, #16
 800475a:	f7fe fa51 	bl	8002c00 <malloc>
 800475e:	4602      	mov	r2, r0
 8004760:	61f8      	str	r0, [r7, #28]
 8004762:	b928      	cbnz	r0, 8004770 <__pow5mult+0x40>
 8004764:	4b1d      	ldr	r3, [pc, #116]	@ (80047dc <__pow5mult+0xac>)
 8004766:	481e      	ldr	r0, [pc, #120]	@ (80047e0 <__pow5mult+0xb0>)
 8004768:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800476c:	f000 fb50 	bl	8004e10 <__assert_func>
 8004770:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004774:	6004      	str	r4, [r0, #0]
 8004776:	60c4      	str	r4, [r0, #12]
 8004778:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800477c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004780:	b94c      	cbnz	r4, 8004796 <__pow5mult+0x66>
 8004782:	f240 2171 	movw	r1, #625	@ 0x271
 8004786:	4638      	mov	r0, r7
 8004788:	f7ff ff1a 	bl	80045c0 <__i2b>
 800478c:	2300      	movs	r3, #0
 800478e:	f8c8 0008 	str.w	r0, [r8, #8]
 8004792:	4604      	mov	r4, r0
 8004794:	6003      	str	r3, [r0, #0]
 8004796:	f04f 0900 	mov.w	r9, #0
 800479a:	07eb      	lsls	r3, r5, #31
 800479c:	d50a      	bpl.n	80047b4 <__pow5mult+0x84>
 800479e:	4631      	mov	r1, r6
 80047a0:	4622      	mov	r2, r4
 80047a2:	4638      	mov	r0, r7
 80047a4:	f7ff ff22 	bl	80045ec <__multiply>
 80047a8:	4631      	mov	r1, r6
 80047aa:	4680      	mov	r8, r0
 80047ac:	4638      	mov	r0, r7
 80047ae:	f7ff fe53 	bl	8004458 <_Bfree>
 80047b2:	4646      	mov	r6, r8
 80047b4:	106d      	asrs	r5, r5, #1
 80047b6:	d00b      	beq.n	80047d0 <__pow5mult+0xa0>
 80047b8:	6820      	ldr	r0, [r4, #0]
 80047ba:	b938      	cbnz	r0, 80047cc <__pow5mult+0x9c>
 80047bc:	4622      	mov	r2, r4
 80047be:	4621      	mov	r1, r4
 80047c0:	4638      	mov	r0, r7
 80047c2:	f7ff ff13 	bl	80045ec <__multiply>
 80047c6:	6020      	str	r0, [r4, #0]
 80047c8:	f8c0 9000 	str.w	r9, [r0]
 80047cc:	4604      	mov	r4, r0
 80047ce:	e7e4      	b.n	800479a <__pow5mult+0x6a>
 80047d0:	4630      	mov	r0, r6
 80047d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047d6:	bf00      	nop
 80047d8:	080050e4 	.word	0x080050e4
 80047dc:	08004fb1 	.word	0x08004fb1
 80047e0:	08005042 	.word	0x08005042

080047e4 <__lshift>:
 80047e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047e8:	460c      	mov	r4, r1
 80047ea:	6849      	ldr	r1, [r1, #4]
 80047ec:	6923      	ldr	r3, [r4, #16]
 80047ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80047f2:	68a3      	ldr	r3, [r4, #8]
 80047f4:	4607      	mov	r7, r0
 80047f6:	4691      	mov	r9, r2
 80047f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80047fc:	f108 0601 	add.w	r6, r8, #1
 8004800:	42b3      	cmp	r3, r6
 8004802:	db0b      	blt.n	800481c <__lshift+0x38>
 8004804:	4638      	mov	r0, r7
 8004806:	f7ff fde7 	bl	80043d8 <_Balloc>
 800480a:	4605      	mov	r5, r0
 800480c:	b948      	cbnz	r0, 8004822 <__lshift+0x3e>
 800480e:	4602      	mov	r2, r0
 8004810:	4b28      	ldr	r3, [pc, #160]	@ (80048b4 <__lshift+0xd0>)
 8004812:	4829      	ldr	r0, [pc, #164]	@ (80048b8 <__lshift+0xd4>)
 8004814:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004818:	f000 fafa 	bl	8004e10 <__assert_func>
 800481c:	3101      	adds	r1, #1
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	e7ee      	b.n	8004800 <__lshift+0x1c>
 8004822:	2300      	movs	r3, #0
 8004824:	f100 0114 	add.w	r1, r0, #20
 8004828:	f100 0210 	add.w	r2, r0, #16
 800482c:	4618      	mov	r0, r3
 800482e:	4553      	cmp	r3, sl
 8004830:	db33      	blt.n	800489a <__lshift+0xb6>
 8004832:	6920      	ldr	r0, [r4, #16]
 8004834:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004838:	f104 0314 	add.w	r3, r4, #20
 800483c:	f019 091f 	ands.w	r9, r9, #31
 8004840:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004844:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004848:	d02b      	beq.n	80048a2 <__lshift+0xbe>
 800484a:	f1c9 0e20 	rsb	lr, r9, #32
 800484e:	468a      	mov	sl, r1
 8004850:	2200      	movs	r2, #0
 8004852:	6818      	ldr	r0, [r3, #0]
 8004854:	fa00 f009 	lsl.w	r0, r0, r9
 8004858:	4310      	orrs	r0, r2
 800485a:	f84a 0b04 	str.w	r0, [sl], #4
 800485e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004862:	459c      	cmp	ip, r3
 8004864:	fa22 f20e 	lsr.w	r2, r2, lr
 8004868:	d8f3      	bhi.n	8004852 <__lshift+0x6e>
 800486a:	ebac 0304 	sub.w	r3, ip, r4
 800486e:	3b15      	subs	r3, #21
 8004870:	f023 0303 	bic.w	r3, r3, #3
 8004874:	3304      	adds	r3, #4
 8004876:	f104 0015 	add.w	r0, r4, #21
 800487a:	4560      	cmp	r0, ip
 800487c:	bf88      	it	hi
 800487e:	2304      	movhi	r3, #4
 8004880:	50ca      	str	r2, [r1, r3]
 8004882:	b10a      	cbz	r2, 8004888 <__lshift+0xa4>
 8004884:	f108 0602 	add.w	r6, r8, #2
 8004888:	3e01      	subs	r6, #1
 800488a:	4638      	mov	r0, r7
 800488c:	612e      	str	r6, [r5, #16]
 800488e:	4621      	mov	r1, r4
 8004890:	f7ff fde2 	bl	8004458 <_Bfree>
 8004894:	4628      	mov	r0, r5
 8004896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800489a:	f842 0f04 	str.w	r0, [r2, #4]!
 800489e:	3301      	adds	r3, #1
 80048a0:	e7c5      	b.n	800482e <__lshift+0x4a>
 80048a2:	3904      	subs	r1, #4
 80048a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80048a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80048ac:	459c      	cmp	ip, r3
 80048ae:	d8f9      	bhi.n	80048a4 <__lshift+0xc0>
 80048b0:	e7ea      	b.n	8004888 <__lshift+0xa4>
 80048b2:	bf00      	nop
 80048b4:	08005020 	.word	0x08005020
 80048b8:	08005042 	.word	0x08005042

080048bc <__mcmp>:
 80048bc:	690a      	ldr	r2, [r1, #16]
 80048be:	4603      	mov	r3, r0
 80048c0:	6900      	ldr	r0, [r0, #16]
 80048c2:	1a80      	subs	r0, r0, r2
 80048c4:	b530      	push	{r4, r5, lr}
 80048c6:	d10e      	bne.n	80048e6 <__mcmp+0x2a>
 80048c8:	3314      	adds	r3, #20
 80048ca:	3114      	adds	r1, #20
 80048cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80048d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80048d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80048d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80048dc:	4295      	cmp	r5, r2
 80048de:	d003      	beq.n	80048e8 <__mcmp+0x2c>
 80048e0:	d205      	bcs.n	80048ee <__mcmp+0x32>
 80048e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80048e6:	bd30      	pop	{r4, r5, pc}
 80048e8:	42a3      	cmp	r3, r4
 80048ea:	d3f3      	bcc.n	80048d4 <__mcmp+0x18>
 80048ec:	e7fb      	b.n	80048e6 <__mcmp+0x2a>
 80048ee:	2001      	movs	r0, #1
 80048f0:	e7f9      	b.n	80048e6 <__mcmp+0x2a>
	...

080048f4 <__mdiff>:
 80048f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048f8:	4689      	mov	r9, r1
 80048fa:	4606      	mov	r6, r0
 80048fc:	4611      	mov	r1, r2
 80048fe:	4648      	mov	r0, r9
 8004900:	4614      	mov	r4, r2
 8004902:	f7ff ffdb 	bl	80048bc <__mcmp>
 8004906:	1e05      	subs	r5, r0, #0
 8004908:	d112      	bne.n	8004930 <__mdiff+0x3c>
 800490a:	4629      	mov	r1, r5
 800490c:	4630      	mov	r0, r6
 800490e:	f7ff fd63 	bl	80043d8 <_Balloc>
 8004912:	4602      	mov	r2, r0
 8004914:	b928      	cbnz	r0, 8004922 <__mdiff+0x2e>
 8004916:	4b3f      	ldr	r3, [pc, #252]	@ (8004a14 <__mdiff+0x120>)
 8004918:	f240 2137 	movw	r1, #567	@ 0x237
 800491c:	483e      	ldr	r0, [pc, #248]	@ (8004a18 <__mdiff+0x124>)
 800491e:	f000 fa77 	bl	8004e10 <__assert_func>
 8004922:	2301      	movs	r3, #1
 8004924:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004928:	4610      	mov	r0, r2
 800492a:	b003      	add	sp, #12
 800492c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004930:	bfbc      	itt	lt
 8004932:	464b      	movlt	r3, r9
 8004934:	46a1      	movlt	r9, r4
 8004936:	4630      	mov	r0, r6
 8004938:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800493c:	bfba      	itte	lt
 800493e:	461c      	movlt	r4, r3
 8004940:	2501      	movlt	r5, #1
 8004942:	2500      	movge	r5, #0
 8004944:	f7ff fd48 	bl	80043d8 <_Balloc>
 8004948:	4602      	mov	r2, r0
 800494a:	b918      	cbnz	r0, 8004954 <__mdiff+0x60>
 800494c:	4b31      	ldr	r3, [pc, #196]	@ (8004a14 <__mdiff+0x120>)
 800494e:	f240 2145 	movw	r1, #581	@ 0x245
 8004952:	e7e3      	b.n	800491c <__mdiff+0x28>
 8004954:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004958:	6926      	ldr	r6, [r4, #16]
 800495a:	60c5      	str	r5, [r0, #12]
 800495c:	f109 0310 	add.w	r3, r9, #16
 8004960:	f109 0514 	add.w	r5, r9, #20
 8004964:	f104 0e14 	add.w	lr, r4, #20
 8004968:	f100 0b14 	add.w	fp, r0, #20
 800496c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004970:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004974:	9301      	str	r3, [sp, #4]
 8004976:	46d9      	mov	r9, fp
 8004978:	f04f 0c00 	mov.w	ip, #0
 800497c:	9b01      	ldr	r3, [sp, #4]
 800497e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004982:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004986:	9301      	str	r3, [sp, #4]
 8004988:	fa1f f38a 	uxth.w	r3, sl
 800498c:	4619      	mov	r1, r3
 800498e:	b283      	uxth	r3, r0
 8004990:	1acb      	subs	r3, r1, r3
 8004992:	0c00      	lsrs	r0, r0, #16
 8004994:	4463      	add	r3, ip
 8004996:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800499a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800499e:	b29b      	uxth	r3, r3
 80049a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80049a4:	4576      	cmp	r6, lr
 80049a6:	f849 3b04 	str.w	r3, [r9], #4
 80049aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80049ae:	d8e5      	bhi.n	800497c <__mdiff+0x88>
 80049b0:	1b33      	subs	r3, r6, r4
 80049b2:	3b15      	subs	r3, #21
 80049b4:	f023 0303 	bic.w	r3, r3, #3
 80049b8:	3415      	adds	r4, #21
 80049ba:	3304      	adds	r3, #4
 80049bc:	42a6      	cmp	r6, r4
 80049be:	bf38      	it	cc
 80049c0:	2304      	movcc	r3, #4
 80049c2:	441d      	add	r5, r3
 80049c4:	445b      	add	r3, fp
 80049c6:	461e      	mov	r6, r3
 80049c8:	462c      	mov	r4, r5
 80049ca:	4544      	cmp	r4, r8
 80049cc:	d30e      	bcc.n	80049ec <__mdiff+0xf8>
 80049ce:	f108 0103 	add.w	r1, r8, #3
 80049d2:	1b49      	subs	r1, r1, r5
 80049d4:	f021 0103 	bic.w	r1, r1, #3
 80049d8:	3d03      	subs	r5, #3
 80049da:	45a8      	cmp	r8, r5
 80049dc:	bf38      	it	cc
 80049de:	2100      	movcc	r1, #0
 80049e0:	440b      	add	r3, r1
 80049e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80049e6:	b191      	cbz	r1, 8004a0e <__mdiff+0x11a>
 80049e8:	6117      	str	r7, [r2, #16]
 80049ea:	e79d      	b.n	8004928 <__mdiff+0x34>
 80049ec:	f854 1b04 	ldr.w	r1, [r4], #4
 80049f0:	46e6      	mov	lr, ip
 80049f2:	0c08      	lsrs	r0, r1, #16
 80049f4:	fa1c fc81 	uxtah	ip, ip, r1
 80049f8:	4471      	add	r1, lr
 80049fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80049fe:	b289      	uxth	r1, r1
 8004a00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004a04:	f846 1b04 	str.w	r1, [r6], #4
 8004a08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004a0c:	e7dd      	b.n	80049ca <__mdiff+0xd6>
 8004a0e:	3f01      	subs	r7, #1
 8004a10:	e7e7      	b.n	80049e2 <__mdiff+0xee>
 8004a12:	bf00      	nop
 8004a14:	08005020 	.word	0x08005020
 8004a18:	08005042 	.word	0x08005042

08004a1c <__d2b>:
 8004a1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004a20:	460f      	mov	r7, r1
 8004a22:	2101      	movs	r1, #1
 8004a24:	ec59 8b10 	vmov	r8, r9, d0
 8004a28:	4616      	mov	r6, r2
 8004a2a:	f7ff fcd5 	bl	80043d8 <_Balloc>
 8004a2e:	4604      	mov	r4, r0
 8004a30:	b930      	cbnz	r0, 8004a40 <__d2b+0x24>
 8004a32:	4602      	mov	r2, r0
 8004a34:	4b23      	ldr	r3, [pc, #140]	@ (8004ac4 <__d2b+0xa8>)
 8004a36:	4824      	ldr	r0, [pc, #144]	@ (8004ac8 <__d2b+0xac>)
 8004a38:	f240 310f 	movw	r1, #783	@ 0x30f
 8004a3c:	f000 f9e8 	bl	8004e10 <__assert_func>
 8004a40:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004a44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004a48:	b10d      	cbz	r5, 8004a4e <__d2b+0x32>
 8004a4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004a4e:	9301      	str	r3, [sp, #4]
 8004a50:	f1b8 0300 	subs.w	r3, r8, #0
 8004a54:	d023      	beq.n	8004a9e <__d2b+0x82>
 8004a56:	4668      	mov	r0, sp
 8004a58:	9300      	str	r3, [sp, #0]
 8004a5a:	f7ff fd84 	bl	8004566 <__lo0bits>
 8004a5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004a62:	b1d0      	cbz	r0, 8004a9a <__d2b+0x7e>
 8004a64:	f1c0 0320 	rsb	r3, r0, #32
 8004a68:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6c:	430b      	orrs	r3, r1
 8004a6e:	40c2      	lsrs	r2, r0
 8004a70:	6163      	str	r3, [r4, #20]
 8004a72:	9201      	str	r2, [sp, #4]
 8004a74:	9b01      	ldr	r3, [sp, #4]
 8004a76:	61a3      	str	r3, [r4, #24]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	bf0c      	ite	eq
 8004a7c:	2201      	moveq	r2, #1
 8004a7e:	2202      	movne	r2, #2
 8004a80:	6122      	str	r2, [r4, #16]
 8004a82:	b1a5      	cbz	r5, 8004aae <__d2b+0x92>
 8004a84:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004a88:	4405      	add	r5, r0
 8004a8a:	603d      	str	r5, [r7, #0]
 8004a8c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004a90:	6030      	str	r0, [r6, #0]
 8004a92:	4620      	mov	r0, r4
 8004a94:	b003      	add	sp, #12
 8004a96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a9a:	6161      	str	r1, [r4, #20]
 8004a9c:	e7ea      	b.n	8004a74 <__d2b+0x58>
 8004a9e:	a801      	add	r0, sp, #4
 8004aa0:	f7ff fd61 	bl	8004566 <__lo0bits>
 8004aa4:	9b01      	ldr	r3, [sp, #4]
 8004aa6:	6163      	str	r3, [r4, #20]
 8004aa8:	3020      	adds	r0, #32
 8004aaa:	2201      	movs	r2, #1
 8004aac:	e7e8      	b.n	8004a80 <__d2b+0x64>
 8004aae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004ab2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004ab6:	6038      	str	r0, [r7, #0]
 8004ab8:	6918      	ldr	r0, [r3, #16]
 8004aba:	f7ff fd35 	bl	8004528 <__hi0bits>
 8004abe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004ac2:	e7e5      	b.n	8004a90 <__d2b+0x74>
 8004ac4:	08005020 	.word	0x08005020
 8004ac8:	08005042 	.word	0x08005042

08004acc <__sread>:
 8004acc:	b510      	push	{r4, lr}
 8004ace:	460c      	mov	r4, r1
 8004ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ad4:	f000 f956 	bl	8004d84 <_read_r>
 8004ad8:	2800      	cmp	r0, #0
 8004ada:	bfab      	itete	ge
 8004adc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004ade:	89a3      	ldrhlt	r3, [r4, #12]
 8004ae0:	181b      	addge	r3, r3, r0
 8004ae2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004ae6:	bfac      	ite	ge
 8004ae8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004aea:	81a3      	strhlt	r3, [r4, #12]
 8004aec:	bd10      	pop	{r4, pc}

08004aee <__swrite>:
 8004aee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004af2:	461f      	mov	r7, r3
 8004af4:	898b      	ldrh	r3, [r1, #12]
 8004af6:	05db      	lsls	r3, r3, #23
 8004af8:	4605      	mov	r5, r0
 8004afa:	460c      	mov	r4, r1
 8004afc:	4616      	mov	r6, r2
 8004afe:	d505      	bpl.n	8004b0c <__swrite+0x1e>
 8004b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b04:	2302      	movs	r3, #2
 8004b06:	2200      	movs	r2, #0
 8004b08:	f000 f92a 	bl	8004d60 <_lseek_r>
 8004b0c:	89a3      	ldrh	r3, [r4, #12]
 8004b0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b16:	81a3      	strh	r3, [r4, #12]
 8004b18:	4632      	mov	r2, r6
 8004b1a:	463b      	mov	r3, r7
 8004b1c:	4628      	mov	r0, r5
 8004b1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b22:	f000 b941 	b.w	8004da8 <_write_r>

08004b26 <__sseek>:
 8004b26:	b510      	push	{r4, lr}
 8004b28:	460c      	mov	r4, r1
 8004b2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b2e:	f000 f917 	bl	8004d60 <_lseek_r>
 8004b32:	1c43      	adds	r3, r0, #1
 8004b34:	89a3      	ldrh	r3, [r4, #12]
 8004b36:	bf15      	itete	ne
 8004b38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004b3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004b3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004b42:	81a3      	strheq	r3, [r4, #12]
 8004b44:	bf18      	it	ne
 8004b46:	81a3      	strhne	r3, [r4, #12]
 8004b48:	bd10      	pop	{r4, pc}

08004b4a <__sclose>:
 8004b4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b4e:	f000 b93d 	b.w	8004dcc <_close_r>

08004b52 <__swbuf_r>:
 8004b52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b54:	460e      	mov	r6, r1
 8004b56:	4614      	mov	r4, r2
 8004b58:	4605      	mov	r5, r0
 8004b5a:	b118      	cbz	r0, 8004b64 <__swbuf_r+0x12>
 8004b5c:	6a03      	ldr	r3, [r0, #32]
 8004b5e:	b90b      	cbnz	r3, 8004b64 <__swbuf_r+0x12>
 8004b60:	f7fe fb1c 	bl	800319c <__sinit>
 8004b64:	69a3      	ldr	r3, [r4, #24]
 8004b66:	60a3      	str	r3, [r4, #8]
 8004b68:	89a3      	ldrh	r3, [r4, #12]
 8004b6a:	071a      	lsls	r2, r3, #28
 8004b6c:	d501      	bpl.n	8004b72 <__swbuf_r+0x20>
 8004b6e:	6923      	ldr	r3, [r4, #16]
 8004b70:	b943      	cbnz	r3, 8004b84 <__swbuf_r+0x32>
 8004b72:	4621      	mov	r1, r4
 8004b74:	4628      	mov	r0, r5
 8004b76:	f000 f82b 	bl	8004bd0 <__swsetup_r>
 8004b7a:	b118      	cbz	r0, 8004b84 <__swbuf_r+0x32>
 8004b7c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004b80:	4638      	mov	r0, r7
 8004b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b84:	6823      	ldr	r3, [r4, #0]
 8004b86:	6922      	ldr	r2, [r4, #16]
 8004b88:	1a98      	subs	r0, r3, r2
 8004b8a:	6963      	ldr	r3, [r4, #20]
 8004b8c:	b2f6      	uxtb	r6, r6
 8004b8e:	4283      	cmp	r3, r0
 8004b90:	4637      	mov	r7, r6
 8004b92:	dc05      	bgt.n	8004ba0 <__swbuf_r+0x4e>
 8004b94:	4621      	mov	r1, r4
 8004b96:	4628      	mov	r0, r5
 8004b98:	f7ff fbf6 	bl	8004388 <_fflush_r>
 8004b9c:	2800      	cmp	r0, #0
 8004b9e:	d1ed      	bne.n	8004b7c <__swbuf_r+0x2a>
 8004ba0:	68a3      	ldr	r3, [r4, #8]
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	60a3      	str	r3, [r4, #8]
 8004ba6:	6823      	ldr	r3, [r4, #0]
 8004ba8:	1c5a      	adds	r2, r3, #1
 8004baa:	6022      	str	r2, [r4, #0]
 8004bac:	701e      	strb	r6, [r3, #0]
 8004bae:	6962      	ldr	r2, [r4, #20]
 8004bb0:	1c43      	adds	r3, r0, #1
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d004      	beq.n	8004bc0 <__swbuf_r+0x6e>
 8004bb6:	89a3      	ldrh	r3, [r4, #12]
 8004bb8:	07db      	lsls	r3, r3, #31
 8004bba:	d5e1      	bpl.n	8004b80 <__swbuf_r+0x2e>
 8004bbc:	2e0a      	cmp	r6, #10
 8004bbe:	d1df      	bne.n	8004b80 <__swbuf_r+0x2e>
 8004bc0:	4621      	mov	r1, r4
 8004bc2:	4628      	mov	r0, r5
 8004bc4:	f7ff fbe0 	bl	8004388 <_fflush_r>
 8004bc8:	2800      	cmp	r0, #0
 8004bca:	d0d9      	beq.n	8004b80 <__swbuf_r+0x2e>
 8004bcc:	e7d6      	b.n	8004b7c <__swbuf_r+0x2a>
	...

08004bd0 <__swsetup_r>:
 8004bd0:	b538      	push	{r3, r4, r5, lr}
 8004bd2:	4b29      	ldr	r3, [pc, #164]	@ (8004c78 <__swsetup_r+0xa8>)
 8004bd4:	4605      	mov	r5, r0
 8004bd6:	6818      	ldr	r0, [r3, #0]
 8004bd8:	460c      	mov	r4, r1
 8004bda:	b118      	cbz	r0, 8004be4 <__swsetup_r+0x14>
 8004bdc:	6a03      	ldr	r3, [r0, #32]
 8004bde:	b90b      	cbnz	r3, 8004be4 <__swsetup_r+0x14>
 8004be0:	f7fe fadc 	bl	800319c <__sinit>
 8004be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004be8:	0719      	lsls	r1, r3, #28
 8004bea:	d422      	bmi.n	8004c32 <__swsetup_r+0x62>
 8004bec:	06da      	lsls	r2, r3, #27
 8004bee:	d407      	bmi.n	8004c00 <__swsetup_r+0x30>
 8004bf0:	2209      	movs	r2, #9
 8004bf2:	602a      	str	r2, [r5, #0]
 8004bf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bf8:	81a3      	strh	r3, [r4, #12]
 8004bfa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004bfe:	e033      	b.n	8004c68 <__swsetup_r+0x98>
 8004c00:	0758      	lsls	r0, r3, #29
 8004c02:	d512      	bpl.n	8004c2a <__swsetup_r+0x5a>
 8004c04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004c06:	b141      	cbz	r1, 8004c1a <__swsetup_r+0x4a>
 8004c08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004c0c:	4299      	cmp	r1, r3
 8004c0e:	d002      	beq.n	8004c16 <__swsetup_r+0x46>
 8004c10:	4628      	mov	r0, r5
 8004c12:	f7ff f9a9 	bl	8003f68 <_free_r>
 8004c16:	2300      	movs	r3, #0
 8004c18:	6363      	str	r3, [r4, #52]	@ 0x34
 8004c1a:	89a3      	ldrh	r3, [r4, #12]
 8004c1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004c20:	81a3      	strh	r3, [r4, #12]
 8004c22:	2300      	movs	r3, #0
 8004c24:	6063      	str	r3, [r4, #4]
 8004c26:	6923      	ldr	r3, [r4, #16]
 8004c28:	6023      	str	r3, [r4, #0]
 8004c2a:	89a3      	ldrh	r3, [r4, #12]
 8004c2c:	f043 0308 	orr.w	r3, r3, #8
 8004c30:	81a3      	strh	r3, [r4, #12]
 8004c32:	6923      	ldr	r3, [r4, #16]
 8004c34:	b94b      	cbnz	r3, 8004c4a <__swsetup_r+0x7a>
 8004c36:	89a3      	ldrh	r3, [r4, #12]
 8004c38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004c3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c40:	d003      	beq.n	8004c4a <__swsetup_r+0x7a>
 8004c42:	4621      	mov	r1, r4
 8004c44:	4628      	mov	r0, r5
 8004c46:	f000 f83f 	bl	8004cc8 <__smakebuf_r>
 8004c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004c4e:	f013 0201 	ands.w	r2, r3, #1
 8004c52:	d00a      	beq.n	8004c6a <__swsetup_r+0x9a>
 8004c54:	2200      	movs	r2, #0
 8004c56:	60a2      	str	r2, [r4, #8]
 8004c58:	6962      	ldr	r2, [r4, #20]
 8004c5a:	4252      	negs	r2, r2
 8004c5c:	61a2      	str	r2, [r4, #24]
 8004c5e:	6922      	ldr	r2, [r4, #16]
 8004c60:	b942      	cbnz	r2, 8004c74 <__swsetup_r+0xa4>
 8004c62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004c66:	d1c5      	bne.n	8004bf4 <__swsetup_r+0x24>
 8004c68:	bd38      	pop	{r3, r4, r5, pc}
 8004c6a:	0799      	lsls	r1, r3, #30
 8004c6c:	bf58      	it	pl
 8004c6e:	6962      	ldrpl	r2, [r4, #20]
 8004c70:	60a2      	str	r2, [r4, #8]
 8004c72:	e7f4      	b.n	8004c5e <__swsetup_r+0x8e>
 8004c74:	2000      	movs	r0, #0
 8004c76:	e7f7      	b.n	8004c68 <__swsetup_r+0x98>
 8004c78:	20000018 	.word	0x20000018

08004c7c <__swhatbuf_r>:
 8004c7c:	b570      	push	{r4, r5, r6, lr}
 8004c7e:	460c      	mov	r4, r1
 8004c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c84:	2900      	cmp	r1, #0
 8004c86:	b096      	sub	sp, #88	@ 0x58
 8004c88:	4615      	mov	r5, r2
 8004c8a:	461e      	mov	r6, r3
 8004c8c:	da0d      	bge.n	8004caa <__swhatbuf_r+0x2e>
 8004c8e:	89a3      	ldrh	r3, [r4, #12]
 8004c90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004c94:	f04f 0100 	mov.w	r1, #0
 8004c98:	bf14      	ite	ne
 8004c9a:	2340      	movne	r3, #64	@ 0x40
 8004c9c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004ca0:	2000      	movs	r0, #0
 8004ca2:	6031      	str	r1, [r6, #0]
 8004ca4:	602b      	str	r3, [r5, #0]
 8004ca6:	b016      	add	sp, #88	@ 0x58
 8004ca8:	bd70      	pop	{r4, r5, r6, pc}
 8004caa:	466a      	mov	r2, sp
 8004cac:	f000 f89e 	bl	8004dec <_fstat_r>
 8004cb0:	2800      	cmp	r0, #0
 8004cb2:	dbec      	blt.n	8004c8e <__swhatbuf_r+0x12>
 8004cb4:	9901      	ldr	r1, [sp, #4]
 8004cb6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004cba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004cbe:	4259      	negs	r1, r3
 8004cc0:	4159      	adcs	r1, r3
 8004cc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004cc6:	e7eb      	b.n	8004ca0 <__swhatbuf_r+0x24>

08004cc8 <__smakebuf_r>:
 8004cc8:	898b      	ldrh	r3, [r1, #12]
 8004cca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ccc:	079d      	lsls	r5, r3, #30
 8004cce:	4606      	mov	r6, r0
 8004cd0:	460c      	mov	r4, r1
 8004cd2:	d507      	bpl.n	8004ce4 <__smakebuf_r+0x1c>
 8004cd4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004cd8:	6023      	str	r3, [r4, #0]
 8004cda:	6123      	str	r3, [r4, #16]
 8004cdc:	2301      	movs	r3, #1
 8004cde:	6163      	str	r3, [r4, #20]
 8004ce0:	b003      	add	sp, #12
 8004ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ce4:	ab01      	add	r3, sp, #4
 8004ce6:	466a      	mov	r2, sp
 8004ce8:	f7ff ffc8 	bl	8004c7c <__swhatbuf_r>
 8004cec:	9f00      	ldr	r7, [sp, #0]
 8004cee:	4605      	mov	r5, r0
 8004cf0:	4639      	mov	r1, r7
 8004cf2:	4630      	mov	r0, r6
 8004cf4:	f7fd ffae 	bl	8002c54 <_malloc_r>
 8004cf8:	b948      	cbnz	r0, 8004d0e <__smakebuf_r+0x46>
 8004cfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cfe:	059a      	lsls	r2, r3, #22
 8004d00:	d4ee      	bmi.n	8004ce0 <__smakebuf_r+0x18>
 8004d02:	f023 0303 	bic.w	r3, r3, #3
 8004d06:	f043 0302 	orr.w	r3, r3, #2
 8004d0a:	81a3      	strh	r3, [r4, #12]
 8004d0c:	e7e2      	b.n	8004cd4 <__smakebuf_r+0xc>
 8004d0e:	89a3      	ldrh	r3, [r4, #12]
 8004d10:	6020      	str	r0, [r4, #0]
 8004d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d16:	81a3      	strh	r3, [r4, #12]
 8004d18:	9b01      	ldr	r3, [sp, #4]
 8004d1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004d1e:	b15b      	cbz	r3, 8004d38 <__smakebuf_r+0x70>
 8004d20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d24:	4630      	mov	r0, r6
 8004d26:	f000 f80b 	bl	8004d40 <_isatty_r>
 8004d2a:	b128      	cbz	r0, 8004d38 <__smakebuf_r+0x70>
 8004d2c:	89a3      	ldrh	r3, [r4, #12]
 8004d2e:	f023 0303 	bic.w	r3, r3, #3
 8004d32:	f043 0301 	orr.w	r3, r3, #1
 8004d36:	81a3      	strh	r3, [r4, #12]
 8004d38:	89a3      	ldrh	r3, [r4, #12]
 8004d3a:	431d      	orrs	r5, r3
 8004d3c:	81a5      	strh	r5, [r4, #12]
 8004d3e:	e7cf      	b.n	8004ce0 <__smakebuf_r+0x18>

08004d40 <_isatty_r>:
 8004d40:	b538      	push	{r3, r4, r5, lr}
 8004d42:	4d06      	ldr	r5, [pc, #24]	@ (8004d5c <_isatty_r+0x1c>)
 8004d44:	2300      	movs	r3, #0
 8004d46:	4604      	mov	r4, r0
 8004d48:	4608      	mov	r0, r1
 8004d4a:	602b      	str	r3, [r5, #0]
 8004d4c:	f7fc fa73 	bl	8001236 <_isatty>
 8004d50:	1c43      	adds	r3, r0, #1
 8004d52:	d102      	bne.n	8004d5a <_isatty_r+0x1a>
 8004d54:	682b      	ldr	r3, [r5, #0]
 8004d56:	b103      	cbz	r3, 8004d5a <_isatty_r+0x1a>
 8004d58:	6023      	str	r3, [r4, #0]
 8004d5a:	bd38      	pop	{r3, r4, r5, pc}
 8004d5c:	2000040c 	.word	0x2000040c

08004d60 <_lseek_r>:
 8004d60:	b538      	push	{r3, r4, r5, lr}
 8004d62:	4d07      	ldr	r5, [pc, #28]	@ (8004d80 <_lseek_r+0x20>)
 8004d64:	4604      	mov	r4, r0
 8004d66:	4608      	mov	r0, r1
 8004d68:	4611      	mov	r1, r2
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	602a      	str	r2, [r5, #0]
 8004d6e:	461a      	mov	r2, r3
 8004d70:	f7fc fa6c 	bl	800124c <_lseek>
 8004d74:	1c43      	adds	r3, r0, #1
 8004d76:	d102      	bne.n	8004d7e <_lseek_r+0x1e>
 8004d78:	682b      	ldr	r3, [r5, #0]
 8004d7a:	b103      	cbz	r3, 8004d7e <_lseek_r+0x1e>
 8004d7c:	6023      	str	r3, [r4, #0]
 8004d7e:	bd38      	pop	{r3, r4, r5, pc}
 8004d80:	2000040c 	.word	0x2000040c

08004d84 <_read_r>:
 8004d84:	b538      	push	{r3, r4, r5, lr}
 8004d86:	4d07      	ldr	r5, [pc, #28]	@ (8004da4 <_read_r+0x20>)
 8004d88:	4604      	mov	r4, r0
 8004d8a:	4608      	mov	r0, r1
 8004d8c:	4611      	mov	r1, r2
 8004d8e:	2200      	movs	r2, #0
 8004d90:	602a      	str	r2, [r5, #0]
 8004d92:	461a      	mov	r2, r3
 8004d94:	f7fc f9fa 	bl	800118c <_read>
 8004d98:	1c43      	adds	r3, r0, #1
 8004d9a:	d102      	bne.n	8004da2 <_read_r+0x1e>
 8004d9c:	682b      	ldr	r3, [r5, #0]
 8004d9e:	b103      	cbz	r3, 8004da2 <_read_r+0x1e>
 8004da0:	6023      	str	r3, [r4, #0]
 8004da2:	bd38      	pop	{r3, r4, r5, pc}
 8004da4:	2000040c 	.word	0x2000040c

08004da8 <_write_r>:
 8004da8:	b538      	push	{r3, r4, r5, lr}
 8004daa:	4d07      	ldr	r5, [pc, #28]	@ (8004dc8 <_write_r+0x20>)
 8004dac:	4604      	mov	r4, r0
 8004dae:	4608      	mov	r0, r1
 8004db0:	4611      	mov	r1, r2
 8004db2:	2200      	movs	r2, #0
 8004db4:	602a      	str	r2, [r5, #0]
 8004db6:	461a      	mov	r2, r3
 8004db8:	f7fc fa05 	bl	80011c6 <_write>
 8004dbc:	1c43      	adds	r3, r0, #1
 8004dbe:	d102      	bne.n	8004dc6 <_write_r+0x1e>
 8004dc0:	682b      	ldr	r3, [r5, #0]
 8004dc2:	b103      	cbz	r3, 8004dc6 <_write_r+0x1e>
 8004dc4:	6023      	str	r3, [r4, #0]
 8004dc6:	bd38      	pop	{r3, r4, r5, pc}
 8004dc8:	2000040c 	.word	0x2000040c

08004dcc <_close_r>:
 8004dcc:	b538      	push	{r3, r4, r5, lr}
 8004dce:	4d06      	ldr	r5, [pc, #24]	@ (8004de8 <_close_r+0x1c>)
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	4604      	mov	r4, r0
 8004dd4:	4608      	mov	r0, r1
 8004dd6:	602b      	str	r3, [r5, #0]
 8004dd8:	f7fc fa11 	bl	80011fe <_close>
 8004ddc:	1c43      	adds	r3, r0, #1
 8004dde:	d102      	bne.n	8004de6 <_close_r+0x1a>
 8004de0:	682b      	ldr	r3, [r5, #0]
 8004de2:	b103      	cbz	r3, 8004de6 <_close_r+0x1a>
 8004de4:	6023      	str	r3, [r4, #0]
 8004de6:	bd38      	pop	{r3, r4, r5, pc}
 8004de8:	2000040c 	.word	0x2000040c

08004dec <_fstat_r>:
 8004dec:	b538      	push	{r3, r4, r5, lr}
 8004dee:	4d07      	ldr	r5, [pc, #28]	@ (8004e0c <_fstat_r+0x20>)
 8004df0:	2300      	movs	r3, #0
 8004df2:	4604      	mov	r4, r0
 8004df4:	4608      	mov	r0, r1
 8004df6:	4611      	mov	r1, r2
 8004df8:	602b      	str	r3, [r5, #0]
 8004dfa:	f7fc fa0c 	bl	8001216 <_fstat>
 8004dfe:	1c43      	adds	r3, r0, #1
 8004e00:	d102      	bne.n	8004e08 <_fstat_r+0x1c>
 8004e02:	682b      	ldr	r3, [r5, #0]
 8004e04:	b103      	cbz	r3, 8004e08 <_fstat_r+0x1c>
 8004e06:	6023      	str	r3, [r4, #0]
 8004e08:	bd38      	pop	{r3, r4, r5, pc}
 8004e0a:	bf00      	nop
 8004e0c:	2000040c 	.word	0x2000040c

08004e10 <__assert_func>:
 8004e10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004e12:	4614      	mov	r4, r2
 8004e14:	461a      	mov	r2, r3
 8004e16:	4b09      	ldr	r3, [pc, #36]	@ (8004e3c <__assert_func+0x2c>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4605      	mov	r5, r0
 8004e1c:	68d8      	ldr	r0, [r3, #12]
 8004e1e:	b14c      	cbz	r4, 8004e34 <__assert_func+0x24>
 8004e20:	4b07      	ldr	r3, [pc, #28]	@ (8004e40 <__assert_func+0x30>)
 8004e22:	9100      	str	r1, [sp, #0]
 8004e24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004e28:	4906      	ldr	r1, [pc, #24]	@ (8004e44 <__assert_func+0x34>)
 8004e2a:	462b      	mov	r3, r5
 8004e2c:	f000 f820 	bl	8004e70 <fiprintf>
 8004e30:	f000 f83d 	bl	8004eae <abort>
 8004e34:	4b04      	ldr	r3, [pc, #16]	@ (8004e48 <__assert_func+0x38>)
 8004e36:	461c      	mov	r4, r3
 8004e38:	e7f3      	b.n	8004e22 <__assert_func+0x12>
 8004e3a:	bf00      	nop
 8004e3c:	20000018 	.word	0x20000018
 8004e40:	080050a5 	.word	0x080050a5
 8004e44:	080050b2 	.word	0x080050b2
 8004e48:	080050e0 	.word	0x080050e0

08004e4c <__ascii_mbtowc>:
 8004e4c:	b082      	sub	sp, #8
 8004e4e:	b901      	cbnz	r1, 8004e52 <__ascii_mbtowc+0x6>
 8004e50:	a901      	add	r1, sp, #4
 8004e52:	b142      	cbz	r2, 8004e66 <__ascii_mbtowc+0x1a>
 8004e54:	b14b      	cbz	r3, 8004e6a <__ascii_mbtowc+0x1e>
 8004e56:	7813      	ldrb	r3, [r2, #0]
 8004e58:	600b      	str	r3, [r1, #0]
 8004e5a:	7812      	ldrb	r2, [r2, #0]
 8004e5c:	1e10      	subs	r0, r2, #0
 8004e5e:	bf18      	it	ne
 8004e60:	2001      	movne	r0, #1
 8004e62:	b002      	add	sp, #8
 8004e64:	4770      	bx	lr
 8004e66:	4610      	mov	r0, r2
 8004e68:	e7fb      	b.n	8004e62 <__ascii_mbtowc+0x16>
 8004e6a:	f06f 0001 	mvn.w	r0, #1
 8004e6e:	e7f8      	b.n	8004e62 <__ascii_mbtowc+0x16>

08004e70 <fiprintf>:
 8004e70:	b40e      	push	{r1, r2, r3}
 8004e72:	b503      	push	{r0, r1, lr}
 8004e74:	4601      	mov	r1, r0
 8004e76:	ab03      	add	r3, sp, #12
 8004e78:	4805      	ldr	r0, [pc, #20]	@ (8004e90 <fiprintf+0x20>)
 8004e7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e7e:	6800      	ldr	r0, [r0, #0]
 8004e80:	9301      	str	r3, [sp, #4]
 8004e82:	f7ff f8e5 	bl	8004050 <_vfiprintf_r>
 8004e86:	b002      	add	sp, #8
 8004e88:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e8c:	b003      	add	sp, #12
 8004e8e:	4770      	bx	lr
 8004e90:	20000018 	.word	0x20000018

08004e94 <__ascii_wctomb>:
 8004e94:	4603      	mov	r3, r0
 8004e96:	4608      	mov	r0, r1
 8004e98:	b141      	cbz	r1, 8004eac <__ascii_wctomb+0x18>
 8004e9a:	2aff      	cmp	r2, #255	@ 0xff
 8004e9c:	d904      	bls.n	8004ea8 <__ascii_wctomb+0x14>
 8004e9e:	228a      	movs	r2, #138	@ 0x8a
 8004ea0:	601a      	str	r2, [r3, #0]
 8004ea2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ea6:	4770      	bx	lr
 8004ea8:	700a      	strb	r2, [r1, #0]
 8004eaa:	2001      	movs	r0, #1
 8004eac:	4770      	bx	lr

08004eae <abort>:
 8004eae:	b508      	push	{r3, lr}
 8004eb0:	2006      	movs	r0, #6
 8004eb2:	f000 f82b 	bl	8004f0c <raise>
 8004eb6:	2001      	movs	r0, #1
 8004eb8:	f7fc f95d 	bl	8001176 <_exit>

08004ebc <_raise_r>:
 8004ebc:	291f      	cmp	r1, #31
 8004ebe:	b538      	push	{r3, r4, r5, lr}
 8004ec0:	4605      	mov	r5, r0
 8004ec2:	460c      	mov	r4, r1
 8004ec4:	d904      	bls.n	8004ed0 <_raise_r+0x14>
 8004ec6:	2316      	movs	r3, #22
 8004ec8:	6003      	str	r3, [r0, #0]
 8004eca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ece:	bd38      	pop	{r3, r4, r5, pc}
 8004ed0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004ed2:	b112      	cbz	r2, 8004eda <_raise_r+0x1e>
 8004ed4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004ed8:	b94b      	cbnz	r3, 8004eee <_raise_r+0x32>
 8004eda:	4628      	mov	r0, r5
 8004edc:	f000 f830 	bl	8004f40 <_getpid_r>
 8004ee0:	4622      	mov	r2, r4
 8004ee2:	4601      	mov	r1, r0
 8004ee4:	4628      	mov	r0, r5
 8004ee6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004eea:	f000 b817 	b.w	8004f1c <_kill_r>
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d00a      	beq.n	8004f08 <_raise_r+0x4c>
 8004ef2:	1c59      	adds	r1, r3, #1
 8004ef4:	d103      	bne.n	8004efe <_raise_r+0x42>
 8004ef6:	2316      	movs	r3, #22
 8004ef8:	6003      	str	r3, [r0, #0]
 8004efa:	2001      	movs	r0, #1
 8004efc:	e7e7      	b.n	8004ece <_raise_r+0x12>
 8004efe:	2100      	movs	r1, #0
 8004f00:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004f04:	4620      	mov	r0, r4
 8004f06:	4798      	blx	r3
 8004f08:	2000      	movs	r0, #0
 8004f0a:	e7e0      	b.n	8004ece <_raise_r+0x12>

08004f0c <raise>:
 8004f0c:	4b02      	ldr	r3, [pc, #8]	@ (8004f18 <raise+0xc>)
 8004f0e:	4601      	mov	r1, r0
 8004f10:	6818      	ldr	r0, [r3, #0]
 8004f12:	f7ff bfd3 	b.w	8004ebc <_raise_r>
 8004f16:	bf00      	nop
 8004f18:	20000018 	.word	0x20000018

08004f1c <_kill_r>:
 8004f1c:	b538      	push	{r3, r4, r5, lr}
 8004f1e:	4d07      	ldr	r5, [pc, #28]	@ (8004f3c <_kill_r+0x20>)
 8004f20:	2300      	movs	r3, #0
 8004f22:	4604      	mov	r4, r0
 8004f24:	4608      	mov	r0, r1
 8004f26:	4611      	mov	r1, r2
 8004f28:	602b      	str	r3, [r5, #0]
 8004f2a:	f7fc f914 	bl	8001156 <_kill>
 8004f2e:	1c43      	adds	r3, r0, #1
 8004f30:	d102      	bne.n	8004f38 <_kill_r+0x1c>
 8004f32:	682b      	ldr	r3, [r5, #0]
 8004f34:	b103      	cbz	r3, 8004f38 <_kill_r+0x1c>
 8004f36:	6023      	str	r3, [r4, #0]
 8004f38:	bd38      	pop	{r3, r4, r5, pc}
 8004f3a:	bf00      	nop
 8004f3c:	2000040c 	.word	0x2000040c

08004f40 <_getpid_r>:
 8004f40:	f7fc b901 	b.w	8001146 <_getpid>

08004f44 <_init>:
 8004f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f46:	bf00      	nop
 8004f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f4a:	bc08      	pop	{r3}
 8004f4c:	469e      	mov	lr, r3
 8004f4e:	4770      	bx	lr

08004f50 <_fini>:
 8004f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f52:	bf00      	nop
 8004f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f56:	bc08      	pop	{r3}
 8004f58:	469e      	mov	lr, r3
 8004f5a:	4770      	bx	lr
