{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 30 23:46:25 2021 " "Info: Processing started: Sat Oct 30 23:46:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sw_pc_ar -c sw_pc_ar --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sw_pc_ar -c sw_pc_ar --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_cdu " "Info: Assuming node \"clk_cdu\" is an undefined clock" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_cdu" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_cdu register pc\[5\] register pc\[5\] 298.6 MHz 3.349 ns Internal " "Info: Clock \"clk_cdu\" has Internal fmax of 298.6 MHz between source register \"pc\[5\]\" and destination register \"pc\[5\]\" (period= 3.349 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.085 ns + Longest register register " "Info: + Longest register to register delay is 3.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[5\] 1 REG LCFF_X7_Y5_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y5_N25; Fanout = 3; REG Node = 'pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.206 ns) 0.983 ns bus_reg\[5\]~18 2 COMB LCCOMB_X6_Y5_N2 1 " "Info: 2: + IC(0.777 ns) + CELL(0.206 ns) = 0.983 ns; Loc. = LCCOMB_X6_Y5_N2; Fanout = 1; COMB Node = 'bus_reg\[5\]~18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { pc[5] bus_reg[5]~18 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 1.551 ns bus_reg\[5\]~19 3 COMB LCCOMB_X6_Y5_N26 3 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 1.551 ns; Loc. = LCCOMB_X6_Y5_N26; Fanout = 3; COMB Node = 'bus_reg\[5\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { bus_reg[5]~18 bus_reg[5]~19 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.460 ns) 3.085 ns pc\[5\] 4 REG LCFF_X7_Y5_N25 3 " "Info: 4: + IC(1.074 ns) + CELL(0.460 ns) = 3.085 ns; Loc. = LCFF_X7_Y5_N25; Fanout = 3; REG Node = 'pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { bus_reg[5]~19 pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.872 ns ( 28.27 % ) " "Info: Total cell delay = 0.872 ns ( 28.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.213 ns ( 71.73 % ) " "Info: Total interconnect delay = 2.213 ns ( 71.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.085 ns" { pc[5] bus_reg[5]~18 bus_reg[5]~19 pc[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.085 ns" { pc[5] {} bus_reg[5]~18 {} bus_reg[5]~19 {} pc[5] {} } { 0.000ns 0.777ns 0.362ns 1.074ns } { 0.000ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.736 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_cdu\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns pc\[5\] 3 REG LCFF_X7_Y5_N25 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X7_Y5_N25; Fanout = 3; REG Node = 'pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk_cdu~clkctrl pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl pc[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} pc[5] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.736 ns - Longest register " "Info: - Longest clock path from clock \"clk_cdu\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns pc\[5\] 3 REG LCFF_X7_Y5_N25 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X7_Y5_N25; Fanout = 3; REG Node = 'pc\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk_cdu~clkctrl pc[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl pc[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} pc[5] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl pc[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} pc[5] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} pc[5] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.085 ns" { pc[5] bus_reg[5]~18 bus_reg[5]~19 pc[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.085 ns" { pc[5] {} bus_reg[5]~18 {} bus_reg[5]~19 {} pc[5] {} } { 0.000ns 0.777ns 0.362ns 1.074ns } { 0.000ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl pc[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} pc[5] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} pc[5] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc\[7\] pcld clk_cdu 8.236 ns register " "Info: tsu for register \"pc\[7\]\" (data pin = \"pcld\", clock pin = \"clk_cdu\") is 8.236 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.012 ns + Longest pin register " "Info: + Longest pin to register delay is 11.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns pcld 1 PIN PIN_126 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_126; Fanout = 2; PIN Node = 'pcld'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcld } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.805 ns) + CELL(0.370 ns) 8.109 ns seq2~1 2 COMB LCCOMB_X8_Y6_N16 2 " "Info: 2: + IC(6.805 ns) + CELL(0.370 ns) = 8.109 ns; Loc. = LCCOMB_X8_Y6_N16; Fanout = 2; COMB Node = 'seq2~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.175 ns" { pcld seq2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.735 ns) 9.882 ns pc\[0\]~25 3 COMB LCCOMB_X7_Y5_N14 2 " "Info: 3: + IC(1.038 ns) + CELL(0.735 ns) = 9.882 ns; Loc. = LCCOMB_X7_Y5_N14; Fanout = 2; COMB Node = 'pc\[0\]~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { seq2~1 pc[0]~25 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.968 ns pc\[1\]~27 4 COMB LCCOMB_X7_Y5_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 9.968 ns; Loc. = LCCOMB_X7_Y5_N16; Fanout = 2; COMB Node = 'pc\[1\]~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[0]~25 pc[1]~27 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.054 ns pc\[2\]~29 5 COMB LCCOMB_X7_Y5_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 10.054 ns; Loc. = LCCOMB_X7_Y5_N18; Fanout = 2; COMB Node = 'pc\[2\]~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[1]~27 pc[2]~29 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.140 ns pc\[3\]~31 6 COMB LCCOMB_X7_Y5_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 10.140 ns; Loc. = LCCOMB_X7_Y5_N20; Fanout = 2; COMB Node = 'pc\[3\]~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[2]~29 pc[3]~31 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.226 ns pc\[4\]~33 7 COMB LCCOMB_X7_Y5_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 10.226 ns; Loc. = LCCOMB_X7_Y5_N22; Fanout = 2; COMB Node = 'pc\[4\]~33'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[3]~31 pc[4]~33 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.312 ns pc\[5\]~35 8 COMB LCCOMB_X7_Y5_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 10.312 ns; Loc. = LCCOMB_X7_Y5_N24; Fanout = 2; COMB Node = 'pc\[5\]~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[4]~33 pc[5]~35 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.398 ns pc\[6\]~37 9 COMB LCCOMB_X7_Y5_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.398 ns; Loc. = LCCOMB_X7_Y5_N26; Fanout = 1; COMB Node = 'pc\[6\]~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[5]~35 pc[6]~37 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.904 ns pc\[7\]~38 10 COMB LCCOMB_X7_Y5_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 10.904 ns; Loc. = LCCOMB_X7_Y5_N28; Fanout = 1; COMB Node = 'pc\[7\]~38'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { pc[6]~37 pc[7]~38 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.012 ns pc\[7\] 11 REG LCFF_X7_Y5_N29 2 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 11.012 ns; Loc. = LCFF_X7_Y5_N29; Fanout = 2; REG Node = 'pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pc[7]~38 pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.169 ns ( 28.78 % ) " "Info: Total cell delay = 3.169 ns ( 28.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 71.22 % ) " "Info: Total interconnect delay = 7.843 ns ( 71.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.012 ns" { pcld seq2~1 pc[0]~25 pc[1]~27 pc[2]~29 pc[3]~31 pc[4]~33 pc[5]~35 pc[6]~37 pc[7]~38 pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.012 ns" { pcld {} pcld~combout {} seq2~1 {} pc[0]~25 {} pc[1]~27 {} pc[2]~29 {} pc[3]~31 {} pc[4]~33 {} pc[5]~35 {} pc[6]~37 {} pc[7]~38 {} pc[7] {} } { 0.000ns 0.000ns 6.805ns 1.038ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.934ns 0.370ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.736 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_cdu\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns pc\[7\] 3 REG LCFF_X7_Y5_N29 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X7_Y5_N29; Fanout = 2; REG Node = 'pc\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk_cdu~clkctrl pc[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.012 ns" { pcld seq2~1 pc[0]~25 pc[1]~27 pc[2]~29 pc[3]~31 pc[4]~33 pc[5]~35 pc[6]~37 pc[7]~38 pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.012 ns" { pcld {} pcld~combout {} seq2~1 {} pc[0]~25 {} pc[1]~27 {} pc[2]~29 {} pc[3]~31 {} pc[4]~33 {} pc[5]~35 {} pc[6]~37 {} pc[7]~38 {} pc[7] {} } { 0.000ns 0.000ns 6.805ns 1.038ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.934ns 0.370ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl pc[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_cdu d\[6\] pc\[6\] 10.025 ns register " "Info: tco from clock \"clk_cdu\" to destination pin \"d\[6\]\" through register \"pc\[6\]\" is 10.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.736 ns + Longest register " "Info: + Longest clock path from clock \"clk_cdu\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns pc\[6\] 3 REG LCFF_X7_Y5_N27 3 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X7_Y5_N27; Fanout = 3; REG Node = 'pc\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk_cdu~clkctrl pc[6] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl pc[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} pc[6] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.985 ns + Longest register pin " "Info: + Longest register to pin delay is 6.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[6\] 1 REG LCFF_X7_Y5_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y5_N27; Fanout = 3; REG Node = 'pc\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.366 ns) 1.142 ns bus_reg\[6\]~20 2 COMB LCCOMB_X6_Y5_N12 1 " "Info: 2: + IC(0.776 ns) + CELL(0.366 ns) = 1.142 ns; Loc. = LCCOMB_X6_Y5_N12; Fanout = 1; COMB Node = 'bus_reg\[6\]~20'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { pc[6] bus_reg[6]~20 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 1.702 ns bus_reg\[6\]~21 3 COMB LCCOMB_X6_Y5_N20 3 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 1.702 ns; Loc. = LCCOMB_X6_Y5_N20; Fanout = 3; COMB Node = 'bus_reg\[6\]~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { bus_reg[6]~20 bus_reg[6]~21 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(3.066 ns) 6.985 ns d\[6\] 4 PIN PIN_4 0 " "Info: 4: + IC(2.217 ns) + CELL(3.066 ns) = 6.985 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'd\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.283 ns" { bus_reg[6]~21 d[6] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.638 ns ( 52.08 % ) " "Info: Total cell delay = 3.638 ns ( 52.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.347 ns ( 47.92 % ) " "Info: Total interconnect delay = 3.347 ns ( 47.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { pc[6] bus_reg[6]~20 bus_reg[6]~21 d[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { pc[6] {} bus_reg[6]~20 {} bus_reg[6]~21 {} d[6] {} } { 0.000ns 0.776ns 0.354ns 2.217ns } { 0.000ns 0.366ns 0.206ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { clk_cdu clk_cdu~clkctrl pc[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} pc[6] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { pc[6] bus_reg[6]~20 bus_reg[6]~21 d[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { pc[6] {} bus_reg[6]~20 {} bus_reg[6]~21 {} d[6] {} } { 0.000ns 0.776ns 0.354ns 2.217ns } { 0.000ns 0.366ns 0.206ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[7\] d\[7\] 14.281 ns Longest " "Info: Longest tpd from source pin \"d\[7\]\" to destination pin \"d\[7\]\" is 14.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[7\] 1 PIN PIN_137 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_137; Fanout = 1; PIN Node = 'd\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns d\[7\]~8 2 COMB IOC_X3_Y14_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOC_X3_Y14_N2; Fanout = 1; COMB Node = 'd\[7\]~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { d[7] d[7]~8 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.787 ns) + CELL(0.651 ns) 8.382 ns bus_reg\[7\]~22 3 COMB LCCOMB_X6_Y5_N22 1 " "Info: 3: + IC(6.787 ns) + CELL(0.651 ns) = 8.382 ns; Loc. = LCCOMB_X6_Y5_N22; Fanout = 1; COMB Node = 'bus_reg\[7\]~22'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.438 ns" { d[7]~8 bus_reg[7]~22 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 8.948 ns bus_reg\[7\]~23 4 COMB LCCOMB_X6_Y5_N30 3 " "Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 8.948 ns; Loc. = LCCOMB_X6_Y5_N30; Fanout = 3; COMB Node = 'bus_reg\[7\]~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { bus_reg[7]~22 bus_reg[7]~23 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.097 ns) + CELL(3.236 ns) 14.281 ns d\[7\] 5 PIN PIN_137 0 " "Info: 5: + IC(2.097 ns) + CELL(3.236 ns) = 14.281 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.333 ns" { bus_reg[7]~23 d[7] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.037 ns ( 35.27 % ) " "Info: Total cell delay = 5.037 ns ( 35.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.244 ns ( 64.73 % ) " "Info: Total interconnect delay = 9.244 ns ( 64.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.281 ns" { d[7] d[7]~8 bus_reg[7]~22 bus_reg[7]~23 d[7] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.281 ns" { d[7] {} d[7]~8 {} bus_reg[7]~22 {} bus_reg[7]~23 {} d[7] {} } { 0.000ns 0.000ns 6.787ns 0.360ns 2.097ns } { 0.000ns 0.944ns 0.651ns 0.206ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ar\[5\] inputd\[5\] clk_cdu -4.625 ns register " "Info: th for register \"ar\[5\]\" (data pin = \"inputd\[5\]\", clock pin = \"clk_cdu\") is -4.625 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.735 ns + Longest register " "Info: + Longest clock path from clock \"clk_cdu\" to destination register is 2.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.735 ns ar\[5\] 3 REG LCFF_X6_Y5_N27 1 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.735 ns; Loc. = LCFF_X6_Y5_N27; Fanout = 1; REG Node = 'ar\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { clk_cdu~clkctrl ar[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.57 % ) " "Info: Total cell delay = 1.766 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 35.43 % ) " "Info: Total interconnect delay = 0.969 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { clk_cdu clk_cdu~clkctrl ar[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.735 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} ar[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.666 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns inputd\[5\] 1 PIN PIN_133 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_133; Fanout = 1; PIN Node = 'inputd\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.248 ns) + CELL(0.366 ns) 7.558 ns bus_reg\[5\]~19 2 COMB LCCOMB_X6_Y5_N26 3 " "Info: 2: + IC(6.248 ns) + CELL(0.366 ns) = 7.558 ns; Loc. = LCCOMB_X6_Y5_N26; Fanout = 3; COMB Node = 'bus_reg\[5\]~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.614 ns" { inputd[5] bus_reg[5]~19 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.666 ns ar\[5\] 3 REG LCFF_X6_Y5_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.666 ns; Loc. = LCFF_X6_Y5_N27; Fanout = 1; REG Node = 'ar\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { bus_reg[5]~19 ar[5] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/forever/Desktop/sw_pc_ar/sw_pc_ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.418 ns ( 18.50 % ) " "Info: Total cell delay = 1.418 ns ( 18.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.248 ns ( 81.50 % ) " "Info: Total interconnect delay = 6.248 ns ( 81.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.666 ns" { inputd[5] bus_reg[5]~19 ar[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.666 ns" { inputd[5] {} inputd[5]~combout {} bus_reg[5]~19 {} ar[5] {} } { 0.000ns 0.000ns 6.248ns 0.000ns } { 0.000ns 0.944ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { clk_cdu clk_cdu~clkctrl ar[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.735 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} ar[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.666 ns" { inputd[5] bus_reg[5]~19 ar[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.666 ns" { inputd[5] {} inputd[5]~combout {} bus_reg[5]~19 {} ar[5] {} } { 0.000ns 0.000ns 6.248ns 0.000ns } { 0.000ns 0.944ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 30 23:46:25 2021 " "Info: Processing ended: Sat Oct 30 23:46:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
