{
    "//": "Design Configuration",
    "DESIGN_NAME": "CPU_core",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10,

    "//": "SDC Constraints",
    "PNR_SDC_FILE": "dir::src/CPU_core.sdc",
    "SIGNOFF_SDC_FILE": "dir::src/CPU_core.sdc",

    "//": "Synthesis Configuration",
    "SYNTH_STRATEGY": "AREA 1",
    "SYNTH_BUFFERING": 1,
    "SYNTH_SIZING": 1,
    "SYNTH_NO_FLAT": 0,
    "SYNTH_SHARE_RESOURCES": 1,
    "MAX_FANOUT_CONSTRAINT": 12,
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "SYNTH_DRIVING_CELL": "sky130_fd_sc_hd__inv_2",
    "OUTPUT_CAP_LOAD": 17.65,

    "//": "Floorplan Configuration",
    "FP_CORE_UTIL": 15,
    "FP_ASPECT_RATIO": 1,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    
    "//": "Placement Configuration",
    "PL_TARGET_DENSITY": 0.45,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": true,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": true,
    "PL_RESIZER_BUFFER_INPUT_PORTS": true,
    "PL_RESIZER_BUFFER_OUTPUT_PORTS": true,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "PL_RESIZER_ALLOW_SETUP_VIOS": true,
    "PL_RESIZER_HOLD_MAX_BUFFER_PERCENT": 60,

    "//": "Clock Tree Synthesis",
    "CTS_STRATEGY": "5",
    "CTS_TARGET_SKEW": 80,
    "CTS_SINK_CLUSTERING_SIZE": 20,
    "CTS_SINK_CLUSTERING_MAX_DIAMETER": 80,
    "CTS_CLK_MAX_WIRE_LENGTH": 80,
    "CTS_DISABLE_POST_PROCESSING": false,
    "CLOCK_TREE_SYNTH": true,
    "CTS_CLK_BUFFER_LIST": ["sky130_fd_sc_hd__clkbuf_1", "sky130_fd_sc_hd__clkbuf_2", "sky130_fd_sc_hd__clkbuf_4", "sky130_fd_sc_hd__clkbuf_8"],
    "CTS_RUN_POST_CTS_RESIZER_TIMING": true,
    
    "//": "Routing Configuration",
    "GRT_ADJUSTMENT": 0.3,
    "GRT_ALLOW_CONGESTION": false,
    "DRT_OPT_ITERS": 32,
    "ROUTING_CORES": 4,
    "GRT_REPAIR_ANTENNAS": false,
    "DIODE_ON_PORTS": "none",
    "GLB_RT_ADJUSTMENT": 0.15,
    "GLB_RT_L1_ADJUSTMENT": 0.9,
    "GLB_RT_L2_ADJUSTMENT": 0.8,
    "GLB_RT_L3_ADJUSTMENT": 0.7,

    "//": "LVS & DRC Configuration",
    "MAGIC_EXT_USE_GDS": false,
    "RUN_KLAYOUT_XOR": false,
    "RUN_KLAYOUT_DRC": false,
    "MAGIC_ZEROIZE_ORIGIN": true,
    "MAGIC_GENERATE_LEF": true,
    "MAGIC_GENERATE_GDS": true,
    "RUN_MAGIC_DRC": false,
    "RUN_MAGIC_LVS": false,
    "MAGIC_WRITE_FULL_LEF": true,
    "QUIT_ON_TIMING_VIOLATIONS": false,
    "QUIT_ON_HOLD_VIOLATIONS": false,

    "//": "Power Distribution Network",
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_VWIDTH": 5,
    "FP_PDN_HWIDTH": 5,
    "FP_PDN_VPITCH": 30,
    "FP_PDN_HPITCH": 30,
    "FP_PDN_SKIPTRIM": true,

    "//": "CPU Core Specific Optimizations",
    "SYNTH_ELABORATE_FLATTEN": false,
    "SYNTH_HIERARCHICAL": true,
    "SYNTH_READ_BLACKBOX_LIB": true,
    "SYNTH_ABC_BUFFERING": 1,
    "SYNTH_ABC_FAST": false,

    "//": "Power Optimization",
    "FP_PDN_AUTO_ADJUST": false,
    "FP_PDN_ENABLE_RAILS": true,
    "FP_PDN_CHECK_NODES": true,

    "//": "Timing Optimization",
    "RSZ_USE_OLD_REMOVER": true,
    "PL_RESIZER_MAX_WIRE_LENGTH": 500,
    "PL_RESIZER_MAX_SLEW_MARGIN": 20,
    "PL_RESIZER_MAX_CAP_MARGIN": 20,

    "//": "Technology-Specific Configs",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 10,
        "CLOCK_PERIOD": 10,
        "PL_TARGET_DENSITY": 0.35,
        "DRT_OPT_ITERS": 16,
        "ROUTING_CORES": 2,
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8,
            "FP_CORE_UTIL": 35
        },
        "scl::sky130_fd_sc_ls": {
            "MAX_FANOUT_CONSTRAINT": 8,
            "CLOCK_PERIOD": 12
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 12.0,
        "FP_CORE_UTIL": 25,
        "MAX_FANOUT_CONSTRAINT": 10,
        "PL_TARGET_DENSITY": 0.35
    }
}
