Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5e56f309fc344d20bf963fe5dbb3a1d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot mips_tb_func_impl xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'IM' is not declared under prefix 'MIPS_CPU' [D:/MIPSCPU/MIPSCPU.srcs/sim_1/new/mips_tb.v:15]
ERROR: [VRFC 10-2991] 'PC' is not declared under prefix 'MIPS_CPU' [D:/MIPSCPU/MIPSCPU.srcs/sim_1/new/mips_tb.v:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
