

================================================================
== Vitis HLS Report for 'adi'
================================================================
* Date:           Mon May  5 03:33:35 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        adi
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.031 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   593841|   593841|  2.969 ms|  2.969 ms|  593842|  593842|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_adi_Pipeline_VITIS_LOOP_41_2_fu_52  |adi_Pipeline_VITIS_LOOP_41_2  |     7421|     7421|  37.105 us|  37.105 us|  7421|  7421|       no|
        |grp_adi_Pipeline_VITIS_LOOP_59_5_fu_64  |adi_Pipeline_VITIS_LOOP_59_5  |     7421|     7421|  37.105 us|  37.105 us|  7421|  7421|       no|
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |   593840|   593840|     14846|          -|          -|    40|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    41|    55594|    35277|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      790|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    41|    55607|    36090|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|        6|        8|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|        2|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |grp_adi_Pipeline_VITIS_LOOP_41_2_fu_52  |adi_Pipeline_VITIS_LOOP_41_2        |        0|   0|  28628|  17558|    0|
    |grp_adi_Pipeline_VITIS_LOOP_59_5_fu_64  |adi_Pipeline_VITIS_LOOP_59_5        |        0|   0|  24347|  15189|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U25  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|    457|    698|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U26  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|    457|    698|    0|
    |dadddsub_64ns_64ns_64_5_full_dsp_1_U27  |dadddsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|    457|    698|    0|
    |ddiv_64ns_64ns_64_22_no_dsp_1_U32       |ddiv_64ns_64ns_64_22_no_dsp_1       |        0|   0|      0|      0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U28       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|    312|    109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U29       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|    312|    109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U30       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|    312|    109|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U31       |dmul_64ns_64ns_64_5_max_dsp_1       |        0|   8|    312|    109|    0|
    +----------------------------------------+------------------------------------+---------+----+-------+-------+-----+
    |Total                                   |                                    |        0|  41|  55594|  35277|    0|
    +----------------------------------------+------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |t_3_fu_90_p2        |         +|   0|  0|  13|           6|           1|
    |icmp_ln36_fu_84_p2  |      icmp|   0|  0|  10|           6|           6|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  23|          12|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  31|          6|    1|          6|
    |grp_fu_111_ce      |  14|          3|    1|          3|
    |grp_fu_111_opcode  |  14|          3|    2|          6|
    |grp_fu_111_p0      |  14|          3|   64|        192|
    |grp_fu_111_p1      |  14|          3|   64|        192|
    |grp_fu_115_ce      |  14|          3|    1|          3|
    |grp_fu_115_opcode  |  14|          3|    2|          6|
    |grp_fu_115_p0      |  14|          3|   64|        192|
    |grp_fu_115_p1      |  14|          3|   64|        192|
    |grp_fu_119_ce      |  14|          3|    1|          3|
    |grp_fu_119_opcode  |  14|          3|    2|          6|
    |grp_fu_119_p0      |  14|          3|   64|        192|
    |grp_fu_119_p1      |  14|          3|   64|        192|
    |grp_fu_123_ce      |  14|          3|    1|          3|
    |grp_fu_123_p0      |  14|          3|   64|        192|
    |grp_fu_123_p1      |  14|          3|   64|        192|
    |grp_fu_127_ce      |  14|          3|    1|          3|
    |grp_fu_127_p0      |  14|          3|   64|        192|
    |grp_fu_127_p1      |  14|          3|   64|        192|
    |grp_fu_131_ce      |  14|          3|    1|          3|
    |grp_fu_131_p0      |  14|          3|   64|        192|
    |grp_fu_131_p1      |  14|          3|   64|        192|
    |grp_fu_135_ce      |  14|          3|    1|          3|
    |grp_fu_135_p0      |  14|          3|   64|        192|
    |grp_fu_135_p1      |  14|          3|   64|        192|
    |grp_fu_139_ce      |  14|          3|    1|          3|
    |grp_fu_139_p0      |  14|          3|   64|        192|
    |grp_fu_139_p1      |  14|          3|   64|        192|
    |p_address0         |  14|          3|   12|         36|
    |p_address1         |  14|          3|   12|         36|
    |p_ce0              |  14|          3|    1|          3|
    |p_ce1              |  14|          3|    1|          3|
    |p_d0               |  14|          3|   64|        192|
    |p_d1               |  14|          3|   64|        192|
    |p_we0              |  14|          3|    1|          3|
    |p_we1              |  14|          3|    1|          3|
    |q_address0         |  14|          3|   12|         36|
    |q_address1         |  14|          3|   12|         36|
    |q_ce0              |  14|          3|    1|          3|
    |q_ce1              |  14|          3|    1|          3|
    |q_d0               |  14|          3|   64|        192|
    |q_d1               |  14|          3|   64|        192|
    |q_we0              |  14|          3|    1|          3|
    |q_we1              |  14|          3|    1|          3|
    |t_fu_48            |   9|          2|    6|         12|
    |u_address0         |  14|          3|   12|         36|
    |u_address1         |  14|          3|   12|         36|
    |u_ce0              |  14|          3|    1|          3|
    |u_ce1              |  14|          3|    1|          3|
    |u_we0              |   9|          2|    1|          2|
    |u_we1              |   9|          2|    1|          2|
    |v_address0         |  14|          3|   12|         36|
    |v_address1         |  14|          3|   12|         36|
    |v_ce0              |  14|          3|    1|          3|
    |v_ce1              |  14|          3|    1|          3|
    |v_we0              |   9|          2|    1|          2|
    |v_we1              |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 790|        169| 1413|       4232|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  5|   0|    5|          0|
    |grp_adi_Pipeline_VITIS_LOOP_41_2_fu_52_ap_start_reg  |  1|   0|    1|          0|
    |grp_adi_Pipeline_VITIS_LOOP_59_5_fu_64_ap_start_reg  |  1|   0|    1|          0|
    |t_fu_48                                              |  6|   0|    6|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 13|   0|   13|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|           adi|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|           adi|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|           adi|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|           adi|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|           adi|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|           adi|  return value|
|tsteps      |   in|   32|     ap_none|        tsteps|        scalar|
|n           |   in|   32|     ap_none|             n|        scalar|
|u_address0  |  out|   12|   ap_memory|             u|         array|
|u_ce0       |  out|    1|   ap_memory|             u|         array|
|u_we0       |  out|    1|   ap_memory|             u|         array|
|u_d0        |  out|   64|   ap_memory|             u|         array|
|u_q0        |   in|   64|   ap_memory|             u|         array|
|u_address1  |  out|   12|   ap_memory|             u|         array|
|u_ce1       |  out|    1|   ap_memory|             u|         array|
|u_we1       |  out|    1|   ap_memory|             u|         array|
|u_d1        |  out|   64|   ap_memory|             u|         array|
|u_q1        |   in|   64|   ap_memory|             u|         array|
|v_address0  |  out|   12|   ap_memory|             v|         array|
|v_ce0       |  out|    1|   ap_memory|             v|         array|
|v_we0       |  out|    1|   ap_memory|             v|         array|
|v_d0        |  out|   64|   ap_memory|             v|         array|
|v_q0        |   in|   64|   ap_memory|             v|         array|
|v_address1  |  out|   12|   ap_memory|             v|         array|
|v_ce1       |  out|    1|   ap_memory|             v|         array|
|v_we1       |  out|    1|   ap_memory|             v|         array|
|v_d1        |  out|   64|   ap_memory|             v|         array|
|v_q1        |   in|   64|   ap_memory|             v|         array|
|p_address0  |  out|   12|   ap_memory|             p|         array|
|p_ce0       |  out|    1|   ap_memory|             p|         array|
|p_we0       |  out|    1|   ap_memory|             p|         array|
|p_d0        |  out|   64|   ap_memory|             p|         array|
|p_q0        |   in|   64|   ap_memory|             p|         array|
|p_address1  |  out|   12|   ap_memory|             p|         array|
|p_ce1       |  out|    1|   ap_memory|             p|         array|
|p_we1       |  out|    1|   ap_memory|             p|         array|
|p_d1        |  out|   64|   ap_memory|             p|         array|
|p_q1        |   in|   64|   ap_memory|             p|         array|
|q_address0  |  out|   12|   ap_memory|             q|         array|
|q_ce0       |  out|    1|   ap_memory|             q|         array|
|q_we0       |  out|    1|   ap_memory|             q|         array|
|q_d0        |  out|   64|   ap_memory|             q|         array|
|q_q0        |   in|   64|   ap_memory|             q|         array|
|q_address1  |  out|   12|   ap_memory|             q|         array|
|q_ce1       |  out|    1|   ap_memory|             q|         array|
|q_we1       |  out|    1|   ap_memory|             q|         array|
|q_d1        |  out|   64|   ap_memory|             q|         array|
|q_q1        |   in|   64|   ap_memory|             q|         array|
+------------+-----+-----+------------+--------------+--------------+

