Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Sep 18 11:08:55 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   120 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            7 |
| No           | No                    | Yes                    |            1321 |          315 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |             124 |           78 |
| Yes          | No                    | Yes                    |           10771 |         2634 |
| Yes          | Yes                   | No                     |             202 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |                               Enable Signal                               |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+
|  Series_recombination_loop/rst_1 |                                                                           | rst                                                                       |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/orderi[31]_i_2_n_0    |                                                                           |                1 |              1 |         1.00 |
| ~MIC_clock                       |                                                                           | inputs/read_en_i_1_n_0                                                    |                1 |              1 |         1.00 |
| ~MIC_clock                       |                                                                           | rst                                                                       |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order0                |                                                                           |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | inputs/p_2_in                                                             | Series_recombination_loop/rst_1                                           |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order0                |                                                                           |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi[31]_i_2__0_n_0 |                                                                           |                1 |              1 |         1.00 |
|  CLOCK/inst/clk_sys              | inputs/p_2_in                                                             | Series_recombination_loop/rst_2                                           |                1 |              2 |         2.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/count_delay[3]_i_1_n_0                          | rst                                                                       |                1 |              4 |         4.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[35]_i_1_n_0      |                3 |              4 |         1.33 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[10]_i_1_n_0      |                2 |              4 |         2.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[31]_i_1_n_0      |                2 |              4 |         2.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S[10]_i_1__0_n_0   |                3 |              4 |         1.33 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S[31]_i_1__0_n_0   |                2 |              4 |         2.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[35]_i_1__0_n_0   |                3 |              4 |         1.33 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/B1_S[20]_i_1_n_0      |                2 |              5 |         2.50 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/B1_S[20]_i_1__0_n_0   |                3 |              5 |         1.67 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/A1_S[31]_i_1_n_0      |                2 |              6 |         3.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[31]_i_1__0_n_0   |                2 |              6 |         3.00 |
|  CLOCK/inst/clk_sys              | inputs/byte_select_temp[3]_i_1_n_0                                        | Series_recombination_loop/rst_2                                           |                3 |             11 |         3.67 |
|  CLOCK/inst/clk_sys              |                                                                           |                                                                           |                7 |             13 |         1.86 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order0                | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order[31]_i_1_n_0     |                8 |             31 |         3.88 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/orderi[31]_i_2_n_0    | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/orderi[31]_i_1_n_0    |               10 |             31 |         3.10 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order0                | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order[31]_i_1__0_n_0  |               10 |             31 |         3.10 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi[31]_i_2__0_n_0 | Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi[31]_i_1__0_n_0 |               11 |             31 |         2.82 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/count3                                          | rst                                                                       |                7 |             31 |         4.43 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/state_reg[0]                                    | rst                                                                       |                8 |             32 |         4.00 |
|  CLOCK/inst/clk_sys              | inputs/count[0]_i_2_n_0                                                   | inputs/count[0]_i_1_n_0                                                   |                8 |             32 |         4.00 |
|  CLOCK/inst/clk_sys              | inputs/hold[1]_i_1_n_0                                                    | Series_recombination_loop/rst_2                                           |               57 |            106 |         1.86 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst_0[0]              |                                                                           |               74 |            120 |         1.62 |
|  CLOCK/inst/clk_sys              |                                                                           | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]                 |               44 |            176 |         4.00 |
|  CLOCK/inst/clk_sys              | Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/E[0]                  | rst                                                                       |              189 |            344 |         1.82 |
|  CLOCK/inst/clk_sys              |                                                                           | rst                                                                       |              103 |            552 |         5.36 |
|  CLOCK/inst/clk_sys              |                                                                           | Series_recombination_loop/rst_0                                           |              166 |            591 |         3.56 |
|  CLOCK/inst/clk_sys              | inputs/count110_out                                                       | rst                                                                       |              443 |           2048 |         4.62 |
|  CLOCK/inst/clk_sys              | inputs/FFT_ready_i_1_n_0                                                  | rst                                                                       |             1924 |           8192 |         4.26 |
+----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+


