#-----------------------------------------------------------
# xsim v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jul 12 11:27:32 2017
# Process ID: 32408
# Current directory: /home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl
# Command line: xsim -mode tcl -source {xsim.dir/rsaModExp/xsim_script.tcl}
# Log file: /home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/xsim.log
# Journal file: /home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/xsim.jou
#-----------------------------------------------------------
source xsim.dir/rsaModExp/xsim_script.tcl
# xsim {rsaModExp} -autoloadwcfg -tclbatch {rsaModExp.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source rsaModExp.tcl
## run all
Note: simulation done!
Time: 1254527287500 ps  Iteration: 1  Process: /apatb_rsaModExp_top/generate_sim_done_proc  File: /home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/rsaModExp.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 1254527287500 ps  Iteration: 1  Process: /apatb_rsaModExp_top/generate_sim_done_proc  File: /home/brett/Thesis/Vivado_WS/ws_rsa/solution1/sim/vhdl/rsaModExp.autotb.vhd
$finish called at time : 1254527287500 ps
run: Time (s): cpu = 00:00:00.45 ; elapsed = 00:48:39 . Memory (MB): peak = 945.590 ; gain = 0.000 ; free physical = 17343 ; free virtual = 30117
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 12 12:16:18 2017...
