<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>GAT_compute_one_graph</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_500_1>
                <TripCount>4</TripCount>
                <Latency>35048</Latency>
                <AbsoluteTimeLatency>140192</AbsoluteTimeLatency>
                <IterationLatency>8762</IterationLatency>
            </VITIS_LOOP_500_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>448</BRAM_18K>
            <DSP>609</DSP>
            <FF>50991</FF>
            <LUT>66123</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WSTRB</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>GAT_compute_one_graph</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_load_weights_first_layer_fu_978</InstName>
                    <ModuleName>load_weights_first_layer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>978</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2_fu_404</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>404</ID>
                            <BindInstances>add_ln315_1_fu_381_p2 add_ln315_fu_408_p2 add_ln316_fu_460_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_321_3_VITIS_LOOP_322_4_fu_443</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_321_3_VITIS_LOOP_322_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>443</ID>
                            <BindInstances>add_ln321_1_fu_381_p2 add_ln321_fu_408_p2 add_ln322_fu_460_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_327_5_VITIS_LOOP_328_6_fu_482</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_327_5_VITIS_LOOP_328_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>482</ID>
                            <BindInstances>add_ln330_fu_1373_p2 add_ln327_2_fu_1295_p2 add_ln327_fu_1379_p2 add_ln330_1_fu_1412_p2 add_ln327_1_fu_1437_p2 add_ln328_fu_1334_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_337_7_VITIS_LOOP_338_8_fu_618</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_337_7_VITIS_LOOP_338_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>618</ID>
                            <BindInstances>add_ln340_fu_1373_p2 add_ln337_2_fu_1295_p2 add_ln337_fu_1379_p2 add_ln340_1_fu_1412_p2 add_ln337_1_fu_1437_p2 add_ln338_fu_1334_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_load_weights_one_layer_fu_1308</InstName>
                    <ModuleName>load_weights_one_layer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1308</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_weights_one_layer_Pipeline_VITIS_LOOP_365_5_VITIS_LOOP_366_6_fu_930</InstName>
                            <ModuleName>load_weights_one_layer_Pipeline_VITIS_LOOP_365_5_VITIS_LOOP_366_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>930</ID>
                            <BindInstances>add_ln365_fu_1203_p2 add_ln365_1_fu_1226_p2 add_ln367_fu_1258_p2 add_ln366_fu_1271_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_one_layer_Pipeline_VITIS_LOOP_371_7_VITIS_LOOP_372_8_fu_1066</InstName>
                            <ModuleName>load_weights_one_layer_Pipeline_VITIS_LOOP_371_7_VITIS_LOOP_372_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1066</ID>
                            <BindInstances>add_ln371_fu_1203_p2 add_ln371_1_fu_1226_p2 add_ln373_fu_1258_p2 add_ln372_fu_1271_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln353_fu_1214_p2 add_ln355_fu_1266_p2 add_ln353_1_fu_1297_p2 add_ln354_fu_1338_p2 add_ln359_fu_1303_p2 add_ln361_fu_1363_p2 add_ln359_1_fu_1394_p2 add_ln360_fu_1447_p2 add_ln365_fu_1411_p2 add_ln371_fu_1426_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_load_misc_weights_fu_1639</InstName>
                    <ModuleName>load_misc_weights</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1639</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_misc_weights_Pipeline_VITIS_LOOP_387_2_fu_75</InstName>
                            <ModuleName>load_misc_weights_Pipeline_VITIS_LOOP_387_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>75</ID>
                            <BindInstances>add_ln387_fu_96_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_load_graph_fu_1651</InstName>
                    <ModuleName>load_graph</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1651</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_232</InstName>
                            <ModuleName>load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln397_1_fu_309_p2 add_ln397_fu_336_p2 add_ln398_fu_393_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_258</InstName>
                            <ModuleName>load_graph_Pipeline_VITIS_LOOP_403_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>258</ID>
                            <BindInstances>add_ln403_fu_120_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln397_1_fu_284_p2 add_ln397_fu_324_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_compute_connectivity_mask_fu_1681</InstName>
                    <ModuleName>compute_connectivity_mask</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1681</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_1_fu_42</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>empty_96_fu_79_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_49</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>49</ID>
                            <BindInstances>add_ln423_fu_124_p2 mac_muladd_16s_8ns_16ns_16_4_1_U678 mac_muladd_16s_8ns_16ns_16_4_1_U678 add_ln425_fu_199_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_58</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>58</ID>
                            <BindInstances>add_ln428_fu_103_p2 add_ln429_1_fu_109_p2 connectivity_mask_d1</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_65</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>65</ID>
                            <BindInstances>add_ln432_1_fu_144_p2 add_ln432_fu_153_p2 mac_muladd_16s_8ns_16ns_16_4_1_U685 mac_muladd_16s_8ns_16ns_16_4_1_U685 add_ln433_fu_175_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>connectivity_mask_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CONV_fu_1693</InstName>
                    <ModuleName>CONV</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1693</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_nodes_features_proj_fu_802</InstName>
                            <ModuleName>compute_nodes_features_proj</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>802</ID>
                            <BindInstances>add_ln39_1_fu_2385_p2 add_ln39_fu_2397_p2 add_ln1171_fu_2452_p2 mul_28s_28s_46_1_1_U699 mul_28s_28s_46_1_1_U700 add_ln1245_fu_2561_p2 mul_28s_28s_46_1_1_U701 add_ln1245_92_fu_2584_p2 mul_28s_28s_46_1_1_U702 add_ln1245_93_fu_2642_p2 mul_28s_28s_46_1_1_U703 add_ln1245_94_fu_2665_p2 mul_28s_28s_46_1_1_U704 add_ln1245_95_fu_2688_p2 mul_28s_28s_46_1_1_U705 add_ln1245_96_fu_2746_p2 mul_28s_28s_46_1_1_U706 add_ln1245_97_fu_2769_p2 mul_28s_28s_46_1_1_U707 add_ln1245_98_fu_2792_p2 mul_28s_28s_46_1_1_U708 add_ln1245_99_fu_2850_p2 mul_28s_28s_46_1_1_U709 add_ln1245_100_fu_2873_p2 mul_28s_28s_46_1_1_U710 add_ln1245_101_fu_2896_p2 mul_28s_28s_46_1_1_U711 add_ln1245_102_fu_2954_p2 mul_28s_28s_46_1_1_U712 add_ln1245_103_fu_2977_p2 mul_28s_28s_46_1_1_U713 add_ln1245_104_fu_3000_p2 mul_28s_28s_46_1_1_U714 add_ln1245_105_fu_3058_p2 mul_28s_28s_46_1_1_U715 add_ln1245_106_fu_3081_p2 mul_28s_28s_46_1_1_U716 add_ln1245_107_fu_3104_p2 mul_28s_28s_46_1_1_U717 add_ln1245_108_fu_3162_p2 mul_28s_28s_46_1_1_U718 add_ln1245_109_fu_3185_p2 mul_28s_28s_46_1_1_U719 add_ln1245_110_fu_3208_p2 mul_28s_28s_46_1_1_U720 add_ln1245_111_fu_3266_p2 mul_28s_28s_46_1_1_U721 add_ln1245_112_fu_3289_p2 mul_28s_28s_46_1_1_U722 add_ln1245_113_fu_3312_p2 mul_28s_28s_46_1_1_U723 add_ln1245_114_fu_3370_p2 mul_28s_28s_46_1_1_U724 add_ln1245_115_fu_3393_p2 mul_28s_28s_46_1_1_U725 add_ln1245_116_fu_3416_p2 mul_28s_28s_46_1_1_U726 add_ln1245_117_fu_3474_p2 mul_28s_28s_46_1_1_U727 add_ln1245_118_fu_3497_p2 mul_28s_28s_46_1_1_U728 add_ln1245_119_fu_3520_p2 mul_28s_28s_46_1_1_U729 add_ln1245_120_fu_3578_p2 mul_28s_28s_46_1_1_U730 add_ln1245_121_fu_3601_p2 mul_28s_28s_46_1_1_U731 add_ln1245_122_fu_3624_p2 mul_28s_28s_46_1_1_U732 add_ln1245_123_fu_3682_p2 mul_28s_28s_46_1_1_U733 add_ln1245_124_fu_3705_p2 mul_28s_28s_46_1_1_U734 add_ln1245_125_fu_3728_p2 mul_28s_28s_46_1_1_U735 add_ln1245_126_fu_3786_p2 mul_28s_28s_46_1_1_U736 add_ln1245_127_fu_3809_p2 mul_28s_28s_46_1_1_U737 add_ln1245_128_fu_3832_p2 mul_28s_28s_46_1_1_U738 add_ln1245_129_fu_3890_p2 mul_28s_28s_46_1_1_U739 add_ln1245_130_fu_3913_p2 mul_28s_28s_46_1_1_U740 add_ln1245_131_fu_3936_p2 mul_28s_28s_46_1_1_U741 add_ln1245_132_fu_3994_p2 mul_28s_28s_46_1_1_U742 add_ln1245_133_fu_4017_p2 mul_28s_28s_46_1_1_U743 add_ln1245_134_fu_4040_p2 mul_28s_28s_46_1_1_U744 add_ln1245_135_fu_4098_p2 mul_28s_28s_46_1_1_U745 add_ln1245_136_fu_4121_p2 mul_28s_28s_46_1_1_U746 add_ln1245_137_fu_4144_p2 mul_28s_28s_46_1_1_U747 add_ln1245_138_fu_4202_p2 mul_28s_28s_46_1_1_U748 add_ln1245_139_fu_4225_p2 mul_28s_28s_46_1_1_U749 add_ln1245_140_fu_4248_p2 mul_28s_28s_46_1_1_U750 add_ln1245_141_fu_4306_p2 mul_28s_28s_46_1_1_U751 add_ln1245_142_fu_4329_p2 mul_28s_28s_46_1_1_U752 add_ln1245_143_fu_4352_p2 mul_28s_28s_46_1_1_U753 add_ln1245_144_fu_4410_p2 mul_28s_28s_46_1_1_U754 add_ln1245_145_fu_4433_p2 mul_28s_28s_46_1_1_U755 add_ln1245_146_fu_4456_p2 mul_28s_28s_46_1_1_U756 add_ln1245_147_fu_4514_p2 mul_28s_28s_46_1_1_U757 add_ln1245_148_fu_4537_p2 mul_28s_28s_46_1_1_U758 add_ln1245_149_fu_4560_p2 mul_28s_28s_46_1_1_U759 add_ln1245_150_fu_4612_p2 mul_28s_28s_46_1_1_U760 add_ln1245_151_fu_4635_p2 mul_28s_28s_46_1_1_U761 add_ln1245_152_fu_4658_p2 mul_28s_28s_46_1_1_U762 add_ln1245_153_fu_4689_p2 add_ln40_fu_2478_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_scores_source_fu_1098</InstName>
                            <ModuleName>compute_scores_source</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1098</ID>
                            <BindInstances>add_ln58_1_fu_640_p2 add_ln58_fu_673_p2 mac_muladd_3ns_8ns_10ns_10_4_1_U926 add_ln58_2_fu_698_p2 add_ln1169_fu_715_p2 mac_muladd_3ns_8ns_10ns_10_4_1_U926 mul_28s_28s_46_1_1_U910 mul_28s_28s_46_1_1_U911 add_ln1245_fu_795_p2 mul_28s_28s_46_1_1_U912 add_ln1245_78_fu_818_p2 mul_28s_28s_46_1_1_U913 add_ln1245_79_fu_876_p2 mul_28s_28s_46_1_1_U914 add_ln1245_80_fu_899_p2 mul_28s_28s_46_1_1_U915 add_ln1245_81_fu_922_p2 mul_28s_28s_46_1_1_U916 add_ln1245_82_fu_980_p2 mul_28s_28s_46_1_1_U917 add_ln1245_83_fu_1003_p2 mul_28s_28s_46_1_1_U918 add_ln1245_84_fu_1026_p2 mul_28s_28s_46_1_1_U919 add_ln1245_85_fu_1084_p2 mul_28s_28s_46_1_1_U920 add_ln1245_86_fu_1107_p2 mul_28s_28s_46_1_1_U921 add_ln1245_87_fu_1130_p2 mul_28s_28s_46_1_1_U922 add_ln1245_88_fu_1182_p2 mul_28s_28s_46_1_1_U923 add_ln1245_89_fu_1205_p2 mul_28s_28s_46_1_1_U924 add_ln1245_90_fu_1228_p2 mul_28s_28s_46_1_1_U925 add_ln1245_91_fu_1263_p2 add_ln59_fu_654_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_scores_target_fu_1170</InstName>
                            <ModuleName>compute_scores_target</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1170</ID>
                            <BindInstances>add_ln75_1_fu_640_p2 add_ln75_fu_673_p2 mac_muladd_3ns_8ns_10ns_10_4_1_U979 add_ln75_2_fu_698_p2 add_ln1169_fu_715_p2 mac_muladd_3ns_8ns_10ns_10_4_1_U979 mul_28s_28s_46_1_1_U963 mul_28s_28s_46_1_1_U964 add_ln1245_fu_795_p2 mul_28s_28s_46_1_1_U965 add_ln1245_64_fu_818_p2 mul_28s_28s_46_1_1_U966 add_ln1245_65_fu_876_p2 mul_28s_28s_46_1_1_U967 add_ln1245_66_fu_899_p2 mul_28s_28s_46_1_1_U968 add_ln1245_67_fu_922_p2 mul_28s_28s_46_1_1_U969 add_ln1245_68_fu_980_p2 mul_28s_28s_46_1_1_U970 add_ln1245_69_fu_1003_p2 mul_28s_28s_46_1_1_U971 add_ln1245_70_fu_1026_p2 mul_28s_28s_46_1_1_U972 add_ln1245_71_fu_1084_p2 mul_28s_28s_46_1_1_U973 add_ln1245_72_fu_1107_p2 mul_28s_28s_46_1_1_U974 add_ln1245_73_fu_1130_p2 mul_28s_28s_46_1_1_U975 add_ln1245_74_fu_1182_p2 mul_28s_28s_46_1_1_U976 add_ln1245_75_fu_1205_p2 mul_28s_28s_46_1_1_U977 add_ln1245_76_fu_1228_p2 mul_28s_28s_46_1_1_U978 add_ln1245_77_fu_1263_p2 add_ln76_fu_654_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_all_scores_fu_1242</InstName>
                            <ModuleName>compute_all_scores</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1242</ID>
                            <BindInstances>mac_muladd_3ns_8ns_10ns_10_4_1_U1018 mac_muladd_3ns_8ns_10ns_10_4_1_U1018 add_ln91_1_fu_212_p2 add_ln91_fu_221_p2 mul_3ns_9ns_10_1_1_U1016 mul_3ns_9ns_11_1_1_U1017 add_ln92_fu_362_p2 empty_101_fu_376_p2 ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1019 ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1019 ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1019 add_ln712_fu_396_p2 temp_V_fu_437_p2 add_ln95_fu_443_p2 mul_mul_28s_16ns_45_4_1_U1020 ret_V_fu_500_p2 add_ln93_fu_304_p2 add_ln92_1_fu_240_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_attention_coefficients_sum_fu_1253</InstName>
                            <ModuleName>compute_attention_coefficients_sum</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1253</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3_fu_103</InstName>
                                    <ModuleName>compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>103</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_exp_28_10_s_fu_124</InstName>
                                            <ModuleName>exp_28_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>124</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln111_fu_159_p2 add_ln116_fu_173_p2 add_ln113_fu_179_p2 sum_V_2_fu_208_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln108_1_fu_168_p2 add_ln108_fu_177_p2 mac_muladd_3ns_8ns_10ns_12_4_1_U1048 mac_muladd_3ns_8ns_10ns_12_4_1_U1048 mul_mul_12ns_8ns_18_4_1_U1049 mul_mul_10ns_8ns_16_4_1_U1050 add_ln109_fu_203_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_all_attention_coefficients_fu_1274</InstName>
                            <ModuleName>compute_all_attention_coefficients</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1274</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_158</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>158</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mac_muladd_3ns_8ns_10ns_10_4_1_U1062 mac_muladd_3ns_8ns_10ns_10_4_1_U1062 add_ln130_1_fu_255_p2 add_ln130_fu_264_p2 mul_3ns_9ns_10_1_1_U1060 mul_3ns_9ns_11_1_1_U1059 add_ln131_fu_320_p2 empty_106_fu_418_p2 ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1063 ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1063 ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1063 add_ln132_fu_367_p2 add_ln131_1_fu_373_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_out_nodes_features_fu_1295</InstName>
                            <ModuleName>compute_out_nodes_features</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1295</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4_fu_228</InstName>
                                    <ModuleName>compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>228</ID>
                                    <BindInstances>add_ln193_2_fu_415_p2 add_ln193_fu_424_p2 add_ln193_1_fu_474_p2 add_ln193_3_fu_487_p2 mul_28s_28s_46_1_1_U1070 ret_V_fu_614_p2 add_ln197_fu_501_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5_fu_271</InstName>
                                    <ModuleName>compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>271</ID>
                                    <BindInstances>add_ln205_fu_1497_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln190_1_fu_446_p2 add_ln190_fu_458_p2 mac_muladd_3ns_8ns_18ns_18_4_1_U1160 mac_muladd_3ns_8ns_18ns_18_4_1_U1160 mul_mul_18s_8ns_18_4_1_U1161 add_ln191_fu_501_p2 out_nodes_features_sum_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_prepare_out_nodes_features_fu_1464</InstName>
                            <ModuleName>prepare_out_nodes_features</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1464</ID>
                            <BindInstances>add_ln224_1_fu_4345_p2 add_ln224_fu_4357_p2 add_ln1171_fu_4412_p2 mul_28s_28s_46_1_1_U1248 add_ln1245_fu_4634_p2 mul_28s_28s_46_1_1_U1249 add_ln1245_1_fu_4657_p2 mul_28s_28s_46_1_1_U1250 add_ln1245_2_fu_4680_p2 mul_28s_28s_46_1_1_U1251 add_ln1245_3_fu_4738_p2 mul_28s_28s_46_1_1_U1252 add_ln1245_4_fu_4761_p2 mul_28s_28s_46_1_1_U1253 add_ln1245_5_fu_4784_p2 mul_28s_28s_46_1_1_U1254 add_ln1245_6_fu_4842_p2 mul_28s_28s_46_1_1_U1255 add_ln1245_7_fu_4865_p2 mul_28s_28s_46_1_1_U1256 add_ln1245_8_fu_4888_p2 mul_28s_28s_46_1_1_U1257 add_ln1245_9_fu_4946_p2 mul_28s_28s_46_1_1_U1258 add_ln1245_10_fu_4969_p2 mul_28s_28s_46_1_1_U1259 add_ln1245_11_fu_4992_p2 mul_28s_28s_46_1_1_U1260 add_ln1245_12_fu_5050_p2 mul_28s_28s_46_1_1_U1261 add_ln1245_13_fu_5073_p2 mul_28s_28s_46_1_1_U1262 add_ln1245_14_fu_5096_p2 mul_28s_28s_46_1_1_U1263 add_ln1245_15_fu_5154_p2 mul_28s_28s_46_1_1_U1264 add_ln1245_16_fu_5177_p2 mul_28s_28s_46_1_1_U1265 add_ln1245_17_fu_5200_p2 mul_28s_28s_46_1_1_U1266 add_ln1245_18_fu_5258_p2 mul_28s_28s_46_1_1_U1267 add_ln1245_19_fu_5281_p2 mul_28s_28s_46_1_1_U1268 add_ln1245_20_fu_5304_p2 mul_28s_28s_46_1_1_U1269 add_ln1245_21_fu_5362_p2 mul_28s_28s_46_1_1_U1270 add_ln1245_22_fu_5385_p2 mul_28s_28s_46_1_1_U1271 add_ln1245_23_fu_5408_p2 mul_28s_28s_46_1_1_U1272 add_ln1245_24_fu_5466_p2 mul_28s_28s_46_1_1_U1273 add_ln1245_25_fu_5489_p2 mul_28s_28s_46_1_1_U1274 add_ln1245_26_fu_5512_p2 mul_28s_28s_46_1_1_U1275 add_ln1245_27_fu_5570_p2 mul_28s_28s_46_1_1_U1276 add_ln1245_28_fu_5593_p2 mul_28s_28s_46_1_1_U1277 add_ln1245_29_fu_5616_p2 mul_28s_28s_46_1_1_U1278 add_ln1245_30_fu_5674_p2 mul_28s_28s_46_1_1_U1279 add_ln1245_31_fu_5697_p2 mul_28s_28s_46_1_1_U1280 add_ln1245_32_fu_5720_p2 mul_28s_28s_46_1_1_U1281 add_ln1245_33_fu_5778_p2 mul_28s_28s_46_1_1_U1282 add_ln1245_34_fu_5801_p2 mul_28s_28s_46_1_1_U1283 add_ln1245_35_fu_5824_p2 mul_28s_28s_46_1_1_U1284 add_ln1245_36_fu_5882_p2 mul_28s_28s_46_1_1_U1285 add_ln1245_37_fu_5905_p2 mul_28s_28s_46_1_1_U1286 add_ln1245_38_fu_5928_p2 mul_28s_28s_46_1_1_U1287 add_ln1245_39_fu_5986_p2 mul_28s_28s_46_1_1_U1288 add_ln1245_40_fu_6009_p2 mul_28s_28s_46_1_1_U1289 add_ln1245_41_fu_6032_p2 mul_28s_28s_46_1_1_U1290 add_ln1245_42_fu_6090_p2 mul_28s_28s_46_1_1_U1291 add_ln1245_43_fu_6113_p2 mul_28s_28s_46_1_1_U1292 add_ln1245_44_fu_6136_p2 mul_28s_28s_46_1_1_U1293 add_ln1245_45_fu_6194_p2 mul_28s_28s_46_1_1_U1294 add_ln1245_46_fu_6217_p2 mul_28s_28s_46_1_1_U1295 add_ln1245_47_fu_6240_p2 mul_28s_28s_46_1_1_U1296 add_ln1245_48_fu_6298_p2 mul_28s_28s_46_1_1_U1297 add_ln1245_49_fu_6321_p2 mul_28s_28s_46_1_1_U1298 add_ln1245_50_fu_6344_p2 mul_28s_28s_46_1_1_U1299 add_ln1245_51_fu_6402_p2 mul_28s_28s_46_1_1_U1300 add_ln1245_52_fu_6425_p2 mul_28s_28s_46_1_1_U1301 add_ln1245_53_fu_6448_p2 mul_28s_28s_46_1_1_U1302 add_ln1245_54_fu_6506_p2 mul_28s_28s_46_1_1_U1303 add_ln1245_55_fu_6529_p2 mul_28s_28s_46_1_1_U1304 add_ln1245_56_fu_6552_p2 mul_28s_28s_46_1_1_U1305 add_ln1245_57_fu_6610_p2 mul_28s_28s_46_1_1_U1306 add_ln1245_58_fu_6633_p2 mul_28s_28s_46_1_1_U1307 add_ln1245_59_fu_6656_p2 mul_28s_28s_46_1_1_U1308 add_ln1245_60_fu_6708_p2 mul_28s_28s_46_1_1_U1309 add_ln1245_61_fu_6731_p2 mul_28s_28s_46_1_1_U1310 add_ln1245_62_fu_6754_p2 mul_28s_28s_46_1_1_U1311 add_ln1245_63_fu_6785_p2 add_ln225_fu_4428_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_activation_fu_1982</InstName>
                            <ModuleName>compute_activation</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1982</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_2960</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2960</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_2976</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2976</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_2991</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2991</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_3006</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3006</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln254_1_fu_3052_p2 add_ln254_fu_3064_p2 sum_V_fu_3644_p2 sum_V_3_fu_3665_p2 sum_V_4_fu_3686_p2 sum_V_5_fu_3707_p2 add_ln255_fu_3182_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_not_concat_fu_2253</InstName>
                            <ModuleName>compute_not_concat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2253</ID>
                            <BindInstances>add_ln239_1_fu_1546_p2 add_ln239_fu_1558_p2 add_ln712_fu_2113_p2 add_ln712_3_fu_2107_p2 add_ln712_2_fu_2118_p2 sub_ln1201_fu_2139_p2 sub_ln1201_1_fu_2173_p2 add_ln240_fu_1674_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>out_nodes_features_skip_concat_bias_V_16_U out_nodes_features_skip_concat_bias_V_17_U out_nodes_features_skip_concat_bias_V_18_U out_nodes_features_skip_concat_bias_V_19_U out_nodes_features_skip_concat_bias_V_20_U out_nodes_features_skip_concat_bias_V_21_U out_nodes_features_skip_concat_bias_V_22_U out_nodes_features_skip_concat_bias_V_23_U out_nodes_features_skip_concat_bias_V_24_U out_nodes_features_skip_concat_bias_V_25_U out_nodes_features_skip_concat_bias_V_26_U out_nodes_features_skip_concat_bias_V_27_U out_nodes_features_skip_concat_bias_V_28_U out_nodes_features_skip_concat_bias_V_29_U out_nodes_features_skip_concat_bias_V_30_U out_nodes_features_skip_concat_bias_V_31_U out_nodes_features_skip_concat_bias_V_32_U out_nodes_features_skip_concat_bias_V_33_U out_nodes_features_skip_concat_bias_V_34_U out_nodes_features_skip_concat_bias_V_35_U out_nodes_features_skip_concat_bias_V_36_U out_nodes_features_skip_concat_bias_V_37_U out_nodes_features_skip_concat_bias_V_38_U out_nodes_features_skip_concat_bias_V_39_U out_nodes_features_skip_concat_bias_V_40_U out_nodes_features_skip_concat_bias_V_41_U out_nodes_features_skip_concat_bias_V_42_U out_nodes_features_skip_concat_bias_V_43_U out_nodes_features_skip_concat_bias_V_44_U out_nodes_features_skip_concat_bias_V_45_U out_nodes_features_skip_concat_bias_V_46_U out_nodes_features_skip_concat_bias_V_47_U out_nodes_features_skip_concat_bias_V_48_U out_nodes_features_skip_concat_bias_V_49_U out_nodes_features_skip_concat_bias_V_50_U out_nodes_features_skip_concat_bias_V_51_U out_nodes_features_skip_concat_bias_V_52_U out_nodes_features_skip_concat_bias_V_53_U out_nodes_features_skip_concat_bias_V_54_U out_nodes_features_skip_concat_bias_V_55_U out_nodes_features_skip_concat_bias_V_56_U out_nodes_features_skip_concat_bias_V_57_U out_nodes_features_skip_concat_bias_V_58_U out_nodes_features_skip_concat_bias_V_59_U out_nodes_features_skip_concat_bias_V_60_U out_nodes_features_skip_concat_bias_V_61_U out_nodes_features_skip_concat_bias_V_62_U out_nodes_features_skip_concat_bias_V_63_U nodes_features_proj_V_0_U nodes_features_proj_V_1_U nodes_features_proj_V_2_U nodes_features_proj_V_3_U nodes_features_proj_V_4_U nodes_features_proj_V_5_U nodes_features_proj_V_6_U nodes_features_proj_V_7_U nodes_features_proj_V_8_U nodes_features_proj_V_9_U nodes_features_proj_V_10_U nodes_features_proj_V_11_U nodes_features_proj_V_12_U nodes_features_proj_V_13_U nodes_features_proj_V_14_U nodes_features_proj_V_15_U scores_source_V_U scores_target_V_U all_scores_V_U attention_coefficients_sum_V_U all_attention_coefficients_V_U out_nodes_features_prep_V_0_U out_nodes_features_prep_V_1_U out_nodes_features_prep_V_2_U out_nodes_features_prep_V_3_U out_nodes_features_prep_V_4_U out_nodes_features_prep_V_5_U out_nodes_features_prep_V_6_U out_nodes_features_prep_V_7_U out_nodes_features_prep_V_8_U out_nodes_features_prep_V_9_U out_nodes_features_prep_V_10_U out_nodes_features_prep_V_11_U out_nodes_features_prep_V_12_U out_nodes_features_prep_V_13_U out_nodes_features_prep_V_14_U out_nodes_features_prep_V_15_U out_nodes_features_prep_V_16_U out_nodes_features_prep_V_17_U out_nodes_features_prep_V_18_U out_nodes_features_prep_V_19_U out_nodes_features_prep_V_20_U out_nodes_features_prep_V_21_U out_nodes_features_prep_V_22_U out_nodes_features_prep_V_23_U out_nodes_features_prep_V_24_U out_nodes_features_prep_V_25_U out_nodes_features_prep_V_26_U out_nodes_features_prep_V_27_U out_nodes_features_prep_V_28_U out_nodes_features_prep_V_29_U out_nodes_features_prep_V_30_U out_nodes_features_prep_V_31_U out_nodes_features_prep_V_32_U out_nodes_features_prep_V_33_U out_nodes_features_prep_V_34_U out_nodes_features_prep_V_35_U out_nodes_features_prep_V_36_U out_nodes_features_prep_V_37_U out_nodes_features_prep_V_38_U out_nodes_features_prep_V_39_U out_nodes_features_prep_V_40_U out_nodes_features_prep_V_41_U out_nodes_features_prep_V_42_U out_nodes_features_prep_V_43_U out_nodes_features_prep_V_44_U out_nodes_features_prep_V_45_U out_nodes_features_prep_V_46_U out_nodes_features_prep_V_47_U out_nodes_features_prep_V_48_U out_nodes_features_prep_V_49_U out_nodes_features_prep_V_50_U out_nodes_features_prep_V_51_U out_nodes_features_prep_V_52_U out_nodes_features_prep_V_53_U out_nodes_features_prep_V_54_U out_nodes_features_prep_V_55_U out_nodes_features_prep_V_56_U out_nodes_features_prep_V_57_U out_nodes_features_prep_V_58_U out_nodes_features_prep_V_59_U out_nodes_features_prep_V_60_U out_nodes_features_prep_V_61_U out_nodes_features_prep_V_62_U out_nodes_features_prep_V_63_U out_nodes_features_V_0_U out_nodes_features_V_1_U out_nodes_features_V_2_U out_nodes_features_V_3_U out_nodes_features_V_4_U out_nodes_features_V_5_U out_nodes_features_V_6_U out_nodes_features_V_7_U out_nodes_features_V_8_U out_nodes_features_V_9_U out_nodes_features_V_10_U out_nodes_features_V_11_U out_nodes_features_V_12_U out_nodes_features_V_13_U out_nodes_features_V_14_U out_nodes_features_V_15_U out_nodes_features_V_16_U out_nodes_features_V_17_U out_nodes_features_V_18_U out_nodes_features_V_19_U out_nodes_features_V_20_U out_nodes_features_V_21_U out_nodes_features_V_22_U out_nodes_features_V_23_U out_nodes_features_V_24_U out_nodes_features_V_25_U out_nodes_features_V_26_U out_nodes_features_V_27_U out_nodes_features_V_28_U out_nodes_features_V_29_U out_nodes_features_V_30_U out_nodes_features_V_31_U out_nodes_features_V_32_U out_nodes_features_V_33_U out_nodes_features_V_34_U out_nodes_features_V_35_U out_nodes_features_V_36_U out_nodes_features_V_37_U out_nodes_features_V_38_U out_nodes_features_V_39_U out_nodes_features_V_40_U out_nodes_features_V_41_U out_nodes_features_V_42_U out_nodes_features_V_43_U out_nodes_features_V_44_U out_nodes_features_V_45_U out_nodes_features_V_46_U out_nodes_features_V_47_U out_nodes_features_V_48_U out_nodes_features_V_49_U out_nodes_features_V_50_U out_nodes_features_V_51_U out_nodes_features_V_52_U out_nodes_features_V_53_U out_nodes_features_V_54_U out_nodes_features_V_55_U out_nodes_features_V_56_U out_nodes_features_V_57_U out_nodes_features_V_58_U out_nodes_features_V_59_U out_nodes_features_V_60_U out_nodes_features_V_61_U out_nodes_features_V_62_U out_nodes_features_V_63_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_global_mean_pooling_fu_2464</InstName>
                    <ModuleName>global_mean_pooling</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2464</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201</InstName>
                            <ModuleName>global_mean_pooling_Pipeline_VITIS_LOOP_292_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>201</ID>
                            <BindInstances>add_ln292_fu_391_p2 sum_V_1_fu_425_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln290_fu_270_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_global_graph_prediction_fu_2503</InstName>
                    <ModuleName>global_graph_prediction</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2503</ID>
                    <BindInstances>add_ln305_fu_186_p2 mul_28s_28s_46_1_1_U2009 ret_V_fu_223_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>layer_3_fu_2560_p2 scoring_fn_target_V_0_U scoring_fn_target_V_1_U scoring_fn_target_V_2_U scoring_fn_target_V_3_U scoring_fn_target_V_4_U scoring_fn_target_V_5_U scoring_fn_target_V_6_U scoring_fn_target_V_7_U scoring_fn_target_V_8_U scoring_fn_target_V_9_U scoring_fn_target_V_10_U scoring_fn_target_V_11_U scoring_fn_target_V_12_U scoring_fn_target_V_13_U scoring_fn_target_V_14_U scoring_fn_target_V_15_U scoring_fn_source_V_0_U scoring_fn_source_V_1_U scoring_fn_source_V_2_U scoring_fn_source_V_3_U scoring_fn_source_V_4_U scoring_fn_source_V_5_U scoring_fn_source_V_6_U scoring_fn_source_V_7_U scoring_fn_source_V_8_U scoring_fn_source_V_9_U scoring_fn_source_V_10_U scoring_fn_source_V_11_U scoring_fn_source_V_12_U scoring_fn_source_V_13_U scoring_fn_source_V_14_U scoring_fn_source_V_15_U linear_proj_weight_V_0_U linear_proj_weight_V_1_U linear_proj_weight_V_2_U linear_proj_weight_V_3_U linear_proj_weight_V_4_U linear_proj_weight_V_5_U linear_proj_weight_V_6_U linear_proj_weight_V_7_U linear_proj_weight_V_8_U linear_proj_weight_V_9_U linear_proj_weight_V_10_U linear_proj_weight_V_11_U linear_proj_weight_V_12_U linear_proj_weight_V_13_U linear_proj_weight_V_14_U linear_proj_weight_V_15_U linear_proj_weight_V_16_U linear_proj_weight_V_17_U linear_proj_weight_V_18_U linear_proj_weight_V_19_U linear_proj_weight_V_20_U linear_proj_weight_V_21_U linear_proj_weight_V_22_U linear_proj_weight_V_23_U linear_proj_weight_V_24_U linear_proj_weight_V_25_U linear_proj_weight_V_26_U linear_proj_weight_V_27_U linear_proj_weight_V_28_U linear_proj_weight_V_29_U linear_proj_weight_V_30_U linear_proj_weight_V_31_U linear_proj_weight_V_32_U linear_proj_weight_V_33_U linear_proj_weight_V_34_U linear_proj_weight_V_35_U linear_proj_weight_V_36_U linear_proj_weight_V_37_U linear_proj_weight_V_38_U linear_proj_weight_V_39_U linear_proj_weight_V_40_U linear_proj_weight_V_41_U linear_proj_weight_V_42_U linear_proj_weight_V_43_U linear_proj_weight_V_44_U linear_proj_weight_V_45_U linear_proj_weight_V_46_U linear_proj_weight_V_47_U linear_proj_weight_V_48_U linear_proj_weight_V_49_U linear_proj_weight_V_50_U linear_proj_weight_V_51_U linear_proj_weight_V_52_U linear_proj_weight_V_53_U linear_proj_weight_V_54_U linear_proj_weight_V_55_U linear_proj_weight_V_56_U linear_proj_weight_V_57_U linear_proj_weight_V_58_U linear_proj_weight_V_59_U linear_proj_weight_V_60_U linear_proj_weight_V_61_U linear_proj_weight_V_62_U linear_proj_weight_V_63_U skip_proj_weight_V_0_U skip_proj_weight_V_1_U skip_proj_weight_V_2_U skip_proj_weight_V_3_U skip_proj_weight_V_4_U skip_proj_weight_V_5_U skip_proj_weight_V_6_U skip_proj_weight_V_7_U skip_proj_weight_V_8_U skip_proj_weight_V_9_U skip_proj_weight_V_10_U skip_proj_weight_V_11_U skip_proj_weight_V_12_U skip_proj_weight_V_13_U skip_proj_weight_V_14_U skip_proj_weight_V_15_U skip_proj_weight_V_16_U skip_proj_weight_V_17_U skip_proj_weight_V_18_U skip_proj_weight_V_19_U skip_proj_weight_V_20_U skip_proj_weight_V_21_U skip_proj_weight_V_22_U skip_proj_weight_V_23_U skip_proj_weight_V_24_U skip_proj_weight_V_25_U skip_proj_weight_V_26_U skip_proj_weight_V_27_U skip_proj_weight_V_28_U skip_proj_weight_V_29_U skip_proj_weight_V_30_U skip_proj_weight_V_31_U skip_proj_weight_V_32_U skip_proj_weight_V_33_U skip_proj_weight_V_34_U skip_proj_weight_V_35_U skip_proj_weight_V_36_U skip_proj_weight_V_37_U skip_proj_weight_V_38_U skip_proj_weight_V_39_U skip_proj_weight_V_40_U skip_proj_weight_V_41_U skip_proj_weight_V_42_U skip_proj_weight_V_43_U skip_proj_weight_V_44_U skip_proj_weight_V_45_U skip_proj_weight_V_46_U skip_proj_weight_V_47_U skip_proj_weight_V_48_U skip_proj_weight_V_49_U skip_proj_weight_V_50_U skip_proj_weight_V_51_U skip_proj_weight_V_52_U skip_proj_weight_V_53_U skip_proj_weight_V_54_U skip_proj_weight_V_55_U skip_proj_weight_V_56_U skip_proj_weight_V_57_U skip_proj_weight_V_58_U skip_proj_weight_V_59_U skip_proj_weight_V_60_U skip_proj_weight_V_61_U skip_proj_weight_V_62_U skip_proj_weight_V_63_U pred_linear_weight_V_U out_nodes_features_skip_concat_bias_V_0_U out_nodes_features_skip_concat_bias_V_1_U out_nodes_features_skip_concat_bias_V_2_U out_nodes_features_skip_concat_bias_V_3_U out_nodes_features_skip_concat_bias_V_4_U out_nodes_features_skip_concat_bias_V_5_U out_nodes_features_skip_concat_bias_V_6_U out_nodes_features_skip_concat_bias_V_7_U out_nodes_features_skip_concat_bias_V_8_U edge_list_U connectivity_mask_final_U out_nodes_features_skip_concat_bias_V_9_U out_nodes_features_skip_concat_bias_V_10_U out_nodes_features_skip_concat_bias_V_11_U out_nodes_features_skip_concat_bias_V_12_U out_nodes_features_skip_concat_bias_V_13_U out_nodes_features_skip_concat_bias_V_14_U out_nodes_features_skip_concat_bias_V_15_U h_graph_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2</Name>
            <Loops>
                <VITIS_LOOP_315_1_VITIS_LOOP_316_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.268 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.268 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.268 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_315_1_VITIS_LOOP_316_2>
                        <Name>VITIS_LOOP_315_1_VITIS_LOOP_316_2</Name>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_315_1_VITIS_LOOP_316_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_315_1_VITIS_LOOP_316_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_1_fu_381_p2" SOURCE="GAT_compute.cpp:315" URAM="0" VARIABLE="add_ln315_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_315_1_VITIS_LOOP_316_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_fu_408_p2" SOURCE="GAT_compute.cpp:315" URAM="0" VARIABLE="add_ln315"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_315_1_VITIS_LOOP_316_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_460_p2" SOURCE="GAT_compute.cpp:316" URAM="0" VARIABLE="add_ln316"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_321_3_VITIS_LOOP_322_4</Name>
            <Loops>
                <VITIS_LOOP_321_3_VITIS_LOOP_322_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.268 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.268 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.268 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_321_3_VITIS_LOOP_322_4>
                        <Name>VITIS_LOOP_321_3_VITIS_LOOP_322_4</Name>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_321_3_VITIS_LOOP_322_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_321_3_VITIS_LOOP_322_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_1_fu_381_p2" SOURCE="GAT_compute.cpp:321" URAM="0" VARIABLE="add_ln321_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_321_3_VITIS_LOOP_322_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_fu_408_p2" SOURCE="GAT_compute.cpp:321" URAM="0" VARIABLE="add_ln321"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_321_3_VITIS_LOOP_322_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_460_p2" SOURCE="GAT_compute.cpp:322" URAM="0" VARIABLE="add_ln322"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_327_5_VITIS_LOOP_328_6</Name>
            <Loops>
                <VITIS_LOOP_327_5_VITIS_LOOP_328_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4122</Best-caseLatency>
                    <Average-caseLatency>4122</Average-caseLatency>
                    <Worst-caseLatency>4122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.488 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.488 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.488 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_327_5_VITIS_LOOP_328_6>
                        <Name>VITIS_LOOP_327_5_VITIS_LOOP_328_6</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4120</Latency>
                        <AbsoluteTimeLatency>16.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_327_5_VITIS_LOOP_328_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1665</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>820</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln330_fu_1373_p2" SOURCE="GAT_compute.cpp:330" URAM="0" VARIABLE="add_ln330"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_2_fu_1295_p2" SOURCE="GAT_compute.cpp:327" URAM="0" VARIABLE="add_ln327_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_fu_1379_p2" SOURCE="GAT_compute.cpp:327" URAM="0" VARIABLE="add_ln327"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln330_1_fu_1412_p2" SOURCE="GAT_compute.cpp:330" URAM="0" VARIABLE="add_ln330_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_1_fu_1437_p2" SOURCE="GAT_compute.cpp:327" URAM="0" VARIABLE="add_ln327_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_1334_p2" SOURCE="GAT_compute.cpp:328" URAM="0" VARIABLE="add_ln328"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_337_7_VITIS_LOOP_338_8</Name>
            <Loops>
                <VITIS_LOOP_337_7_VITIS_LOOP_338_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4122</Best-caseLatency>
                    <Average-caseLatency>4122</Average-caseLatency>
                    <Worst-caseLatency>4122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.488 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.488 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.488 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_337_7_VITIS_LOOP_338_8>
                        <Name>VITIS_LOOP_337_7_VITIS_LOOP_338_8</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4120</Latency>
                        <AbsoluteTimeLatency>16.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_337_7_VITIS_LOOP_338_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1665</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>820</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_1373_p2" SOURCE="GAT_compute.cpp:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_2_fu_1295_p2" SOURCE="GAT_compute.cpp:337" URAM="0" VARIABLE="add_ln337_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_fu_1379_p2" SOURCE="GAT_compute.cpp:337" URAM="0" VARIABLE="add_ln337"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_1_fu_1412_p2" SOURCE="GAT_compute.cpp:340" URAM="0" VARIABLE="add_ln340_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_1_fu_1437_p2" SOURCE="GAT_compute.cpp:337" URAM="0" VARIABLE="add_ln337_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_fu_1334_p2" SOURCE="GAT_compute.cpp:338" URAM="0" VARIABLE="add_ln338"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8399</Best-caseLatency>
                    <Average-caseLatency>8399</Average-caseLatency>
                    <Worst-caseLatency>8399</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.596 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.596 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.596 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8399</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3578</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2389</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_weights_one_layer_Pipeline_VITIS_LOOP_365_5_VITIS_LOOP_366_6</Name>
            <Loops>
                <VITIS_LOOP_365_5_VITIS_LOOP_366_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.396 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.396 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.396 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_365_5_VITIS_LOOP_366_6>
                        <Name>VITIS_LOOP_365_5_VITIS_LOOP_366_6</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>16.388 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_365_5_VITIS_LOOP_366_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_5_VITIS_LOOP_366_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln365_fu_1203_p2" SOURCE="GAT_compute.cpp:365" URAM="0" VARIABLE="add_ln365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_5_VITIS_LOOP_366_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln365_1_fu_1226_p2" SOURCE="GAT_compute.cpp:365" URAM="0" VARIABLE="add_ln365_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_5_VITIS_LOOP_366_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln367_fu_1258_p2" SOURCE="GAT_compute.cpp:367" URAM="0" VARIABLE="add_ln367"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_5_VITIS_LOOP_366_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln366_fu_1271_p2" SOURCE="GAT_compute.cpp:366" URAM="0" VARIABLE="add_ln366"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_one_layer_Pipeline_VITIS_LOOP_371_7_VITIS_LOOP_372_8</Name>
            <Loops>
                <VITIS_LOOP_371_7_VITIS_LOOP_372_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.396 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.396 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.396 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_371_7_VITIS_LOOP_372_8>
                        <Name>VITIS_LOOP_371_7_VITIS_LOOP_372_8</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>16.388 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_371_7_VITIS_LOOP_372_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_7_VITIS_LOOP_372_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_fu_1203_p2" SOURCE="GAT_compute.cpp:371" URAM="0" VARIABLE="add_ln371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_7_VITIS_LOOP_372_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_1_fu_1226_p2" SOURCE="GAT_compute.cpp:371" URAM="0" VARIABLE="add_ln371_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_7_VITIS_LOOP_372_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_1258_p2" SOURCE="GAT_compute.cpp:373" URAM="0" VARIABLE="add_ln373"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_7_VITIS_LOOP_372_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln372_fu_1271_p2" SOURCE="GAT_compute.cpp:372" URAM="0" VARIABLE="add_ln372"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_one_layer</Name>
            <Loops>
                <VITIS_LOOP_353_1>
                    <VITIS_LOOP_354_2/>
                </VITIS_LOOP_353_1>
                <VITIS_LOOP_359_3>
                    <VITIS_LOOP_360_4/>
                </VITIS_LOOP_359_3>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8760</Best-caseLatency>
                    <Average-caseLatency>8760</Average-caseLatency>
                    <Worst-caseLatency>8760</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8760</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_353_1>
                        <Name>VITIS_LOOP_353_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>264</Latency>
                        <AbsoluteTimeLatency>1.056 us</AbsoluteTimeLatency>
                        <IterationLatency>66</IterationLatency>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_354_2>
                            <Name>VITIS_LOOP_354_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_354_2>
                    </VITIS_LOOP_353_1>
                    <VITIS_LOOP_359_3>
                        <Name>VITIS_LOOP_359_3</Name>
                        <TripCount>4</TripCount>
                        <Latency>264</Latency>
                        <AbsoluteTimeLatency>1.056 us</AbsoluteTimeLatency>
                        <IterationLatency>66</IterationLatency>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_360_4>
                            <Name>VITIS_LOOP_360_4</Name>
                            <TripCount>16</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_360_4>
                    </VITIS_LOOP_359_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>714</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1206</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_1214_p2" SOURCE="GAT_compute.cpp:353" URAM="0" VARIABLE="add_ln353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_353_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln355_fu_1266_p2" SOURCE="GAT_compute.cpp:355" URAM="0" VARIABLE="add_ln355"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_353_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_1_fu_1297_p2" SOURCE="GAT_compute.cpp:353" URAM="0" VARIABLE="add_ln353_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_353_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_1338_p2" SOURCE="GAT_compute.cpp:354" URAM="0" VARIABLE="add_ln354"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_fu_1303_p2" SOURCE="GAT_compute.cpp:359" URAM="0" VARIABLE="add_ln359"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_fu_1363_p2" SOURCE="GAT_compute.cpp:361" URAM="0" VARIABLE="add_ln361"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_1_fu_1394_p2" SOURCE="GAT_compute.cpp:359" URAM="0" VARIABLE="add_ln359_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln360_fu_1447_p2" SOURCE="GAT_compute.cpp:360" URAM="0" VARIABLE="add_ln360"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln365_fu_1411_p2" SOURCE="GAT_compute.cpp:365" URAM="0" VARIABLE="add_ln365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_fu_1426_p2" SOURCE="GAT_compute.cpp:371" URAM="0" VARIABLE="add_ln371"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_misc_weights_Pipeline_VITIS_LOOP_387_2</Name>
            <Loops>
                <VITIS_LOOP_387_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>76.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>76.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>76.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_387_2>
                        <Name>VITIS_LOOP_387_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>68.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_387_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_fu_96_p2" SOURCE="GAT_compute.cpp:387" URAM="0" VARIABLE="add_ln387"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_misc_weights</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>122</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>299</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2</Name>
            <Loops>
                <VITIS_LOOP_397_1_VITIS_LOOP_398_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_397_1_VITIS_LOOP_398_2>
                        <Name>VITIS_LOOP_397_1_VITIS_LOOP_398_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_397_1_VITIS_LOOP_398_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>225</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_1_VITIS_LOOP_398_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_1_fu_309_p2" SOURCE="GAT_compute.cpp:397" URAM="0" VARIABLE="add_ln397_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_1_VITIS_LOOP_398_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_336_p2" SOURCE="GAT_compute.cpp:397" URAM="0" VARIABLE="add_ln397"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_1_VITIS_LOOP_398_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_393_p2" SOURCE="GAT_compute.cpp:398" URAM="0" VARIABLE="add_ln398"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_graph_Pipeline_VITIS_LOOP_403_3</Name>
            <Loops>
                <VITIS_LOOP_403_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_403_3>
                        <Name>VITIS_LOOP_403_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>8.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_403_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>87</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_403_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln403_fu_120_p2" SOURCE="GAT_compute.cpp:403" URAM="0" VARIABLE="add_ln403"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_graph</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>461</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>754</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_1_fu_284_p2" SOURCE="GAT_compute.cpp:397" URAM="0" VARIABLE="add_ln397_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_324_p2" SOURCE="GAT_compute.cpp:397" URAM="0" VARIABLE="add_ln397"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.299</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>1 ~ ?</Latency>
                        <AbsoluteTimeLatency>4.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>127</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>126</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_79_p2" SOURCE="" URAM="0" VARIABLE="empty_96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1</Name>
            <Loops>
                <VITIS_LOOP_423_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.515</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_423_1>
                        <Name>VITIS_LOOP_423_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_423_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>202</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>272</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_423_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln423_fu_124_p2" SOURCE="GAT_compute.cpp:423" URAM="0" VARIABLE="add_ln423"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_423_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_16ns_16_4_1_U678" SOURCE="GAT_compute.cpp:425" URAM="0" VARIABLE="mul_ln425"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_423_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_16ns_16_4_1_U678" SOURCE="GAT_compute.cpp:425" URAM="0" VARIABLE="add_ln425_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_423_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln425_fu_199_p2" SOURCE="GAT_compute.cpp:425" URAM="0" VARIABLE="add_ln425"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2</Name>
            <Loops>
                <VITIS_LOOP_428_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.128</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_428_2>
                        <Name>VITIS_LOOP_428_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>8.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_428_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>125</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_428_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln428_fu_103_p2" SOURCE="GAT_compute.cpp:428" URAM="0" VARIABLE="add_ln428"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_428_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln429_1_fu_109_p2" SOURCE="GAT_compute.cpp:429" URAM="0" VARIABLE="add_ln429_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_428_2" OPTYPE="add" PRAGMA="" RTLNAME="connectivity_mask_d1" SOURCE="GAT_compute.cpp:429" URAM="0" VARIABLE="add_ln429"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4</Name>
            <Loops>
                <VITIS_LOOP_432_3_VITIS_LOOP_433_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.263</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>4294836231</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.179 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 4294836231</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_432_3_VITIS_LOOP_433_4>
                        <Name>VITIS_LOOP_432_3_VITIS_LOOP_433_4</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4294836225</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 4294836229</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 17.179 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_432_3_VITIS_LOOP_433_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>172</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>304</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_432_3_VITIS_LOOP_433_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_1_fu_144_p2" SOURCE="GAT_compute.cpp:432" URAM="0" VARIABLE="add_ln432_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_432_3_VITIS_LOOP_433_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_fu_153_p2" SOURCE="GAT_compute.cpp:432" URAM="0" VARIABLE="add_ln432"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_432_3_VITIS_LOOP_433_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_16ns_16_4_1_U685" SOURCE="GAT_compute.cpp:432" URAM="0" VARIABLE="mul_ln434"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_432_3_VITIS_LOOP_433_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_16ns_16_4_1_U685" SOURCE="GAT_compute.cpp:434" URAM="0" VARIABLE="add_ln434"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_432_3_VITIS_LOOP_433_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln433_fu_175_p2" SOURCE="GAT_compute.cpp:433" URAM="0" VARIABLE="add_ln433"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.515</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>767</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1099</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_nodes_features_proj</Name>
            <Loops>
                <VITIS_LOOP_39_1_VITIS_LOOP_40_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.879</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_1_VITIS_LOOP_40_2>
                        <Name>VITIS_LOOP_39_1_VITIS_LOOP_40_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_39_1_VITIS_LOOP_40_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>192</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>7635</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6115</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_2385_p2" SOURCE="GAT_compute.cpp:39" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_2397_p2" SOURCE="GAT_compute.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_2452_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U699" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U700" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_2561_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U701" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_92_fu_2584_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U702" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_93_fu_2642_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U703" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_94_fu_2665_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U704" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_95_fu_2688_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U705" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_96_fu_2746_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U706" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_97_fu_2769_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U707" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_98_fu_2792_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U708" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_99_fu_2850_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U709" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_100_fu_2873_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U710" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_101_fu_2896_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U711" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_102_fu_2954_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U712" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_103_fu_2977_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U713" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_104_fu_3000_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U714" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_105_fu_3058_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U715" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_106_fu_3081_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U716" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_107_fu_3104_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U717" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_108_fu_3162_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U718" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_109_fu_3185_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U719" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_110_fu_3208_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U720" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_111_fu_3266_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U721" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_112_fu_3289_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U722" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_113_fu_3312_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U723" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_114_fu_3370_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U724" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_115_fu_3393_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U725" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_116_fu_3416_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U726" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_117_fu_3474_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U727" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_118_fu_3497_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U728" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_119_fu_3520_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U729" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_120_fu_3578_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U730" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_121_fu_3601_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U731" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_122_fu_3624_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U732" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_123_fu_3682_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U733" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_124_fu_3705_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U734" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_125_fu_3728_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U735" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_126_fu_3786_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U736" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_127_fu_3809_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U737" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_128_fu_3832_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U738" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_129_fu_3890_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U739" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_130_fu_3913_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U740" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_131_fu_3936_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U741" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_132_fu_3994_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U742" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_133_fu_4017_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U743" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_134_fu_4040_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U744" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_135_fu_4098_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U745" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_136_fu_4121_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U746" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_137_fu_4144_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U747" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_138_fu_4202_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U748" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_139_fu_4225_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U749" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_140_fu_4248_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U750" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_141_fu_4306_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U751" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_142_fu_4329_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U752" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_143_fu_4352_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U753" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_144_fu_4410_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U754" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_145_fu_4433_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U755" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_149"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_146_fu_4456_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U756" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_150"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_147_fu_4514_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U757" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_148_fu_4537_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U758" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_149_fu_4560_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_149"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U759" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_150_fu_4612_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_150"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U760" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_154"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_151_fu_4635_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U761" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_155"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_152_fu_4658_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U762" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_156"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_153_fu_4689_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_1_VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_2478_p2" SOURCE="GAT_compute.cpp:40" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_scores_source</Name>
            <Loops>
                <VITIS_LOOP_58_1_VITIS_LOOP_59_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.879</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_1_VITIS_LOOP_59_2>
                        <Name>VITIS_LOOP_58_1_VITIS_LOOP_59_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_58_1_VITIS_LOOP_59_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>49</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2148</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1721</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_640_p2" SOURCE="GAT_compute.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_673_p2" SOURCE="GAT_compute.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_10ns_10_4_1_U926" SOURCE="GAT_compute.cpp:58" URAM="0" VARIABLE="mul_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_698_p2" SOURCE="GAT_compute.cpp:58" URAM="0" VARIABLE="add_ln58_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_fu_715_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_10ns_10_4_1_U926" SOURCE="GAT_compute.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U910" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U911" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_795_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U912" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_78_fu_818_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U913" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_79_fu_876_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U914" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_80_fu_899_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U915" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_81_fu_922_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U916" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_82_fu_980_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U917" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_83_fu_1003_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U918" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_84_fu_1026_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U919" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_85_fu_1084_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U920" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_86_fu_1107_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U921" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_87_fu_1130_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U922" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_88_fu_1182_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U923" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_89_fu_1205_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U924" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_90_fu_1228_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U925" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_91_fu_1263_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1_VITIS_LOOP_59_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_654_p2" SOURCE="GAT_compute.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_scores_target</Name>
            <Loops>
                <VITIS_LOOP_75_1_VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.879</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_75_1_VITIS_LOOP_76_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>49</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2148</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1721</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_640_p2" SOURCE="GAT_compute.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_673_p2" SOURCE="GAT_compute.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_10ns_10_4_1_U979" SOURCE="GAT_compute.cpp:75" URAM="0" VARIABLE="mul_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_698_p2" SOURCE="GAT_compute.cpp:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_fu_715_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_10ns_10_4_1_U979" SOURCE="GAT_compute.cpp:81" URAM="0" VARIABLE="add_ln81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U963" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U964" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_795_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U965" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_64_fu_818_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U966" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_65_fu_876_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U967" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_66_fu_899_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U968" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_67_fu_922_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U969" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_68_fu_980_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U970" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_69_fu_1003_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U971" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_70_fu_1026_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U972" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_71_fu_1084_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U973" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_72_fu_1107_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U974" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_73_fu_1130_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U975" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_74_fu_1182_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U976" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_75_fu_1205_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U977" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_76_fu_1228_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U978" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_77_fu_1263_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_654_p2" SOURCE="GAT_compute.cpp:76" URAM="0" VARIABLE="add_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_all_scores</Name>
            <Loops>
                <VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.915</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3>
                        <Name>VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>793</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1102</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_10ns_10_4_1_U1018" SOURCE="GAT_compute.cpp:91" URAM="0" VARIABLE="mul_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_10ns_10_4_1_U1018" SOURCE="GAT_compute.cpp:91" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_212_p2" SOURCE="GAT_compute.cpp:91" URAM="0" VARIABLE="add_ln91_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_221_p2" SOURCE="GAT_compute.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_9ns_10_1_1_U1016" SOURCE="GAT_compute.cpp:91" URAM="0" VARIABLE="mul_ln91_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_9ns_11_1_1_U1017" SOURCE="GAT_compute.cpp:98" URAM="0" VARIABLE="mul_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_362_p2" SOURCE="GAT_compute.cpp:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_376_p2" SOURCE="GAT_compute.cpp:91" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1019" SOURCE="GAT_compute.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1019" SOURCE="GAT_compute.cpp:98" URAM="0" VARIABLE="mul_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1019" SOURCE="GAT_compute.cpp:98" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_396_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="temp_V_fu_437_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="temp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_443_p2" SOURCE="GAT_compute.cpp:95" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1020" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_500_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_304_p2" SOURCE="GAT_compute.cpp:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1_VITIS_LOOP_92_2_VITIS_LOOP_93_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_240_p2" SOURCE="GAT_compute.cpp:92" URAM="0" VARIABLE="add_ln92_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_28_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.754</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>13</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1879</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1117</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3</Name>
            <Loops>
                <VITIS_LOOP_111_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.754</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_111_3>
                        <Name>VITIS_LOOP_111_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_111_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2165</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1390</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_159_p2" SOURCE="GAT_compute.cpp:111" URAM="0" VARIABLE="add_ln111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_173_p2" SOURCE="GAT_compute.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_179_p2" SOURCE="GAT_compute.cpp:113" URAM="0" VARIABLE="add_ln113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_111_3" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_2_fu_208_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_attention_coefficients_sum</Name>
            <Loops>
                <VITIS_LOOP_108_1_VITIS_LOOP_109_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.754</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_108_1_VITIS_LOOP_109_2>
                        <Name>VITIS_LOOP_108_1_VITIS_LOOP_109_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_108_1_VITIS_LOOP_109_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>23</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2311</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1597</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_1_VITIS_LOOP_109_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_168_p2" SOURCE="GAT_compute.cpp:108" URAM="0" VARIABLE="add_ln108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_1_VITIS_LOOP_109_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_177_p2" SOURCE="GAT_compute.cpp:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_108_1_VITIS_LOOP_109_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_10ns_12_4_1_U1048" SOURCE="GAT_compute.cpp:116" URAM="0" VARIABLE="mul_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_108_1_VITIS_LOOP_109_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_10ns_12_4_1_U1048" SOURCE="GAT_compute.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_108_1_VITIS_LOOP_109_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12ns_8ns_18_4_1_U1049" SOURCE="GAT_compute.cpp:119" URAM="0" VARIABLE="mul_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_108_1_VITIS_LOOP_109_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_8ns_16_4_1_U1050" SOURCE="GAT_compute.cpp:109" URAM="0" VARIABLE="mul_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_1_VITIS_LOOP_109_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_203_p2" SOURCE="GAT_compute.cpp:109" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_all_attention_coefficients</Name>
            <Loops>
                <VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.845</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3>
                        <Name>VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>69</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7724</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4613</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_10ns_10_4_1_U1062" SOURCE="GAT_compute.cpp:130" URAM="0" VARIABLE="mul_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_10ns_10_4_1_U1062" SOURCE="GAT_compute.cpp:130" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_1_fu_255_p2" SOURCE="GAT_compute.cpp:130" URAM="0" VARIABLE="add_ln130_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_264_p2" SOURCE="GAT_compute.cpp:130" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_9ns_10_1_1_U1060" SOURCE="GAT_compute.cpp:130" URAM="0" VARIABLE="mul_ln130_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_9ns_11_1_1_U1059" SOURCE="GAT_compute.cpp:135" URAM="0" VARIABLE="mul_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_320_p2" SOURCE="GAT_compute.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_418_p2" SOURCE="GAT_compute.cpp:130" URAM="0" VARIABLE="empty_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1063" SOURCE="GAT_compute.cpp:135" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1063" SOURCE="GAT_compute.cpp:135" URAM="0" VARIABLE="mul_ln135_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_11ns_18ns_8ns_18ns_18_4_1_U1063" SOURCE="GAT_compute.cpp:135" URAM="0" VARIABLE="add_ln135_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_367_p2" SOURCE="GAT_compute.cpp:132" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_130_1_VITIS_LOOP_131_2_VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_373_p2" SOURCE="GAT_compute.cpp:131" URAM="0" VARIABLE="add_ln131_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4</Name>
            <Loops>
                <VITIS_LOOP_193_3_VITIS_LOOP_197_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.879</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_193_3_VITIS_LOOP_197_4>
                        <Name>VITIS_LOOP_193_3_VITIS_LOOP_197_4</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_193_3_VITIS_LOOP_197_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>515</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>630</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_3_VITIS_LOOP_197_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_2_fu_415_p2" SOURCE="GAT_compute.cpp:193" URAM="0" VARIABLE="add_ln193_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_3_VITIS_LOOP_197_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_424_p2" SOURCE="GAT_compute.cpp:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_3_VITIS_LOOP_197_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_1_fu_474_p2" SOURCE="GAT_compute.cpp:193" URAM="0" VARIABLE="add_ln193_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_3_VITIS_LOOP_197_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_3_fu_487_p2" SOURCE="GAT_compute.cpp:193" URAM="0" VARIABLE="add_ln193_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_193_3_VITIS_LOOP_197_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1070" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_3_VITIS_LOOP_197_4" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_614_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_3_VITIS_LOOP_197_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln197_fu_501_p2" SOURCE="GAT_compute.cpp:197" URAM="0" VARIABLE="add_ln197"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_out_nodes_features_Pipeline_VITIS_LOOP_205_5</Name>
            <Loops>
                <VITIS_LOOP_205_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.392</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_205_5>
                        <Name>VITIS_LOOP_205_5</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_205_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>526</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_205_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_1497_p2" SOURCE="GAT_compute.cpp:205" URAM="0" VARIABLE="add_ln205"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_out_nodes_features</Name>
            <Loops>
                <VITIS_LOOP_190_1_VITIS_LOOP_191_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.879</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_190_1_VITIS_LOOP_191_2>
                        <Name>VITIS_LOOP_190_1_VITIS_LOOP_191_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_190_1_VITIS_LOOP_191_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1237</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>993</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_190_1_VITIS_LOOP_191_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln190_1_fu_446_p2" SOURCE="GAT_compute.cpp:190" URAM="0" VARIABLE="add_ln190_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_190_1_VITIS_LOOP_191_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln190_fu_458_p2" SOURCE="GAT_compute.cpp:190" URAM="0" VARIABLE="add_ln190"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_190_1_VITIS_LOOP_191_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_18ns_18_4_1_U1160" SOURCE="GAT_compute.cpp:195" URAM="0" VARIABLE="mul_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_190_1_VITIS_LOOP_191_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_18ns_18_4_1_U1160" SOURCE="GAT_compute.cpp:195" URAM="0" VARIABLE="add_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_190_1_VITIS_LOOP_191_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_18s_8ns_18_4_1_U1161" SOURCE="GAT_compute.cpp:195" URAM="0" VARIABLE="mul_ln195_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_190_1_VITIS_LOOP_191_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_501_p2" SOURCE="GAT_compute.cpp:191" URAM="0" VARIABLE="add_ln191"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prepare_out_nodes_features</Name>
            <Loops>
                <VITIS_LOOP_224_1_VITIS_LOOP_225_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.879</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_224_1_VITIS_LOOP_225_2>
                        <Name>VITIS_LOOP_224_1_VITIS_LOOP_225_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_224_1_VITIS_LOOP_225_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>192</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>7521</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6377</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_1_fu_4345_p2" SOURCE="GAT_compute.cpp:224" URAM="0" VARIABLE="add_ln224_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_4357_p2" SOURCE="GAT_compute.cpp:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_4412_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1248" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_4634_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1249" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_1_fu_4657_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1250" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_2_fu_4680_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1251" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_3_fu_4738_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1252" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_4_fu_4761_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1253" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_5_fu_4784_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1254" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_6_fu_4842_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1255" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_7_fu_4865_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1256" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_8_fu_4888_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1257" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_9_fu_4946_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1258" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_10_fu_4969_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1259" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_11_fu_4992_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1260" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_12_fu_5050_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1261" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_13_fu_5073_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1262" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_14_fu_5096_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1263" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_15_fu_5154_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1264" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_16_fu_5177_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1265" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_17_fu_5200_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1266" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_18_fu_5258_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1267" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_19_fu_5281_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1268" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_20_fu_5304_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1269" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_21_fu_5362_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1270" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_22_fu_5385_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1271" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_23_fu_5408_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1272" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_24_fu_5466_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1273" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_25_fu_5489_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1274" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_26_fu_5512_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1275" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_27_fu_5570_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1276" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_28_fu_5593_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1277" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_29_fu_5616_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1278" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_30_fu_5674_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1279" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_31_fu_5697_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1280" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_32_fu_5720_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1281" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_33_fu_5778_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1282" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_34_fu_5801_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1283" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_35_fu_5824_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1284" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_36_fu_5882_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1285" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_37_fu_5905_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1286" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_38_fu_5928_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1287" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_39_fu_5986_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1288" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_40_fu_6009_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1289" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_41_fu_6032_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1290" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_42_fu_6090_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1291" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_43_fu_6113_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1292" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_44_fu_6136_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1293" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_45_fu_6194_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1294" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_46_fu_6217_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1295" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_47_fu_6240_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1296" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_48_fu_6298_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1297" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_49_fu_6321_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1298" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_50_fu_6344_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1299" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_51_fu_6402_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1300" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_52_fu_6425_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1301" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_53_fu_6448_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1302" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_54_fu_6506_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1303" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_55_fu_6529_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1304" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_56_fu_6552_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1305" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_57_fu_6610_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1306" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_58_fu_6633_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1307" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_59_fu_6656_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1308" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_60_fu_6708_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1309" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_61_fu_6731_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1310" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_62_fu_6754_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1311" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_63_fu_6785_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_4428_p2" SOURCE="GAT_compute.cpp:225" URAM="0" VARIABLE="add_ln225"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_activation</Name>
            <Loops>
                <VITIS_LOOP_254_1_VITIS_LOOP_255_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_254_1_VITIS_LOOP_255_2>
                        <Name>VITIS_LOOP_254_1_VITIS_LOOP_255_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_254_1_VITIS_LOOP_255_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1232</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3770</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_1_fu_3052_p2" SOURCE="GAT_compute.cpp:254" URAM="0" VARIABLE="add_ln254_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_3064_p2" SOURCE="GAT_compute.cpp:254" URAM="0" VARIABLE="add_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_fu_3644_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_3_fu_3665_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_4_fu_3686_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_5_fu_3707_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_3182_p2" SOURCE="GAT_compute.cpp:255" URAM="0" VARIABLE="add_ln255"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_not_concat</Name>
            <Loops>
                <VITIS_LOOP_239_1_VITIS_LOOP_240_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.854</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_239_1_VITIS_LOOP_240_2>
                        <Name>VITIS_LOOP_239_1_VITIS_LOOP_240_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_239_1_VITIS_LOOP_240_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>421</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1394</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_1_fu_1546_p2" SOURCE="GAT_compute.cpp:239" URAM="0" VARIABLE="add_ln239_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_fu_1558_p2" SOURCE="GAT_compute.cpp:239" URAM="0" VARIABLE="add_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_2113_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_3_fu_2107_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_2_fu_2118_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_fu_2139_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_1_fu_2173_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_1674_p2" SOURCE="GAT_compute.cpp:240" URAM="0" VARIABLE="add_ln240"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CONV</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>267</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <DSP>598</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>40881</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>43469</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_16_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_17_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_18_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_19_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_20_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_21_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_22_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_23_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_24_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_25_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_26_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_27_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_28_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_29_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_30_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_31_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_32_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_33_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_34_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_35_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_36_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_37_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_38_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_39_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_40_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_41_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_42_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_43_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_44_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_45_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_46_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_47_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_48_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_49_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_50_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_51_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_52_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_53_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_54_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_55_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_56_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_57_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_58_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_59_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_60_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_61_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_62_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_63_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_source_V_U" SOURCE="" URAM="0" VARIABLE="scores_source_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_U" SOURCE="" URAM="0" VARIABLE="scores_target_V"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_U" SOURCE="" URAM="0" VARIABLE="all_scores_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="attention_coefficients_sum_V_U" SOURCE="" URAM="0" VARIABLE="attention_coefficients_sum_V"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_0_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_1_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_2_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_3_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_4_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_5_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_6_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_7_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_8_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_9_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_10_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_11_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_12_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_13_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_14_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_15_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_16_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_17_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_18_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_19_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_20_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_21_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_22_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_23_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_24_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_25_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_26_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_27_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_28_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_29_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_30_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_31_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_32_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_33_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_34_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_35_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_36_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_37_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_38_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_39_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_40_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_41_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_42_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_43_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_44_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_45_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_46_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_47_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_48_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_49_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_50_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_51_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_52_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_53_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_54_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_55_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_56_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_57_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_58_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_59_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_60_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_61_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_62_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_63_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_4_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_5_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_6_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_7_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_8_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_9_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_10_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_11_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_12_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_13_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_14_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_15_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_16_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_17_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_18_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_19_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_20_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_21_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_22_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_23_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_24_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_25_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_26_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_27_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_28_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_29_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_30_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_31_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_32_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_33_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_34_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_35_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_36_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_37_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_38_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_39_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_40_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_41_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_42_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_43_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_44_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_45_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_46_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_47_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_48_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_49_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_50_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_51_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_52_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_53_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_54_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_55_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_56_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_57_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_58_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_59_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_60_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_61_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_62_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_63_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>global_mean_pooling_Pipeline_VITIS_LOOP_292_2</Name>
            <Loops>
                <VITIS_LOOP_292_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.267</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_292_2>
                        <Name>VITIS_LOOP_292_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_292_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>122</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>224</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_fu_391_p2" SOURCE="GAT_compute.cpp:292" URAM="0" VARIABLE="add_ln292"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_1_fu_425_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>global_mean_pooling</Name>
            <Loops>
                <VITIS_LOOP_290_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.417</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_290_1>
                        <Name>VITIS_LOOP_290_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_290_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>780</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>827</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_fu_270_p2" SOURCE="GAT_compute.cpp:290" URAM="0" VARIABLE="add_ln290"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>global_graph_prediction</Name>
            <Loops>
                <VITIS_LOOP_305_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.104 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.104 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.104 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_305_2>
                        <Name>VITIS_LOOP_305_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>72.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_305_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>212</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>233</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_305_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_fu_186_p2" SOURCE="GAT_compute.cpp:305" URAM="0" VARIABLE="add_ln305"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_305_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2009" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_305_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_223_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>GAT_compute_one_graph</Name>
            <Loops>
                <VITIS_LOOP_500_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_500_1>
                        <Name>VITIS_LOOP_500_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>35048</Latency>
                        <AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
                        <IterationLatency>8762</IterationLatency>
                        <PipelineDepth>8762</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_500_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>448</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>609</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>50991</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>66123</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_500_1" OPTYPE="add" PRAGMA="" RTLNAME="layer_3_fu_2560_p2" SOURCE="GAT_compute.cpp:500" URAM="0" VARIABLE="layer_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_0_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_1_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_2_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_3_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_4_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_5_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_6_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_7_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_8_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_9_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_10_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_11_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_12_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_13_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_14_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_15_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_0_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_1_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_2_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_3_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_4_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_5_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_6_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_7_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_8_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_9_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_10_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_11_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_12_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_13_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_14_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_15_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_0_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_1_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_2_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_3_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_4_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_5_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_6_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_7_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_8_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_9_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_10_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_11_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_12_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_13_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_14_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_15_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_16_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_17_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_18_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_19_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_20_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_21_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_22_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_23_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_24_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_25_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_26_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_27_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_28_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_29_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_30_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_31_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_32_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_33_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_34_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_35_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_36_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_37_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_38_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_39_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_40_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_41_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_42_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_43_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_44_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_45_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_46_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_47_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_48_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_49_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_50_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_51_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_52_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_53_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_54_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_55_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_56_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_57_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_58_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_59_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_60_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_61_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_62_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_63_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_0_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_1_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_2_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_3_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_4_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_5_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_6_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_7_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_8_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_9_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_10_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_11_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_12_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_13_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_14_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_15_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_16_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_17_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_18_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_19_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_20_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_21_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_22_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_23_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_24_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_25_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_26_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_27_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_28_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_29_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_30_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_31_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_32_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_33_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_34_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_35_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_36_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_37_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_38_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_39_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_40_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_41_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_42_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_43_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_44_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_45_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_46_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_47_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_48_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_49_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_50_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_51_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_52_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_53_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_54_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_55_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_56_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_57_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_58_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_59_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_60_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_61_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_62_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_63_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pred_linear_weight_V_U" SOURCE="" URAM="0" VARIABLE="pred_linear_weight_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_0_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_1_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_2_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_3_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_4_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_5_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_6_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_7_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_8_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="edge_list_U" SOURCE="GAT_compute.cpp:467" URAM="0" VARIABLE="edge_list"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_U" SOURCE="GAT_compute.cpp:472" URAM="0" VARIABLE="connectivity_mask_final"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_9_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_10_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_11_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_12_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_13_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_14_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_15_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="h_graph_V_U" SOURCE="GAT_compute.cpp:470" URAM="0" VARIABLE="h_graph_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="node_feature_in" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="node_feature_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_feature_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="edge_list_in" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="edge_list_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="edge_list_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_attr" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_attr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_attr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="task_tb" index="3" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="task_tb_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="task_tb_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_pred_linear_weight_fixed" index="4" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_pred_linear_bias_fixed" index="5" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_bias_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_bias_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_scoring_fn_target_fixed" index="6" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_target_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_target_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_scoring_fn_source_fixed" index="7" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_source_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_source_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_linear_proj_weight_fixed" index="8" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_linear_proj_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_linear_proj_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_skip_proj_weight_fixed" index="9" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_skip_proj_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_skip_proj_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="node_feature_in_1" access="W" description="Data signal of node_feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_feature_in" access="W" description="Bit 31 to 0 of node_feature_in"/>
                    </fields>
                </register>
                <register offset="0x14" name="node_feature_in_2" access="W" description="Data signal of node_feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_feature_in" access="W" description="Bit 63 to 32 of node_feature_in"/>
                    </fields>
                </register>
                <register offset="0x1c" name="edge_list_in_1" access="W" description="Data signal of edge_list_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="edge_list_in" access="W" description="Bit 31 to 0 of edge_list_in"/>
                    </fields>
                </register>
                <register offset="0x20" name="edge_list_in_2" access="W" description="Data signal of edge_list_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="edge_list_in" access="W" description="Bit 63 to 32 of edge_list_in"/>
                    </fields>
                </register>
                <register offset="0x28" name="graph_attr_1" access="W" description="Data signal of graph_attr" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_attr" access="W" description="Bit 31 to 0 of graph_attr"/>
                    </fields>
                </register>
                <register offset="0x2c" name="graph_attr_2" access="W" description="Data signal of graph_attr" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_attr" access="W" description="Bit 63 to 32 of graph_attr"/>
                    </fields>
                </register>
                <register offset="0x34" name="task_tb_1" access="W" description="Data signal of task_tb" range="32">
                    <fields>
                        <field offset="0" width="32" name="task_tb" access="W" description="Bit 31 to 0 of task_tb"/>
                    </fields>
                </register>
                <register offset="0x38" name="task_tb_2" access="W" description="Data signal of task_tb" range="32">
                    <fields>
                        <field offset="0" width="32" name="task_tb" access="W" description="Bit 63 to 32 of task_tb"/>
                    </fields>
                </register>
                <register offset="0x40" name="graph_pred_linear_weight_fixed_1" access="W" description="Data signal of graph_pred_linear_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_weight_fixed" access="W" description="Bit 31 to 0 of graph_pred_linear_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x44" name="graph_pred_linear_weight_fixed_2" access="W" description="Data signal of graph_pred_linear_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_weight_fixed" access="W" description="Bit 63 to 32 of graph_pred_linear_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x4c" name="graph_pred_linear_bias_fixed_1" access="W" description="Data signal of graph_pred_linear_bias_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_bias_fixed" access="W" description="Bit 31 to 0 of graph_pred_linear_bias_fixed"/>
                    </fields>
                </register>
                <register offset="0x50" name="graph_pred_linear_bias_fixed_2" access="W" description="Data signal of graph_pred_linear_bias_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_bias_fixed" access="W" description="Bit 63 to 32 of graph_pred_linear_bias_fixed"/>
                    </fields>
                </register>
                <register offset="0x58" name="gat_net_scoring_fn_target_fixed_1" access="W" description="Data signal of gat_net_scoring_fn_target_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_target_fixed" access="W" description="Bit 31 to 0 of gat_net_scoring_fn_target_fixed"/>
                    </fields>
                </register>
                <register offset="0x5c" name="gat_net_scoring_fn_target_fixed_2" access="W" description="Data signal of gat_net_scoring_fn_target_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_target_fixed" access="W" description="Bit 63 to 32 of gat_net_scoring_fn_target_fixed"/>
                    </fields>
                </register>
                <register offset="0x64" name="gat_net_scoring_fn_source_fixed_1" access="W" description="Data signal of gat_net_scoring_fn_source_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_source_fixed" access="W" description="Bit 31 to 0 of gat_net_scoring_fn_source_fixed"/>
                    </fields>
                </register>
                <register offset="0x68" name="gat_net_scoring_fn_source_fixed_2" access="W" description="Data signal of gat_net_scoring_fn_source_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_source_fixed" access="W" description="Bit 63 to 32 of gat_net_scoring_fn_source_fixed"/>
                    </fields>
                </register>
                <register offset="0x70" name="gat_net_linear_proj_weight_fixed_1" access="W" description="Data signal of gat_net_linear_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_linear_proj_weight_fixed" access="W" description="Bit 31 to 0 of gat_net_linear_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x74" name="gat_net_linear_proj_weight_fixed_2" access="W" description="Data signal of gat_net_linear_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_linear_proj_weight_fixed" access="W" description="Bit 63 to 32 of gat_net_linear_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x7c" name="gat_net_skip_proj_weight_fixed_1" access="W" description="Data signal of gat_net_skip_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_skip_proj_weight_fixed" access="W" description="Bit 31 to 0 of gat_net_skip_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x80" name="gat_net_skip_proj_weight_fixed_2" access="W" description="Data signal of gat_net_skip_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_skip_proj_weight_fixed" access="W" description="Bit 63 to 32 of gat_net_skip_proj_weight_fixed"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="node_feature_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="edge_list_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="graph_attr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="task_tb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="gat_net_skip_proj_weight_fixed"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mem_" paramPrefix="C_M_AXI_MEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem_ARADDR</port>
                <port>m_axi_mem_ARBURST</port>
                <port>m_axi_mem_ARCACHE</port>
                <port>m_axi_mem_ARID</port>
                <port>m_axi_mem_ARLEN</port>
                <port>m_axi_mem_ARLOCK</port>
                <port>m_axi_mem_ARPROT</port>
                <port>m_axi_mem_ARQOS</port>
                <port>m_axi_mem_ARREADY</port>
                <port>m_axi_mem_ARREGION</port>
                <port>m_axi_mem_ARSIZE</port>
                <port>m_axi_mem_ARUSER</port>
                <port>m_axi_mem_ARVALID</port>
                <port>m_axi_mem_AWADDR</port>
                <port>m_axi_mem_AWBURST</port>
                <port>m_axi_mem_AWCACHE</port>
                <port>m_axi_mem_AWID</port>
                <port>m_axi_mem_AWLEN</port>
                <port>m_axi_mem_AWLOCK</port>
                <port>m_axi_mem_AWPROT</port>
                <port>m_axi_mem_AWQOS</port>
                <port>m_axi_mem_AWREADY</port>
                <port>m_axi_mem_AWREGION</port>
                <port>m_axi_mem_AWSIZE</port>
                <port>m_axi_mem_AWUSER</port>
                <port>m_axi_mem_AWVALID</port>
                <port>m_axi_mem_BID</port>
                <port>m_axi_mem_BREADY</port>
                <port>m_axi_mem_BRESP</port>
                <port>m_axi_mem_BUSER</port>
                <port>m_axi_mem_BVALID</port>
                <port>m_axi_mem_RDATA</port>
                <port>m_axi_mem_RID</port>
                <port>m_axi_mem_RLAST</port>
                <port>m_axi_mem_RREADY</port>
                <port>m_axi_mem_RRESP</port>
                <port>m_axi_mem_RUSER</port>
                <port>m_axi_mem_RVALID</port>
                <port>m_axi_mem_WDATA</port>
                <port>m_axi_mem_WID</port>
                <port>m_axi_mem_WLAST</port>
                <port>m_axi_mem_WREADY</port>
                <port>m_axi_mem_WSTRB</port>
                <port>m_axi_mem_WUSER</port>
                <port>m_axi_mem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_feature_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_feature_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="edge_list_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="edge_list_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_attr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_attr"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="task_tb"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="task_tb"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_skip_proj_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_skip_proj_weight_fixed"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_mem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="node_feature_in">inout, int*</column>
                    <column name="edge_list_in">inout, int*</column>
                    <column name="graph_attr">inout, int*</column>
                    <column name="task_tb">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="graph_pred_linear_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="graph_pred_linear_bias_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_scoring_fn_target_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_scoring_fn_source_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_linear_proj_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_skip_proj_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="node_feature_in">m_axi_mem, interface, , </column>
                    <column name="node_feature_in">s_axi_control node_feature_in_1, register, offset, offset=0x10 range=32</column>
                    <column name="node_feature_in">s_axi_control node_feature_in_2, register, offset, offset=0x14 range=32</column>
                    <column name="edge_list_in">m_axi_mem, interface, , </column>
                    <column name="edge_list_in">s_axi_control edge_list_in_1, register, offset, offset=0x1c range=32</column>
                    <column name="edge_list_in">s_axi_control edge_list_in_2, register, offset, offset=0x20 range=32</column>
                    <column name="graph_attr">m_axi_mem, interface, , </column>
                    <column name="graph_attr">s_axi_control graph_attr_1, register, offset, offset=0x28 range=32</column>
                    <column name="graph_attr">s_axi_control graph_attr_2, register, offset, offset=0x2c range=32</column>
                    <column name="task_tb">m_axi_mem, interface, , </column>
                    <column name="task_tb">s_axi_control task_tb_1, register, offset, offset=0x34 range=32</column>
                    <column name="task_tb">s_axi_control task_tb_2, register, offset, offset=0x38 range=32</column>
                    <column name="graph_pred_linear_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="graph_pred_linear_weight_fixed">s_axi_control graph_pred_linear_weight_fixed_1, register, offset, offset=0x40 range=32</column>
                    <column name="graph_pred_linear_weight_fixed">s_axi_control graph_pred_linear_weight_fixed_2, register, offset, offset=0x44 range=32</column>
                    <column name="graph_pred_linear_bias_fixed">m_axi_mem, interface, , </column>
                    <column name="graph_pred_linear_bias_fixed">s_axi_control graph_pred_linear_bias_fixed_1, register, offset, offset=0x4c range=32</column>
                    <column name="graph_pred_linear_bias_fixed">s_axi_control graph_pred_linear_bias_fixed_2, register, offset, offset=0x50 range=32</column>
                    <column name="gat_net_scoring_fn_target_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_scoring_fn_target_fixed">s_axi_control gat_net_scoring_fn_target_fixed_1, register, offset, offset=0x58 range=32</column>
                    <column name="gat_net_scoring_fn_target_fixed">s_axi_control gat_net_scoring_fn_target_fixed_2, register, offset, offset=0x5c range=32</column>
                    <column name="gat_net_scoring_fn_source_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_scoring_fn_source_fixed">s_axi_control gat_net_scoring_fn_source_fixed_1, register, offset, offset=0x64 range=32</column>
                    <column name="gat_net_scoring_fn_source_fixed">s_axi_control gat_net_scoring_fn_source_fixed_2, register, offset, offset=0x68 range=32</column>
                    <column name="gat_net_linear_proj_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_linear_proj_weight_fixed">s_axi_control gat_net_linear_proj_weight_fixed_1, register, offset, offset=0x70 range=32</column>
                    <column name="gat_net_linear_proj_weight_fixed">s_axi_control gat_net_linear_proj_weight_fixed_2, register, offset, offset=0x74 range=32</column>
                    <column name="gat_net_skip_proj_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_skip_proj_weight_fixed">s_axi_control gat_net_skip_proj_weight_fixed_1, register, offset, offset=0x7c range=32</column>
                    <column name="gat_net_skip_proj_weight_fixed">s_axi_control gat_net_skip_proj_weight_fixed_2, register, offset, offset=0x80 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_mem">, Multiple burst reads of length 3 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:486:21</column>
                    <column name="m_axi_mem">VITIS_LOOP_315_1, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:315:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_321_3, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:321:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_353_1, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:353:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_359_3, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:359:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_365_5, Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:365:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_371_7, Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:371:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_387_2, Multiple burst reads of length 16 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:387:21</column>
                    <column name="m_axi_mem">VITIS_LOOP_398_2, Multiple burst reads of variable length and bit width 32(GAT_compute.cpp:398:27). These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:397:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_403_3, Multiple burst reads of variable length and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:403:23</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="4">HW Interface, Variable, Problem, Location</keys>
                    <column name="m_axi_mem">graph_attr, Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., GAT_compute.cpp:486:21</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

