$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Mon Apr 21 22:40:02 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_1bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # CIN $end
$var reg 1 $ ENA $end
$var reg 1 % ENB $end
$var reg 1 & F0 $end
$var reg 1 ' F1 $end
$var reg 1 ( INVA $end
$var wire 1 ) COUT $end
$var wire 1 * OUTPUT $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ENA~combout $end
$var wire 1 3 B~combout $end
$var wire 1 4 F0~combout $end
$var wire 1 5 ENB~combout $end
$var wire 1 6 inst1~combout $end
$var wire 1 7 F1~combout $end
$var wire 1 8 INVA~combout $end
$var wire 1 9 A~combout $end
$var wire 1 : inst4~combout $end
$var wire 1 ; soma~0_combout $end
$var wire 1 < CIN~combout $end
$var wire 1 = full_adder|inst12~3_combout $end
$var wire 1 > full_adder|inst12~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
0%
0&
0'
0(
0)
0*
x+
0,
1-
x.
1/
10
11
02
13
04
05
06
07
08
19
0:
0;
0<
0=
0>
$end
#100000
1%
15
0+
16
#200000
1$
0%
12
05
1+
1:
06
#300000
1%
15
0+
1=
16
1;
1*
#400000
1(
0$
0%
18
02
05
1+
0=
06
0;
0*
#500000
1%
15
0+
1=
16
1;
1*
#600000
1$
0%
12
05
1+
0:
0=
06
0;
0*
#700000
1%
15
0+
16
#800000
