Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 24 19:29:13 2025
| Host         : DESKTOP-FS2AEQ7 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/stereolbm_axis_cambm_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                              Path #1                                                                             |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                           |
| Path Delay                | 9.201                                                                                                                                                            |
| Logic Delay               | 0.434(5%)                                                                                                                                                        |
| Net Delay                 | 8.767(95%)                                                                                                                                                       |
| Clock Skew                | -0.049                                                                                                                                                           |
| Slack                     | 0.149                                                                                                                                                            |
| Clock Uncertainty         | 0.035                                                                                                                                                            |
| Clock Relationship        | Safely Timed                                                                                                                                                     |
| Clock Delay Group         | Same Clock                                                                                                                                                       |
| Logic Levels              | 0                                                                                                                                                                |
| Routes                    | 1                                                                                                                                                                |
| Logical Path              | DSP48E1/CLK-(8)-RAMB36E1/ADDRBWRADDR[1]                                                                                                                          |
| Start Point Clock         | ap_clk                                                                                                                                                           |
| End Point Clock           | ap_clk                                                                                                                                                           |
| DSP Block                 | Seq                                                                                                                                                              |
| RAM Registers             | None-None                                                                                                                                                        |
| IO Crossings              | 0                                                                                                                                                                |
| Config Crossings          | 0                                                                                                                                                                |
| SLR Crossings             | 0                                                                                                                                                                |
| PBlocks                   | 0                                                                                                                                                                |
| High Fanout               | 8                                                                                                                                                                |
| Dont Touch                | 0                                                                                                                                                                |
| Mark Debug                | 0                                                                                                                                                                |
| Start Point Pin Primitive | DSP48E1/CLK                                                                                                                                                      |
| End Point Pin Primitive   | RAMB36E1/ADDRBWRADDR[1]                                                                                                                                          |
| Start Point Pin           | empty_144_fu_1358_p2/CLK                                                                                                                                         |
| End Point Pin             | xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6/ADDRBWRADDR[1] |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+-----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 | 2 |  3  |  4 |  5 |  6 |  7 |  8 |  9 | 10 | 11 | 12 |
+-----------------+-------------+-----+----+---+-----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 153 | 58 | 1 | 374 | 57 | 55 | 51 | 56 | 45 | 61 | 76 | 11 |  2 |
+-----------------+-------------+-----+----+---+-----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


