
*** Running vivado
    with args -log top_level_circuit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_circuit.tcl


****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_level_circuit.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.961 ; gain = 0.023 ; free physical = 2196 ; free virtual = 46224
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/y4/P1/applications02/vivado/arm_processor_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/y4/P1/applications02/vivado/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Arm.com:user:DAPLink_to_Arty_shield:1.0'. The one found in IP location '/media/y4/P1/applications02/vivado/arm_processor_ip/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository/DAPLink_to_Arty_shield' will take precedence over the same IP in location /media/y4/P1/applications02/vivado/arm_processor_ip/AT472-r0p1-00rel0-1/AT472-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository/DAPLink_to_Arty_shield
Command: read_checkpoint -auto_incremental -incremental /home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/utils_1/imports/synth_1/test_module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/utils_1/imports/synth_1/test_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_level_circuit -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2048410
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2012.770 ; gain = 404.715 ; free physical = 1258 ; free virtual = 45289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_circuit' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'UART' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/imports/Downloads/UART.sv:24]
	Parameter BAUD_RATE bound to: 2000000 - type: integer 
	Parameter CLK_FREQ bound to: 12000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UART' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/imports/Downloads/UART.sv:24]
INFO: [Synth 8-6157] synthesizing module 'processor_internals' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/processor_internals.sv:15]
INFO: [Synth 8-6157] synthesizing module 'memory_controller' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/memory_controller.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'memory_controller' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/memory_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:49]
INFO: [Synth 8-155] case statement is not full and has no default [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/ALU.sv:82]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/ALU.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/ALU.sv:82]
INFO: [Synth 8-6157] synthesizing module 'instruction_decoder' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'instruction_decoder' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'comparison_checker' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/comparison_checker.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'comparison_checker' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/comparison_checker.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'processor_internals' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/processor_internals.sv:15]
INFO: [Synth 8-6157] synthesizing module 'program_loader' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/program_loader.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'program_loader' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/program_loader.sv:4]
INFO: [Synth 8-6157] synthesizing module 'input_output' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/input_output.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'input_output' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/input_output.sv:1]
INFO: [Synth 8-6157] synthesizing module 'exception_handler' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/exception_handler.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'exception_handler' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/exception_handler.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IO_control' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/IO_control.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'IO_control' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/IO_control.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'top_level_circuit' (0#1) [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:1]
WARNING: [Synth 8-7137] Register running_reg in module register_file has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:78]
WARNING: [Synth 8-87] always_comb on 'Data1_reg[0]' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:50]
WARNING: [Synth 8-87] always_comb on 'Data1_reg[1]' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:50]
WARNING: [Synth 8-87] always_comb on 'Data1_reg[2]' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:50]
WARNING: [Synth 8-87] always_comb on 'Data2_reg[0]' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:56]
WARNING: [Synth 8-87] always_comb on 'Data2_reg[1]' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:56]
WARNING: [Synth 8-87] always_comb on 'Data2_reg[2]' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:56]
WARNING: [Synth 8-87] always_comb on 'internal_reg1_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:45]
WARNING: [Synth 8-87] always_comb on 'internal_reg2_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:53]
WARNING: [Synth 8-87] always_comb on 'write_reg_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:82]
WARNING: [Synth 8-87] always_comb on 'constant_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:84]
WARNING: [Synth 8-87] always_comb on 'alu_A_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:85]
WARNING: [Synth 8-87] always_comb on 'alu_op_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:86]
WARNING: [Synth 8-87] always_comb on 'read1_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:93]
WARNING: [Synth 8-87] always_comb on 'address_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:101]
WARNING: [Synth 8-87] always_comb on 'alu_B_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:130]
WARNING: [Synth 8-87] always_comb on 'read2_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:140]
WARNING: [Synth 8-87] always_comb on 'ptr_data_selector_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:207]
WARNING: [Synth 8-6014] Unused sequential element last_listen_reg was removed.  [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/IO_control.sv:40]
WARNING: [Synth 8-87] always_comb on 'proc_override_mem_address_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:63]
WARNING: [Synth 8-87] always_comb on 'proc_override_mem_write_data_reg[0]' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:64]
WARNING: [Synth 8-87] always_comb on 'proc_override_mem_write_data_reg[1]' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:64]
WARNING: [Synth 8-87] always_comb on 'proc_override_mem_write_data_reg[2]' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:64]
WARNING: [Synth 8-87] always_comb on 'proc_override_mem_write_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:65]
WARNING: [Synth 8-87] always_comb on 'uart_output_data_reg' did not result in combinational logic [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:32]
WARNING: [Synth 8-7129] Port AX[0][6] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][5] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][4] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][3] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][2] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][1] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][0] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][6] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][5] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][4] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][3] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][2] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][1] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][0] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_data[7] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port requires_ne in module comparison_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module top_level_circuit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2114.738 ; gain = 506.684 ; free physical = 1111 ; free virtual = 45141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.582 ; gain = 521.527 ; free physical = 1111 ; free virtual = 45141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.582 ; gain = 521.527 ; free physical = 1111 ; free virtual = 45141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2129.582 ; gain = 0.000 ; free physical = 1119 ; free virtual = 45149
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_circuit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_circuit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.324 ; gain = 0.000 ; free physical = 1135 ; free virtual = 45165
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2246.359 ; gain = 0.000 ; free physical = 1135 ; free virtual = 45165
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 1086 ; free virtual = 45120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 1086 ; free virtual = 45120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 1086 ; free virtual = 45120
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'UART'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
               START_BIT |                            00010 |                              001
               DATA_BITS |                            00100 |                              010
                STOP_BIT |                            01000 |                              011
                 CLEANUP |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_BIT |                              001 |                              001
               DATA_BITS |                              010 |                              010
                STOP_BIT |                              011 |                              011
                 CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'UART'
WARNING: [Synth 8-327] inferring latch for variable 'Data1_reg[0]' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'Data1_reg[1]' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'Data1_reg[2]' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:50]
WARNING: [Synth 8-327] inferring latch for variable 'Data2_reg[0]' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'Data2_reg[1]' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'Data2_reg[2]' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'read1_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:93]
WARNING: [Synth 8-327] inferring latch for variable 'read2_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'write_reg_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:82]
WARNING: [Synth 8-327] inferring latch for variable 'address_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:101]
WARNING: [Synth 8-327] inferring latch for variable 'ptr_data_selector_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:207]
WARNING: [Synth 8-327] inferring latch for variable 'alu_A_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'alu_B_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:130]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:86]
WARNING: [Synth 8-327] inferring latch for variable 'constant_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'internal_reg2_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'internal_reg1_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/instruction_decoder.sv:45]
WARNING: [Synth 8-327] inferring latch for variable 'uart_output_data_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'proc_override_mem_address_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'proc_override_mem_write_data_reg[0]' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'proc_override_mem_write_data_reg[1]' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'proc_override_mem_write_data_reg[2]' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'proc_override_mem_write_reg' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/top_level_circuit.sv:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 1090 ; free virtual = 45125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 9     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 318   
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 9     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 67    
	   4 Input    7 Bit        Muxes := 13    
	   3 Input    7 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 26    
	   5 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	  28 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 15    
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 159   
	   4 Input    1 Bit        Muxes := 11    
	  28 Input    1 Bit        Muxes := 17    
	  10 Input    1 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port AX[0][6] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][5] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][4] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][3] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][2] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][1] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[0][0] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][6] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][5] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][4] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][3] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][2] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][1] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port AX[1][0] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_data[7] in module input_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level_circuit is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module top_level_circuit is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (id/ptr_data_selector_reg) is unused and will be removed from module processor_internals.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 1011 ; free virtual = 45070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 921 ; free virtual = 44997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 907 ; free virtual = 44996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 908 ; free virtual = 45000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 925 ; free virtual = 44993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 922 ; free virtual = 44990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 916 ; free virtual = 44988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 916 ; free virtual = 44989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 908 ; free virtual = 44980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 908 ; free virtual = 44980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     8|
|4     |LUT2   |    71|
|5     |LUT3   |   114|
|6     |LUT4   |    91|
|7     |LUT5   |   201|
|8     |LUT6   |  1390|
|9     |MUXF7  |   530|
|10    |MUXF8  |   216|
|11    |FDCE   |    51|
|12    |FDPE   |     7|
|13    |FDRE   |  2275|
|14    |LD     |   109|
|15    |LDC    |     7|
|16    |IBUF   |     2|
|17    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 907 ; free virtual = 44979
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2246.359 ; gain = 521.527 ; free physical = 893 ; free virtual = 44965
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2246.359 ; gain = 638.305 ; free physical = 893 ; free virtual = 44964
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2246.359 ; gain = 0.000 ; free physical = 1194 ; free virtual = 45266
INFO: [Netlist 29-17] Analyzing 870 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 29 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.359 ; gain = 0.000 ; free physical = 1207 ; free virtual = 45279
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  LD => LDCE: 80 instances
  LD => LDCE (inverted pins: G): 29 instances
  LDC => LDCE: 7 instances

Synth Design complete | Checksum: b68641f2
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2246.359 ; gain = 925.398 ; free physical = 1194 ; free virtual = 45267
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1804.443; main = 1476.240; forked = 352.376
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3206.090; main = 2246.328; forked = 975.770
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2270.336 ; gain = 0.000 ; free physical = 1194 ; free virtual = 45269
INFO: [Common 17-1381] The checkpoint '/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.runs/synth_1/top_level_circuit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_circuit_utilization_synth.rpt -pb top_level_circuit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 18:41:14 2024...
