gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 21.2.0.0
gem5 compiled Jan 10 2022 21:34:29
gem5 started Jan 17 2022 01:49:57
gem5 executing on 3e58a5b05830, pid 351360
command line: ./build/ARM/gem5.opt --debug-flags=DRAM,FmtFlag,FmtStackTrace --debug-start=1 -re configs/learning_gem5/part1/simple.py --cpu-type=AtomicSimpleCPU -c ./mibench/automotive/qsort/qsort_small -o ./mibench/automotive/qsort/input_small.dat

Global frequency set at 1000000000000 ticks per second
Beginning simulation!
  46250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
  77000: DRAM: system.mem_ctrl.dram: Address: 0x17c Rank 0 Bank 0 Row 0
  77000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17c, rank/bank/row 0 0 0
  77000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77000
  95750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 126000: DRAM: system.mem_ctrl.dram: Address: 0x154 Rank 0 Bank 0 Row 0
 126000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x154, rank/bank/row 0 0 0
 126000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126000
 144750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 175000: DRAM: system.mem_ctrl.dram: Address: 0x158 Rank 0 Bank 0 Row 0
 175000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x158, rank/bank/row 0 0 0
 175000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175000
 193750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 224000: DRAM: system.mem_ctrl.dram: Address: 0x77e70 Rank 1 Bank 3 Row 3
 224000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e70, rank/bank/row 1 3 3
 224000: DRAM: system.mem_ctrl.dram: Activate at tick 224000
 224000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 224000, now got 1 active
 224000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237750
 256500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
 287000: DRAM: system.mem_ctrl.dram: Address: 0x15c Rank 0 Bank 0 Row 0
 287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x15c, rank/bank/row 0 0 0
 287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287000
 305750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 336000: DRAM: system.mem_ctrl.dram: Address: 0x160 Rank 0 Bank 0 Row 0
 336000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x160, rank/bank/row 0 0 0
 336000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336000
 354750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 385000: DRAM: system.mem_ctrl.dram: Address: 0x77e70 Rank 1 Bank 3 Row 3
 406000: DRAM: system.mem_ctrl.dram: Address: 0x164 Rank 0 Bank 0 Row 0
 406000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x164, rank/bank/row 0 0 0
 406000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 406000
 424750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 476000: DRAM: system.mem_ctrl.dram: Address: 0x168 Rank 0 Bank 0 Row 0
 476000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x168, rank/bank/row 0 0 0
 476000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 476000
 494750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 525000: DRAM: system.mem_ctrl.dram: Address: 0x180 Rank 0 Bank 0 Row 0
 525000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x180, rank/bank/row 0 0 0
 525000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 525000
 543750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 574000: DRAM: system.mem_ctrl.dram: Address: 0x16c Rank 0 Bank 0 Row 0
 574000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x16c, rank/bank/row 0 0 0
 574000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 574000
 592750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 623000: DRAM: system.mem_ctrl.dram: Address: 0x184 Rank 0 Bank 0 Row 0
 623000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x184, rank/bank/row 0 0 0
 623000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 623000
 641750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 672000: DRAM: system.mem_ctrl.dram: Address: 0x170 Rank 0 Bank 0 Row 0
 672000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x170, rank/bank/row 0 0 0
 672000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 672000
 690750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 742000: DRAM: system.mem_ctrl.dram: Address: 0x174 Rank 0 Bank 0 Row 0
 742000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x174, rank/bank/row 0 0 0
 742000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 742000
 760750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 791000: DRAM: system.mem_ctrl.dram: Address: 0x26c Rank 0 Bank 0 Row 0
 791000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x26c, rank/bank/row 0 0 0
 791000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 791000
 809750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 840000: DRAM: system.mem_ctrl.dram: Address: 0x50c Rank 0 Bank 0 Row 0
 840000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x50c, rank/bank/row 0 0 0
 840000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 840000
 858750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
 889000: DRAM: system.mem_ctrl.dram: Address: 0x270 Rank 0 Bank 0 Row 0
 889000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x270, rank/bank/row 0 0 0
 889000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 889000
 889000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 896500, now got 0 active
 889000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
 907750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1064000: DRAM: system.mem_ctrl.dram: Address: 0x274 Rank 0 Bank 0 Row 0
1064000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x274, rank/bank/row 0 0 0
1064000: DRAM: system.mem_ctrl.dram: Activate at tick 1064000
1064000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 1064000, now got 1 active
1064000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1077750
1096500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1127000: DRAM: system.mem_ctrl.dram: Address: 0x278 Rank 0 Bank 0 Row 0
1127000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x278, rank/bank/row 0 0 0
1127000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1127000
1145750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1176000: DRAM: system.mem_ctrl.dram: Address: 0x27c Rank 0 Bank 0 Row 0
1176000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x27c, rank/bank/row 0 0 0
1176000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1176000
1194750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1225000: DRAM: system.mem_ctrl.dram: Address: 0x280 Rank 0 Bank 0 Row 0
1225000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x280, rank/bank/row 0 0 0
1225000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1225000
1243750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1274000: DRAM: system.mem_ctrl.dram: Address: 0x77d24 Rank 1 Bank 3 Row 3
1295000: DRAM: system.mem_ctrl.dram: Address: 0x284 Rank 0 Bank 0 Row 0
1295000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x284, rank/bank/row 0 0 0
1295000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1295000
1313750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1365000: DRAM: system.mem_ctrl.dram: Address: 0x288 Rank 0 Bank 0 Row 0
1365000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x288, rank/bank/row 0 0 0
1365000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1365000
1383750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1435000: DRAM: system.mem_ctrl.dram: Address: 0x28c Rank 0 Bank 0 Row 0
1435000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x28c, rank/bank/row 0 0 0
1435000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1435000
1453750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1484000: DRAM: system.mem_ctrl.dram: Address: 0x77e68 Rank 1 Bank 3 Row 3
1484000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e68, rank/bank/row 1 3 3
1484000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1484000
1502750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
1533000: DRAM: system.mem_ctrl.dram: Address: 0x290 Rank 0 Bank 0 Row 0
1533000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x290, rank/bank/row 0 0 0
1533000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1533000
1551750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1582000: DRAM: system.mem_ctrl.dram: Address: 0x77e6c Rank 1 Bank 3 Row 3
1582000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e6c, rank/bank/row 1 3 3
1582000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1582000
1600750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
1631000: DRAM: system.mem_ctrl.dram: Address: 0x294 Rank 0 Bank 0 Row 0
1631000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x294, rank/bank/row 0 0 0
1631000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1631000
1649750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1680000: DRAM: system.mem_ctrl.dram: Address: 0x298 Rank 0 Bank 0 Row 0
1680000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x298, rank/bank/row 0 0 0
1680000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1680000
1698750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1729000: DRAM: system.mem_ctrl.dram: Address: 0x29c Rank 0 Bank 0 Row 0
1729000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x29c, rank/bank/row 0 0 0
1729000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1729000
1747750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1778000: DRAM: system.mem_ctrl.dram: Address: 0x77d28 Rank 1 Bank 3 Row 3
1778000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d28, rank/bank/row 1 3 3
1778000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1778000
1796750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
1827000: DRAM: system.mem_ctrl.dram: Address: 0x2a0 Rank 0 Bank 0 Row 0
1827000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a0, rank/bank/row 0 0 0
1827000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1827000
1845750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1876000: DRAM: system.mem_ctrl.dram: Address: 0x510 Rank 0 Bank 0 Row 0
1876000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x510, rank/bank/row 0 0 0
1876000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1876000
1894750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1925000: DRAM: system.mem_ctrl.dram: Address: 0x2a4 Rank 0 Bank 0 Row 0
1925000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a4, rank/bank/row 0 0 0
1925000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1925000
1943750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
1974000: DRAM: system.mem_ctrl.dram: Address: 0x2a8 Rank 0 Bank 0 Row 0
1974000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a8, rank/bank/row 0 0 0
1974000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 1974000
1992750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2043000: DRAM: system.mem_ctrl.dram: Address: 0x2ac Rank 0 Bank 0 Row 0
2043000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ac, rank/bank/row 0 0 0
2043000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2043000
2043000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 2050500, now got 0 active
2043000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
2061750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2092000: DRAM: system.mem_ctrl.dram: Address: 0x2b0 Rank 0 Bank 0 Row 0
2092000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b0, rank/bank/row 0 0 0
2092000: DRAM: system.mem_ctrl.dram: Activate at tick 2092000
2092000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 2092000, now got 1 active
2092000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2105750
2124500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2155000: DRAM: system.mem_ctrl.dram: Address: 0x2b4 Rank 0 Bank 0 Row 0
2155000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b4, rank/bank/row 0 0 0
2155000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2155000
2173750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2204000: DRAM: system.mem_ctrl.dram: Address: 0x514 Rank 0 Bank 0 Row 0
2204000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x514, rank/bank/row 0 0 0
2204000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2204000
2222750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2253000: DRAM: system.mem_ctrl.dram: Address: 0x2b8 Rank 0 Bank 0 Row 0
2253000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b8, rank/bank/row 0 0 0
2253000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2253000
2271750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2302000: DRAM: system.mem_ctrl.dram: Address: 0x2bc Rank 0 Bank 0 Row 0
2302000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2bc, rank/bank/row 0 0 0
2302000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2302000
2320750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2351000: DRAM: system.mem_ctrl.dram: Address: 0x75508 Rank 1 Bank 2 Row 3
2372000: DRAM: system.mem_ctrl.dram: Address: 0x2c0 Rank 0 Bank 0 Row 0
2372000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2c0, rank/bank/row 0 0 0
2372000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2372000
2390750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2441000: DRAM: system.mem_ctrl.dram: Address: 0x2c4 Rank 0 Bank 0 Row 0
2441000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2c4, rank/bank/row 0 0 0
2441000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2441000
2459750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2490000: DRAM: system.mem_ctrl.dram: Address: 0x518 Rank 0 Bank 0 Row 0
2490000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x518, rank/bank/row 0 0 0
2490000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2490000
2508750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2539000: DRAM: system.mem_ctrl.dram: Address: 0x2c8 Rank 0 Bank 0 Row 0
2539000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2c8, rank/bank/row 0 0 0
2539000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2539000
2557750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2588000: DRAM: system.mem_ctrl.dram: Address: 0x74fd8 Rank 1 Bank 2 Row 3
2609000: DRAM: system.mem_ctrl.dram: Address: 0x2cc Rank 0 Bank 0 Row 0
2609000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2cc, rank/bank/row 0 0 0
2609000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2609000
2627750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2658000: DRAM: system.mem_ctrl.dram: Address: 0x764fc Rank 1 Bank 3 Row 3
2679000: DRAM: system.mem_ctrl.dram: Address: 0x2d0 Rank 0 Bank 0 Row 0
2679000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d0, rank/bank/row 0 0 0
2679000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2679000
2697750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2728000: DRAM: system.mem_ctrl.dram: Address: 0x77e7c Rank 1 Bank 3 Row 3
2728000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e7c, rank/bank/row 1 3 3
2728000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2728000
2746750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
2777000: DRAM: system.mem_ctrl.dram: Address: 0x2d4 Rank 0 Bank 0 Row 0
2777000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d4, rank/bank/row 0 0 0
2777000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2777000
2795750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2826000: DRAM: system.mem_ctrl.dram: Address: 0x2d8 Rank 0 Bank 0 Row 0
2826000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d8, rank/bank/row 0 0 0
2826000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2826000
2844750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2875000: DRAM: system.mem_ctrl.dram: Address: 0x2dc Rank 0 Bank 0 Row 0
2875000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dc, rank/bank/row 0 0 0
2875000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2875000
2893750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2924000: DRAM: system.mem_ctrl.dram: Address: 0x2e0 Rank 0 Bank 0 Row 0
2924000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e0, rank/bank/row 0 0 0
2924000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2924000
2942750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
2973000: DRAM: system.mem_ctrl.dram: Address: 0xc3f4 Rank 0 Bank 6 Row 0
2973000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc3f4, rank/bank/row 0 6 0
2973000: DRAM: system.mem_ctrl.dram: Activate at tick 2973000
2973000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 2973000, now got 2 active
2973000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 2986750
3005500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3036000: DRAM: system.mem_ctrl.dram: Address: 0x77e80 Rank 1 Bank 3 Row 3
3036000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e80, rank/bank/row 1 3 3
3036000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3036000
3054750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3085000: DRAM: system.mem_ctrl.dram: Address: 0xc3f8 Rank 0 Bank 6 Row 0
3085000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc3f8, rank/bank/row 0 6 0
3085000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3085000
3103750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3302000: DRAM: system.mem_ctrl.dram: Address: 0xc3fc Rank 0 Bank 6 Row 0
3302000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc3fc, rank/bank/row 0 6 0
3302000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3302000
3320750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3351000: DRAM: system.mem_ctrl.dram: Address: 0xc400 Rank 0 Bank 6 Row 0
3351000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc400, rank/bank/row 0 6 0
3351000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3351000
3369750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3400000: DRAM: system.mem_ctrl.dram: Address: 0xc404 Rank 0 Bank 6 Row 0
3400000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc404, rank/bank/row 0 6 0
3400000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3400000
3418750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3449000: DRAM: system.mem_ctrl.dram: Address: 0xc408 Rank 0 Bank 6 Row 0
3449000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc408, rank/bank/row 0 6 0
3449000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3449000
3467750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3498000: DRAM: system.mem_ctrl.dram: Address: 0xc67c Rank 0 Bank 6 Row 0
3498000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc67c, rank/bank/row 0 6 0
3498000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3498000
3516750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3547000: DRAM: system.mem_ctrl.dram: Address: 0xc40c Rank 0 Bank 6 Row 0
3547000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc40c, rank/bank/row 0 6 0
3547000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3547000
3565750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3596000: DRAM: system.mem_ctrl.dram: Address: 0xc680 Rank 0 Bank 6 Row 0
3596000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc680, rank/bank/row 0 6 0
3596000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3596000
3614750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3645000: DRAM: system.mem_ctrl.dram: Address: 0xc410 Rank 0 Bank 6 Row 0
3645000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc410, rank/bank/row 0 6 0
3645000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3645000
3663750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3694000: DRAM: system.mem_ctrl.dram: Address: 0xc414 Rank 0 Bank 6 Row 0
3694000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc414, rank/bank/row 0 6 0
3694000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3694000
3712750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3743000: DRAM: system.mem_ctrl.dram: Address: 0x76f24 Rank 1 Bank 3 Row 3
3743000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76f24, rank/bank/row 1 3 3
3743000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3743000
3761750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3792000: DRAM: system.mem_ctrl.dram: Address: 0xc418 Rank 0 Bank 6 Row 0
3792000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc418, rank/bank/row 0 6 0
3792000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3792000
3810750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3841000: DRAM: system.mem_ctrl.dram: Address: 0xc684 Rank 0 Bank 6 Row 0
3841000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc684, rank/bank/row 0 6 0
3841000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3841000
3859750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3890000: DRAM: system.mem_ctrl.dram: Address: 0xc41c Rank 0 Bank 6 Row 0
3890000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc41c, rank/bank/row 0 6 0
3890000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3890000
3908750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
3939000: DRAM: system.mem_ctrl.dram: Address: 0x76acc Rank 1 Bank 3 Row 3
3939000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76acc, rank/bank/row 1 3 3
3939000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3939000
3957750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
3988000: DRAM: system.mem_ctrl.dram: Address: 0xc420 Rank 0 Bank 6 Row 0
3988000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc420, rank/bank/row 0 6 0
3988000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 3988000
4006750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4037000: DRAM: system.mem_ctrl.dram: Address: 0xc424 Rank 0 Bank 6 Row 0
4037000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc424, rank/bank/row 0 6 0
4037000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4037000
4037000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 4044500, now got 1 active
4037000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
4055750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4086000: DRAM: system.mem_ctrl.dram: Address: 0x74fdc Rank 1 Bank 2 Row 3
4086000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fdc, rank/bank/row 1 2 3
4086000: DRAM: system.mem_ctrl.dram: Activate at tick 4086000
4086000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 4086000, now got 2 active
4086000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4099750
4118500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4149000: DRAM: system.mem_ctrl.dram: Address: 0xc428 Rank 0 Bank 6 Row 0
4149000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc428, rank/bank/row 0 6 0
4149000: DRAM: system.mem_ctrl.dram: Activate at tick 4149000
4149000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 4149000, now got 2 active
4149000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4162750
4181500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4212000: DRAM: system.mem_ctrl.dram: Address: 0xc42c Rank 0 Bank 6 Row 0
4212000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc42c, rank/bank/row 0 6 0
4212000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4212000
4230750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4261000: DRAM: system.mem_ctrl.dram: Address: 0x77cfc Rank 1 Bank 3 Row 3
4282000: DRAM: system.mem_ctrl.dram: Address: 0xc430 Rank 0 Bank 6 Row 0
4282000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc430, rank/bank/row 0 6 0
4282000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4282000
4300750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4331000: DRAM: system.mem_ctrl.dram: Address: 0xc688 Rank 0 Bank 6 Row 0
4331000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc688, rank/bank/row 0 6 0
4331000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4331000
4349750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4380000: DRAM: system.mem_ctrl.dram: Address: 0xc434 Rank 0 Bank 6 Row 0
4380000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc434, rank/bank/row 0 6 0
4380000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4380000
4398750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4429000: DRAM: system.mem_ctrl.dram: Address: 0x76ed8 Rank 1 Bank 3 Row 3
4429000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ed8, rank/bank/row 1 3 3
4429000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4429000
4447750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4478000: DRAM: system.mem_ctrl.dram: Address: 0xc438 Rank 0 Bank 6 Row 0
4478000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc438, rank/bank/row 0 6 0
4478000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4478000
4496750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4527000: DRAM: system.mem_ctrl.dram: Address: 0x76ac8 Rank 1 Bank 3 Row 3
4527000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ac8, rank/bank/row 1 3 3
4527000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4527000
4545750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4576000: DRAM: system.mem_ctrl.dram: Address: 0xc43c Rank 0 Bank 6 Row 0
4576000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc43c, rank/bank/row 0 6 0
4576000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4576000
4594750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4646000: DRAM: system.mem_ctrl.dram: Address: 0xc440 Rank 0 Bank 6 Row 0
4646000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc440, rank/bank/row 0 6 0
4646000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4646000
4664750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4695000: DRAM: system.mem_ctrl.dram: Address: 0xc68c Rank 0 Bank 6 Row 0
4695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc68c, rank/bank/row 0 6 0
4695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4695000
4713750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4744000: DRAM: system.mem_ctrl.dram: Address: 0xc444 Rank 0 Bank 6 Row 0
4744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc444, rank/bank/row 0 6 0
4744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4744000
4762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4793000: DRAM: system.mem_ctrl.dram: Address: 0x76ee4 Rank 1 Bank 3 Row 3
4793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ee4, rank/bank/row 1 3 3
4793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4793000
4811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
4842000: DRAM: system.mem_ctrl.dram: Address: 0xc448 Rank 0 Bank 6 Row 0
4842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc448, rank/bank/row 0 6 0
4842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4842000
4860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4891000: DRAM: system.mem_ctrl.dram: Address: 0xc690 Rank 0 Bank 6 Row 0
4891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc690, rank/bank/row 0 6 0
4891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4891000
4909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4940000: DRAM: system.mem_ctrl.dram: Address: 0xc44c Rank 0 Bank 6 Row 0
4940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc44c, rank/bank/row 0 6 0
4940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4940000
4958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
4989000: DRAM: system.mem_ctrl.dram: Address: 0x76ec4 Rank 1 Bank 3 Row 3
4989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ec4, rank/bank/row 1 3 3
4989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 4989000
5007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5038000: DRAM: system.mem_ctrl.dram: Address: 0xc450 Rank 0 Bank 6 Row 0
5038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc450, rank/bank/row 0 6 0
5038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5038000
5056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5087000: DRAM: system.mem_ctrl.dram: Address: 0xc694 Rank 0 Bank 6 Row 0
5087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc694, rank/bank/row 0 6 0
5087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5087000
5105750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5136000: DRAM: system.mem_ctrl.dram: Address: 0xc454 Rank 0 Bank 6 Row 0
5136000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc454, rank/bank/row 0 6 0
5136000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5136000
5136000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 5143500, now got 1 active
5136000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
5154750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5185000: DRAM: system.mem_ctrl.dram: Address: 0x76ed0 Rank 1 Bank 3 Row 3
5185000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ed0, rank/bank/row 1 3 3
5185000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5185000
5203750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5234000: DRAM: system.mem_ctrl.dram: Address: 0xc458 Rank 0 Bank 6 Row 0
5234000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc458, rank/bank/row 0 6 0
5234000: DRAM: system.mem_ctrl.dram: Activate at tick 5234000
5234000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 5234000, now got 2 active
5234000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5247750
5266500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5297000: DRAM: system.mem_ctrl.dram: Address: 0xc698 Rank 0 Bank 6 Row 0
5297000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc698, rank/bank/row 0 6 0
5297000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5297000
5315750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5346000: DRAM: system.mem_ctrl.dram: Address: 0xc45c Rank 0 Bank 6 Row 0
5346000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc45c, rank/bank/row 0 6 0
5346000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5346000
5364750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5395000: DRAM: system.mem_ctrl.dram: Address: 0x76efc Rank 1 Bank 3 Row 3
5395000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76efc, rank/bank/row 1 3 3
5395000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5395000
5413750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5444000: DRAM: system.mem_ctrl.dram: Address: 0xc460 Rank 0 Bank 6 Row 0
5444000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc460, rank/bank/row 0 6 0
5444000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5444000
5462750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5493000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
5493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
5493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5493000
5511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5542000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
5542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
5542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5542000
5560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5591000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
5591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
5591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5591000
5609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5640000: DRAM: system.mem_ctrl.dram: Address: 0xc4a8 Rank 0 Bank 6 Row 0
5640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4a8, rank/bank/row 0 6 0
5640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5640000
5658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5689000: DRAM: system.mem_ctrl.dram: Address: 0xc5b4 Rank 0 Bank 6 Row 0
5689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5b4, rank/bank/row 0 6 0
5689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5689000
5707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5738000: DRAM: system.mem_ctrl.dram: Address: 0x77e84 Rank 1 Bank 3 Row 3
5738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e84, rank/bank/row 1 3 3
5738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5738000
5756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
5787000: DRAM: system.mem_ctrl.dram: Address: 0xc5b8 Rank 0 Bank 6 Row 0
5787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5b8, rank/bank/row 0 6 0
5787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5787000
5805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5836000: DRAM: system.mem_ctrl.dram: Address: 0xc5bc Rank 0 Bank 6 Row 0
5836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5bc, rank/bank/row 0 6 0
5836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5836000
5854750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5906000: DRAM: system.mem_ctrl.dram: Address: 0xc5c0 Rank 0 Bank 6 Row 0
5906000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5c0, rank/bank/row 0 6 0
5906000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5906000
5924750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
5955000: DRAM: system.mem_ctrl.dram: Address: 0x77e88 Rank 1 Bank 3 Row 3
5955000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e88, rank/bank/row 1 3 3
5955000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 5955000
5955000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 5962500, now got 1 active
5955000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 11
5973750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6004000: DRAM: system.mem_ctrl.dram: Address: 0xc5c4 Rank 0 Bank 6 Row 0
6004000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5c4, rank/bank/row 0 6 0
6004000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6004000
6022750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6053000: DRAM: system.mem_ctrl.dram: Address: 0xc5c8 Rank 0 Bank 6 Row 0
6053000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5c8, rank/bank/row 0 6 0
6053000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6053000
6071750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6102000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
6102000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
6102000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6102000
6120750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6151000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
6151000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
6151000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6151000
6151000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 6158500, now got 1 active
6151000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
6169750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6200000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
6200000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
6200000: DRAM: system.mem_ctrl.dram: Activate at tick 6200000
6200000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 6200000, now got 2 active
6200000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6213750
6232500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6263000: DRAM: system.mem_ctrl.dram: Address: 0xc4ac Rank 0 Bank 6 Row 0
6263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4ac, rank/bank/row 0 6 0
6263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6263000
6281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6312000: DRAM: system.mem_ctrl.dram: Address: 0xc5a0 Rank 0 Bank 6 Row 0
6312000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5a0, rank/bank/row 0 6 0
6312000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6312000
6330750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6361000: DRAM: system.mem_ctrl.dram: Address: 0x77e8c Rank 1 Bank 3 Row 3
6361000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e8c, rank/bank/row 1 3 3
6361000: DRAM: system.mem_ctrl.dram: Activate at tick 6361000
6361000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 6361000, now got 2 active
6361000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6374750
6393500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6424000: DRAM: system.mem_ctrl.dram: Address: 0xc5a4 Rank 0 Bank 6 Row 0
6424000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5a4, rank/bank/row 0 6 0
6424000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6424000
6442750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6473000: DRAM: system.mem_ctrl.dram: Address: 0x77e90 Rank 1 Bank 3 Row 3
6473000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e90, rank/bank/row 1 3 3
6473000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6473000
6491750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6522000: DRAM: system.mem_ctrl.dram: Address: 0xc5a8 Rank 0 Bank 6 Row 0
6522000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5a8, rank/bank/row 0 6 0
6522000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6522000
6540750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6571000: DRAM: system.mem_ctrl.dram: Address: 0xc5ac Rank 0 Bank 6 Row 0
6571000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5ac, rank/bank/row 0 6 0
6571000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6571000
6589750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6620000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
6620000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
6620000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6620000
6638750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6669000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
6669000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
6669000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6669000
6687750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6718000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
6718000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
6718000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6718000
6736750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6767000: DRAM: system.mem_ctrl.dram: Address: 0xc4c4 Rank 0 Bank 6 Row 0
6767000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4c4, rank/bank/row 0 6 0
6767000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6767000
6785750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6816000: DRAM: system.mem_ctrl.dram: Address: 0xc4f0 Rank 0 Bank 6 Row 0
6816000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4f0, rank/bank/row 0 6 0
6816000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6816000
6834750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6865000: DRAM: system.mem_ctrl.dram: Address: 0x77e94 Rank 1 Bank 3 Row 3
6865000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e94, rank/bank/row 1 3 3
6865000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6865000
6883750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
6914000: DRAM: system.mem_ctrl.dram: Address: 0xc4f4 Rank 0 Bank 6 Row 0
6914000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4f4, rank/bank/row 0 6 0
6914000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6914000
6932750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
6963000: DRAM: system.mem_ctrl.dram: Address: 0xc4f8 Rank 0 Bank 6 Row 0
6963000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4f8, rank/bank/row 0 6 0
6963000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 6963000
6981750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7033000: DRAM: system.mem_ctrl.dram: Address: 0xc4fc Rank 0 Bank 6 Row 0
7033000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4fc, rank/bank/row 0 6 0
7033000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7033000
7051750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7082000: DRAM: system.mem_ctrl.dram: Address: 0xc500 Rank 0 Bank 6 Row 0
7082000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc500, rank/bank/row 0 6 0
7082000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7082000
7100750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7131000: DRAM: system.mem_ctrl.dram: Address: 0x77e98 Rank 1 Bank 3 Row 3
7131000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e98, rank/bank/row 1 3 3
7131000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7131000
7149750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7180000: DRAM: system.mem_ctrl.dram: Address: 0xc504 Rank 0 Bank 6 Row 0
7180000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc504, rank/bank/row 0 6 0
7180000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7180000
7180000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 7187500, now got 1 active
7180000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
7198750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7229000: DRAM: system.mem_ctrl.dram: Address: 0xc508 Rank 0 Bank 6 Row 0
7229000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc508, rank/bank/row 0 6 0
7229000: DRAM: system.mem_ctrl.dram: Activate at tick 7229000
7229000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 7229000, now got 2 active
7229000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7242750
7261500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7292000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
7292000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
7292000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7292000
7310750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7341000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
7341000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
7341000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7341000
7359750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7390000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
7390000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
7390000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7390000
7408750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7439000: DRAM: system.mem_ctrl.dram: Address: 0xc4cc Rank 0 Bank 6 Row 0
7439000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4cc, rank/bank/row 0 6 0
7439000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7439000
7457750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7488000: DRAM: system.mem_ctrl.dram: Address: 0xc500 Rank 0 Bank 6 Row 0
7488000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc500, rank/bank/row 0 6 0
7488000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7488000
7506750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7537000: DRAM: system.mem_ctrl.dram: Address: 0x77ea0 Rank 1 Bank 3 Row 3
7537000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ea0, rank/bank/row 1 3 3
7537000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7537000
7555750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
7586000: DRAM: system.mem_ctrl.dram: Address: 0xc504 Rank 0 Bank 6 Row 0
7586000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc504, rank/bank/row 0 6 0
7586000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7586000
7604750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7635000: DRAM: system.mem_ctrl.dram: Address: 0xc508 Rank 0 Bank 6 Row 0
7635000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc508, rank/bank/row 0 6 0
7635000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7635000
7653750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7684000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
7684000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
7684000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7684000
7702750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7733000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
7733000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
7733000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7733000
7751750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7782000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
7782000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
7782000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 7782000
7786250: DRAM: 1: Refresh due
7786250: DRAM: 1: Precharging all
7786250: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 7786250, now got 1 active
7786250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 7786250, now got 0 active
7786250: DRAM: 0: Refresh due
7786250: DRAM: 0: Precharging all
7786250: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 7789500, now got 1 active
7786250: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 7789500, now got 0 active
7800750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
7831000: DRAM: system.mem_ctrl.dram: Address: 0xc4e4 Rank 0 Bank 6 Row 0
8060000: DRAM: 1: Scheduling next request after refreshing rank 1
8063250: DRAM: 0: Scheduling next request after refreshing rank 0
8063250: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4e4, rank/bank/row 0 6 0
8063250: DRAM: system.mem_ctrl.dram: Activate at tick 8063250
8063250: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 8063250, now got 1 active
8063250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8077000
8095750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8126000: DRAM: system.mem_ctrl.dram: Address: 0xc500 Rank 0 Bank 6 Row 0
8126000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc500, rank/bank/row 0 6 0
8126000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8126000
8144750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8175000: DRAM: system.mem_ctrl.dram: Address: 0x77ea8 Rank 1 Bank 3 Row 3
8175000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ea8, rank/bank/row 1 3 3
8175000: DRAM: system.mem_ctrl.dram: Activate at tick 8175000
8175000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 8175000, now got 1 active
8175000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8188750
8207500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8238000: DRAM: system.mem_ctrl.dram: Address: 0xc504 Rank 0 Bank 6 Row 0
8238000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc504, rank/bank/row 0 6 0
8238000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8238000
8256750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8287000: DRAM: system.mem_ctrl.dram: Address: 0xc508 Rank 0 Bank 6 Row 0
8287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc508, rank/bank/row 0 6 0
8287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8287000
8305750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8336000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
8336000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
8336000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8336000
8354750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8385000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
8385000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
8385000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8385000
8403750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8434000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
8434000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
8434000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8434000
8452750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8483000: DRAM: system.mem_ctrl.dram: Address: 0xc4a4 Rank 0 Bank 6 Row 0
8483000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4a4, rank/bank/row 0 6 0
8483000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8483000
8501750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8532000: DRAM: system.mem_ctrl.dram: Address: 0xc500 Rank 0 Bank 6 Row 0
8532000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc500, rank/bank/row 0 6 0
8532000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8532000
8550750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8581000: DRAM: system.mem_ctrl.dram: Address: 0x77eb0 Rank 1 Bank 3 Row 3
8581000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77eb0, rank/bank/row 1 3 3
8581000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8581000
8599750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
8630000: DRAM: system.mem_ctrl.dram: Address: 0xc504 Rank 0 Bank 6 Row 0
8630000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc504, rank/bank/row 0 6 0
8630000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8630000
8648750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8679000: DRAM: system.mem_ctrl.dram: Address: 0xc508 Rank 0 Bank 6 Row 0
8679000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc508, rank/bank/row 0 6 0
8679000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8679000
8697750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8728000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
8728000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
8728000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8728000
8746750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8777000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
8777000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
8777000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8777000
8795750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8826000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
8826000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
8826000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8826000
8844750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8875000: DRAM: system.mem_ctrl.dram: Address: 0xc480 Rank 0 Bank 6 Row 0
8875000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc480, rank/bank/row 0 6 0
8875000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8875000
8893750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8924000: DRAM: system.mem_ctrl.dram: Address: 0xc640 Rank 0 Bank 6 Row 0
8924000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc640, rank/bank/row 0 6 0
8924000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8924000
8924000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 8931500, now got 0 active
8924000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
8942750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
8973000: DRAM: system.mem_ctrl.dram: Address: 0x77eb4 Rank 1 Bank 3 Row 3
8973000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77eb4, rank/bank/row 1 3 3
8973000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 8973000
8991750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9022000: DRAM: system.mem_ctrl.dram: Address: 0xc644 Rank 0 Bank 6 Row 0
9022000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc644, rank/bank/row 0 6 0
9022000: DRAM: system.mem_ctrl.dram: Activate at tick 9022000
9022000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 9022000, now got 1 active
9022000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9035750
9054500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9085000: DRAM: system.mem_ctrl.dram: Address: 0x77eb8 Rank 1 Bank 3 Row 3
9085000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77eb8, rank/bank/row 1 3 3
9085000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9085000
9103750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9134000: DRAM: system.mem_ctrl.dram: Address: 0xc648 Rank 0 Bank 6 Row 0
9134000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc648, rank/bank/row 0 6 0
9134000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9134000
9152750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9183000: DRAM: system.mem_ctrl.dram: Address: 0xc64c Rank 0 Bank 6 Row 0
9183000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc64c, rank/bank/row 0 6 0
9183000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9183000
9201750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9232000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
9232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
9232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9232000
9250750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9281000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
9281000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
9281000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9281000
9299750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9330000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
9330000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
9330000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9330000
9348750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9379000: DRAM: system.mem_ctrl.dram: Address: 0xc474 Rank 0 Bank 6 Row 0
9379000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc474, rank/bank/row 0 6 0
9379000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9379000
9397750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9428000: DRAM: system.mem_ctrl.dram: Address: 0xc668 Rank 0 Bank 6 Row 0
9428000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc668, rank/bank/row 0 6 0
9428000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9428000
9446750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9477000: DRAM: system.mem_ctrl.dram: Address: 0x77ebc Rank 1 Bank 3 Row 3
9477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ebc, rank/bank/row 1 3 3
9477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9477000
9495750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9526000: DRAM: system.mem_ctrl.dram: Address: 0xc66c Rank 0 Bank 6 Row 0
9526000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc66c, rank/bank/row 0 6 0
9526000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9526000
9544750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9575000: DRAM: system.mem_ctrl.dram: Address: 0x77ec0 Rank 1 Bank 3 Row 3
9575000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ec0, rank/bank/row 1 3 3
9575000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9575000
9593750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
9624000: DRAM: system.mem_ctrl.dram: Address: 0xc670 Rank 0 Bank 6 Row 0
9624000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc670, rank/bank/row 0 6 0
9624000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9624000
9642750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9673000: DRAM: system.mem_ctrl.dram: Address: 0xc674 Rank 0 Bank 6 Row 0
9673000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc674, rank/bank/row 0 6 0
9673000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9673000
9691750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9722000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
9722000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
9722000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9722000
9740750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9771000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
9771000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
9771000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9771000
9789750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9820000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
9820000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
9820000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9820000
9838750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9869000: DRAM: system.mem_ctrl.dram: Address: 0xc478 Rank 0 Bank 6 Row 0
9869000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc478, rank/bank/row 0 6 0
9869000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9869000
9887750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9918000: DRAM: system.mem_ctrl.dram: Address: 0xc500 Rank 0 Bank 6 Row 0
9918000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc500, rank/bank/row 0 6 0
9918000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9918000
9918000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 9925500, now got 0 active
9918000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
9936750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
9967000: DRAM: system.mem_ctrl.dram: Address: 0x77ec8 Rank 1 Bank 3 Row 3
9967000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ec8, rank/bank/row 1 3 3
9967000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 9967000
9985750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10016000: DRAM: system.mem_ctrl.dram: Address: 0xc504 Rank 0 Bank 6 Row 0
10016000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc504, rank/bank/row 0 6 0
10016000: DRAM: system.mem_ctrl.dram: Activate at tick 10016000
10016000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 10016000, now got 1 active
10016000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10029750
10048500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10079000: DRAM: system.mem_ctrl.dram: Address: 0xc508 Rank 0 Bank 6 Row 0
10079000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc508, rank/bank/row 0 6 0
10079000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10079000
10097750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10128000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
10128000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
10128000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10128000
10146750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10177000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
10177000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
10177000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10177000
10195750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10226000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
10226000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
10226000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10226000
10244750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10275000: DRAM: system.mem_ctrl.dram: Address: 0xc47c Rank 0 Bank 6 Row 0
10275000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc47c, rank/bank/row 0 6 0
10275000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10275000
10293750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10324000: DRAM: system.mem_ctrl.dram: Address: 0xc654 Rank 0 Bank 6 Row 0
10324000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc654, rank/bank/row 0 6 0
10324000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10324000
10342750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10373000: DRAM: system.mem_ctrl.dram: Address: 0x77ecc Rank 1 Bank 3 Row 3
10373000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ecc, rank/bank/row 1 3 3
10373000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10373000
10391750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10422000: DRAM: system.mem_ctrl.dram: Address: 0xc658 Rank 0 Bank 6 Row 0
10422000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc658, rank/bank/row 0 6 0
10422000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10422000
10440750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10471000: DRAM: system.mem_ctrl.dram: Address: 0x77ed0 Rank 1 Bank 3 Row 3
10471000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ed0, rank/bank/row 1 3 3
10471000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10471000
10489750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10520000: DRAM: system.mem_ctrl.dram: Address: 0xc65c Rank 0 Bank 6 Row 0
10520000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc65c, rank/bank/row 0 6 0
10520000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10520000
10538750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10569000: DRAM: system.mem_ctrl.dram: Address: 0xc660 Rank 0 Bank 6 Row 0
10569000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc660, rank/bank/row 0 6 0
10569000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10569000
10587750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10618000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
10618000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
10618000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10618000
10636750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10667000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
10667000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
10667000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10667000
10685750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10716000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
10716000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
10716000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10716000
10734750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10765000: DRAM: system.mem_ctrl.dram: Address: 0xc484 Rank 0 Bank 6 Row 0
10765000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc484, rank/bank/row 0 6 0
10765000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10765000
10783750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10814000: DRAM: system.mem_ctrl.dram: Address: 0xc500 Rank 0 Bank 6 Row 0
10814000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc500, rank/bank/row 0 6 0
10814000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10814000
10832750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10863000: DRAM: system.mem_ctrl.dram: Address: 0x77ed8 Rank 1 Bank 3 Row 3
10863000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ed8, rank/bank/row 1 3 3
10863000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10863000
10881750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
10912000: DRAM: system.mem_ctrl.dram: Address: 0xc504 Rank 0 Bank 6 Row 0
10912000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc504, rank/bank/row 0 6 0
10912000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10912000
10912000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 10919500, now got 0 active
10912000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
10930750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
10961000: DRAM: system.mem_ctrl.dram: Address: 0xc508 Rank 0 Bank 6 Row 0
10961000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc508, rank/bank/row 0 6 0
10961000: DRAM: system.mem_ctrl.dram: Activate at tick 10961000
10961000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 10961000, now got 1 active
10961000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 10974750
10993500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11024000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
11024000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
11024000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11024000
11042750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11073000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
11073000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
11073000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11073000
11091750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11122000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
11122000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
11122000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11122000
11140750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11171000: DRAM: system.mem_ctrl.dram: Address: 0xc488 Rank 0 Bank 6 Row 0
11171000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc488, rank/bank/row 0 6 0
11171000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11171000
11189750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11220000: DRAM: system.mem_ctrl.dram: Address: 0xc500 Rank 0 Bank 6 Row 0
11220000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc500, rank/bank/row 0 6 0
11220000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11220000
11238750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11269000: DRAM: system.mem_ctrl.dram: Address: 0x77ee0 Rank 1 Bank 3 Row 3
11269000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ee0, rank/bank/row 1 3 3
11269000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11269000
11287750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11318000: DRAM: system.mem_ctrl.dram: Address: 0xc504 Rank 0 Bank 6 Row 0
11318000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc504, rank/bank/row 0 6 0
11318000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11318000
11336750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11367000: DRAM: system.mem_ctrl.dram: Address: 0xc508 Rank 0 Bank 6 Row 0
11367000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc508, rank/bank/row 0 6 0
11367000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11367000
11385750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11416000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
11416000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
11416000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11416000
11434750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11465000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
11465000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
11465000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11465000
11483750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11514000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
11514000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
11514000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11514000
11532750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11563000: DRAM: system.mem_ctrl.dram: Address: 0xc48c Rank 0 Bank 6 Row 0
11563000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc48c, rank/bank/row 0 6 0
11563000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11563000
11581750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11612000: DRAM: system.mem_ctrl.dram: Address: 0xc500 Rank 0 Bank 6 Row 0
11612000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc500, rank/bank/row 0 6 0
11612000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11612000
11630750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11661000: DRAM: system.mem_ctrl.dram: Address: 0x77ee8 Rank 1 Bank 3 Row 3
11661000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ee8, rank/bank/row 1 3 3
11661000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11661000
11679750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
11710000: DRAM: system.mem_ctrl.dram: Address: 0xc504 Rank 0 Bank 6 Row 0
11710000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc504, rank/bank/row 0 6 0
11710000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11710000
11728750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11759000: DRAM: system.mem_ctrl.dram: Address: 0xc508 Rank 0 Bank 6 Row 0
11759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc508, rank/bank/row 0 6 0
11759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11759000
11777750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11808000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
11808000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
11808000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11808000
11808000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 11815500, now got 0 active
11808000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
11826750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11857000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
11857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
11857000: DRAM: system.mem_ctrl.dram: Activate at tick 11857000
11857000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 11857000, now got 1 active
11857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11870750
11889500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11920000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
11920000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
11920000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11920000
11938750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
11969000: DRAM: system.mem_ctrl.dram: Address: 0xc494 Rank 0 Bank 6 Row 0
11969000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc494, rank/bank/row 0 6 0
11969000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 11969000
11987750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12018000: DRAM: system.mem_ctrl.dram: Address: 0xc624 Rank 0 Bank 6 Row 0
12018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc624, rank/bank/row 0 6 0
12018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12018000
12036750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12067000: DRAM: system.mem_ctrl.dram: Address: 0x77eec Rank 1 Bank 3 Row 3
12067000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77eec, rank/bank/row 1 3 3
12067000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12067000
12085750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12116000: DRAM: system.mem_ctrl.dram: Address: 0xc628 Rank 0 Bank 6 Row 0
12116000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc628, rank/bank/row 0 6 0
12116000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12116000
12134750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12165000: DRAM: system.mem_ctrl.dram: Address: 0xc62c Rank 0 Bank 6 Row 0
12165000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc62c, rank/bank/row 0 6 0
12165000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12165000
12183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12214000: DRAM: system.mem_ctrl.dram: Address: 0xc630 Rank 0 Bank 6 Row 0
12214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc630, rank/bank/row 0 6 0
12214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12214000
12232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12263000: DRAM: system.mem_ctrl.dram: Address: 0x77ef0 Rank 1 Bank 3 Row 3
12263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ef0, rank/bank/row 1 3 3
12263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12263000
12281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12312000: DRAM: system.mem_ctrl.dram: Address: 0xc634 Rank 0 Bank 6 Row 0
12312000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc634, rank/bank/row 0 6 0
12312000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12312000
12330750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12361000: DRAM: system.mem_ctrl.dram: Address: 0xc638 Rank 0 Bank 6 Row 0
12361000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc638, rank/bank/row 0 6 0
12361000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12361000
12379750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12410000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
12410000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
12410000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12410000
12428750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12459000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
12459000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
12459000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12459000
12477750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12508000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
12508000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
12508000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12508000
12526750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12557000: DRAM: system.mem_ctrl.dram: Address: 0xc498 Rank 0 Bank 6 Row 0
12557000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc498, rank/bank/row 0 6 0
12557000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12557000
12575750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12606000: DRAM: system.mem_ctrl.dram: Address: 0xc608 Rank 0 Bank 6 Row 0
12606000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc608, rank/bank/row 0 6 0
12606000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12606000
12624750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12655000: DRAM: system.mem_ctrl.dram: Address: 0x77ef4 Rank 1 Bank 3 Row 3
12655000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ef4, rank/bank/row 1 3 3
12655000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12655000
12673750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12704000: DRAM: system.mem_ctrl.dram: Address: 0xc60c Rank 0 Bank 6 Row 0
12704000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc60c, rank/bank/row 0 6 0
12704000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12704000
12722750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12753000: DRAM: system.mem_ctrl.dram: Address: 0xc610 Rank 0 Bank 6 Row 0
12753000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc610, rank/bank/row 0 6 0
12753000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12753000
12753000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 12760500, now got 0 active
12753000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
12771750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12802000: DRAM: system.mem_ctrl.dram: Address: 0xc614 Rank 0 Bank 6 Row 0
12802000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc614, rank/bank/row 0 6 0
12802000: DRAM: system.mem_ctrl.dram: Activate at tick 12802000
12802000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 12802000, now got 1 active
12802000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12815750
12834500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12865000: DRAM: system.mem_ctrl.dram: Address: 0x77ef8 Rank 1 Bank 3 Row 3
12865000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ef8, rank/bank/row 1 3 3
12865000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12865000
12865000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 12872500, now got 0 active
12865000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 11
12883750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
12914000: DRAM: system.mem_ctrl.dram: Address: 0xc618 Rank 0 Bank 6 Row 0
12914000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc618, rank/bank/row 0 6 0
12914000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12914000
12932750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
12963000: DRAM: system.mem_ctrl.dram: Address: 0xc61c Rank 0 Bank 6 Row 0
12963000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc61c, rank/bank/row 0 6 0
12963000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 12963000
12981750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13012000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
13012000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
13012000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13012000
13030750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13061000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
13061000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
13061000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13061000
13079750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13110000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
13110000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
13110000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13110000
13128750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13159000: DRAM: system.mem_ctrl.dram: Address: 0xc49c Rank 0 Bank 6 Row 0
13159000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc49c, rank/bank/row 0 6 0
13159000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13159000
13177750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13208000: DRAM: system.mem_ctrl.dram: Address: 0xc5ec Rank 0 Bank 6 Row 0
13208000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5ec, rank/bank/row 0 6 0
13208000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13208000
13226750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13257000: DRAM: system.mem_ctrl.dram: Address: 0x77efc Rank 1 Bank 3 Row 3
13257000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77efc, rank/bank/row 1 3 3
13257000: DRAM: system.mem_ctrl.dram: Activate at tick 13257000
13257000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 13257000, now got 1 active
13257000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13270750
13289500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13320000: DRAM: system.mem_ctrl.dram: Address: 0xc5f0 Rank 0 Bank 6 Row 0
13320000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5f0, rank/bank/row 0 6 0
13320000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13320000
13338750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13369000: DRAM: system.mem_ctrl.dram: Address: 0xc5f4 Rank 0 Bank 6 Row 0
13369000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5f4, rank/bank/row 0 6 0
13369000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13369000
13387750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13418000: DRAM: system.mem_ctrl.dram: Address: 0xc5f8 Rank 0 Bank 6 Row 0
13418000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5f8, rank/bank/row 0 6 0
13418000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13418000
13436750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13467000: DRAM: system.mem_ctrl.dram: Address: 0x77f00 Rank 1 Bank 3 Row 3
13467000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f00, rank/bank/row 1 3 3
13467000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13467000
13485750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13516000: DRAM: system.mem_ctrl.dram: Address: 0xc5fc Rank 0 Bank 6 Row 0
13516000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5fc, rank/bank/row 0 6 0
13516000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13516000
13534750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13565000: DRAM: system.mem_ctrl.dram: Address: 0xc600 Rank 0 Bank 6 Row 0
13565000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc600, rank/bank/row 0 6 0
13565000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13565000
13583750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13614000: DRAM: system.mem_ctrl.dram: Address: 0xc464 Rank 0 Bank 6 Row 0
13614000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc464, rank/bank/row 0 6 0
13614000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13614000
13632750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13663000: DRAM: system.mem_ctrl.dram: Address: 0xc468 Rank 0 Bank 6 Row 0
13663000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc468, rank/bank/row 0 6 0
13663000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13663000
13681750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13712000: DRAM: system.mem_ctrl.dram: Address: 0xc46c Rank 0 Bank 6 Row 0
13712000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc46c, rank/bank/row 0 6 0
13712000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13712000
13712000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 13719500, now got 0 active
13712000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
13730750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13761000: DRAM: system.mem_ctrl.dram: Address: 0xc4a0 Rank 0 Bank 6 Row 0
13761000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4a0, rank/bank/row 0 6 0
13761000: DRAM: system.mem_ctrl.dram: Activate at tick 13761000
13761000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 13761000, now got 1 active
13761000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13774750
13793500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13824000: DRAM: system.mem_ctrl.dram: Address: 0xc5d0 Rank 0 Bank 6 Row 0
13824000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5d0, rank/bank/row 0 6 0
13824000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13824000
13842750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13873000: DRAM: system.mem_ctrl.dram: Address: 0x77f04 Rank 1 Bank 3 Row 3
13873000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f04, rank/bank/row 1 3 3
13873000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13873000
13891750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
13922000: DRAM: system.mem_ctrl.dram: Address: 0xc5d4 Rank 0 Bank 6 Row 0
13922000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5d4, rank/bank/row 0 6 0
13922000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13922000
13940750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
13971000: DRAM: system.mem_ctrl.dram: Address: 0xc5d8 Rank 0 Bank 6 Row 0
13971000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5d8, rank/bank/row 0 6 0
13971000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 13971000
13989750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14020000: DRAM: system.mem_ctrl.dram: Address: 0xc5dc Rank 0 Bank 6 Row 0
14020000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5dc, rank/bank/row 0 6 0
14020000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14020000
14038750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14069000: DRAM: system.mem_ctrl.dram: Address: 0x77f08 Rank 1 Bank 3 Row 3
14069000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f08, rank/bank/row 1 3 3
14069000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14069000
14087750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
14118000: DRAM: system.mem_ctrl.dram: Address: 0xc5e0 Rank 0 Bank 6 Row 0
14118000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5e0, rank/bank/row 0 6 0
14118000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14118000
14136750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14167000: DRAM: system.mem_ctrl.dram: Address: 0xc5e4 Rank 0 Bank 6 Row 0
14167000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5e4, rank/bank/row 0 6 0
14167000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14167000
14185750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14216000: DRAM: system.mem_ctrl.dram: Address: 0xc5e8 Rank 0 Bank 6 Row 0
14216000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc5e8, rank/bank/row 0 6 0
14216000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14216000
14234750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14265000: DRAM: system.mem_ctrl.dram: Address: 0xc50c Rank 0 Bank 6 Row 0
14265000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc50c, rank/bank/row 0 6 0
14265000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14265000
14283750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14314000: DRAM: system.mem_ctrl.dram: Address: 0xc67c Rank 0 Bank 6 Row 0
14314000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc67c, rank/bank/row 0 6 0
14314000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14314000
14332750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14363000: DRAM: system.mem_ctrl.dram: Address: 0xc510 Rank 0 Bank 6 Row 0
14363000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc510, rank/bank/row 0 6 0
14363000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14363000
14381750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14412000: DRAM: system.mem_ctrl.dram: Address: 0xc514 Rank 0 Bank 6 Row 0
14412000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc514, rank/bank/row 0 6 0
14412000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14412000
14430750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14461000: DRAM: system.mem_ctrl.dram: Address: 0xc684 Rank 0 Bank 6 Row 0
14461000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc684, rank/bank/row 0 6 0
14461000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14461000
14479750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14510000: DRAM: system.mem_ctrl.dram: Address: 0xc518 Rank 0 Bank 6 Row 0
14510000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc518, rank/bank/row 0 6 0
14510000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14510000
14528750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14559000: DRAM: system.mem_ctrl.dram: Address: 0x76f24 Rank 1 Bank 3 Row 3
14580000: DRAM: system.mem_ctrl.dram: Address: 0xc51c Rank 0 Bank 6 Row 0
14580000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc51c, rank/bank/row 0 6 0
14580000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14580000
14598750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14649000: DRAM: system.mem_ctrl.dram: Address: 0xc520 Rank 0 Bank 6 Row 0
14649000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc520, rank/bank/row 0 6 0
14649000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14649000
14649000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 14656500, now got 0 active
14649000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
14667750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14698000: DRAM: system.mem_ctrl.dram: Address: 0x76acc Rank 1 Bank 3 Row 3
14719000: DRAM: system.mem_ctrl.dram: Address: 0xc524 Rank 0 Bank 6 Row 0
14719000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc524, rank/bank/row 0 6 0
14719000: DRAM: system.mem_ctrl.dram: Activate at tick 14719000
14719000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 14719000, now got 1 active
14719000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14732750
14751500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14803000: DRAM: system.mem_ctrl.dram: Address: 0xc528 Rank 0 Bank 6 Row 0
14803000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc528, rank/bank/row 0 6 0
14803000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14803000
14821750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14852000: DRAM: system.mem_ctrl.dram: Address: 0xc688 Rank 0 Bank 6 Row 0
14852000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc688, rank/bank/row 0 6 0
14852000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14852000
14870750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14901000: DRAM: system.mem_ctrl.dram: Address: 0xc52c Rank 0 Bank 6 Row 0
14901000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc52c, rank/bank/row 0 6 0
14901000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14901000
14919750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14950000: DRAM: system.mem_ctrl.dram: Address: 0xc68c Rank 0 Bank 6 Row 0
14950000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc68c, rank/bank/row 0 6 0
14950000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14950000
14968750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
14999000: DRAM: system.mem_ctrl.dram: Address: 0xc530 Rank 0 Bank 6 Row 0
14999000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc530, rank/bank/row 0 6 0
14999000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 14999000
15017750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
15048000: DRAM: system.mem_ctrl.dram: Address: 0x76ed8 Rank 1 Bank 3 Row 3
15069000: DRAM: system.mem_ctrl.dram: Address: 0xc534 Rank 0 Bank 6 Row 0
15069000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc534, rank/bank/row 0 6 0
15069000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15069000
15087750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
15139000: DRAM: system.mem_ctrl.dram: Address: 0xc538 Rank 0 Bank 6 Row 0
15139000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc538, rank/bank/row 0 6 0
15139000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15139000
15157750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
15188000: DRAM: system.mem_ctrl.dram: Address: 0xc690 Rank 0 Bank 6 Row 0
15188000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc690, rank/bank/row 0 6 0
15188000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15188000
15206750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
15237000: DRAM: system.mem_ctrl.dram: Address: 0xc53c Rank 0 Bank 6 Row 0
15237000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc53c, rank/bank/row 0 6 0
15237000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15237000
15255750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
15286000: DRAM: system.mem_ctrl.dram: Address: 0xc694 Rank 0 Bank 6 Row 0
15286000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc694, rank/bank/row 0 6 0
15286000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15286000
15304750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
15335000: DRAM: system.mem_ctrl.dram: Address: 0xc540 Rank 0 Bank 6 Row 0
15335000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc540, rank/bank/row 0 6 0
15335000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15335000
15353750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
15405000: DRAM: system.mem_ctrl.dram: Address: 0xc544 Rank 0 Bank 6 Row 0
15405000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc544, rank/bank/row 0 6 0
15405000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15405000
15423750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
15475000: DRAM: system.mem_ctrl.dram: Address: 0xc548 Rank 0 Bank 6 Row 0
15475000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc548, rank/bank/row 0 6 0
15475000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15475000
15493750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
15524000: DRAM: system.mem_ctrl.dram: Address: 0xc698 Rank 0 Bank 6 Row 0
15524000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc698, rank/bank/row 0 6 0
15524000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15524000
15542750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
15572500: DRAM: 0: Refresh due
15572500: DRAM: 0: Precharging all
15572500: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 15572500, now got 0 active
15572500: DRAM: 1: Refresh due
15572500: DRAM: 1: Precharging all
15572500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 15572500, now got 0 active
15573000: DRAM: system.mem_ctrl.dram: Address: 0xc54c Rank 0 Bank 6 Row 0
15846250: DRAM: 0: Scheduling next request after refreshing rank 0
15846250: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc54c, rank/bank/row 0 6 0
15846250: DRAM: system.mem_ctrl.dram: Activate at tick 15846250
15846250: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 15846250, now got 1 active
15846250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15860000
15846250: DRAM: 1: Scheduling next request after refreshing rank 1
15878750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
15909000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
15909000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
15909000: DRAM: system.mem_ctrl.dram: Activate at tick 15909000
15909000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 15909000, now got 1 active
15909000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15922750
15941500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
15972000: DRAM: system.mem_ctrl.dram: Address: 0xc550 Rank 0 Bank 6 Row 0
15972000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc550, rank/bank/row 0 6 0
15972000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 15972000
15990750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16042000: DRAM: system.mem_ctrl.dram: Address: 0xc554 Rank 0 Bank 6 Row 0
16042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc554, rank/bank/row 0 6 0
16042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16042000
16060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16112000: DRAM: system.mem_ctrl.dram: Address: 0xc558 Rank 0 Bank 6 Row 0
16112000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc558, rank/bank/row 0 6 0
16112000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16112000
16130750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16161000: DRAM: system.mem_ctrl.dram: Address: 0xc580 Rank 0 Bank 6 Row 0
16161000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc580, rank/bank/row 0 6 0
16161000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16161000
16179750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16210000: DRAM: system.mem_ctrl.dram: Address: 0xc584 Rank 0 Bank 6 Row 0
16210000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc584, rank/bank/row 0 6 0
16210000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16210000
16228750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16259000: DRAM: system.mem_ctrl.dram: Address: 0x77d00 Rank 1 Bank 3 Row 3
16259000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d00, rank/bank/row 1 3 3
16259000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16259000
16277750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16308000: DRAM: system.mem_ctrl.dram: Address: 0x77d08 Rank 1 Bank 3 Row 3
16308000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d08, rank/bank/row 1 3 3
16308000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16308000
16326750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16357000: DRAM: system.mem_ctrl.dram: Address: 0x77d10 Rank 1 Bank 3 Row 3
16357000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d10, rank/bank/row 1 3 3
16357000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16357000
16375750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16406000: DRAM: system.mem_ctrl.dram: Address: 0x77d18 Rank 1 Bank 3 Row 3
16406000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d18, rank/bank/row 1 3 3
16406000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16406000
16424750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
16455000: DRAM: system.mem_ctrl.dram: Address: 0xc588 Rank 0 Bank 6 Row 0
16455000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc588, rank/bank/row 0 6 0
16455000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16455000
16473750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16504000: DRAM: system.mem_ctrl.dram: Address: 0x2e4 Rank 0 Bank 0 Row 0
16504000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e4, rank/bank/row 0 0 0
16504000: DRAM: system.mem_ctrl.dram: Activate at tick 16504000
16504000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 16504000, now got 2 active
16504000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16517750
16536500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16567000: DRAM: system.mem_ctrl.dram: Address: 0x514 Rank 0 Bank 0 Row 0
16567000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x514, rank/bank/row 0 0 0
16567000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16567000
16585750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16616000: DRAM: system.mem_ctrl.dram: Address: 0x2e8 Rank 0 Bank 0 Row 0
16616000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e8, rank/bank/row 0 0 0
16616000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16616000
16634750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16685000: DRAM: system.mem_ctrl.dram: Address: 0x2ec Rank 0 Bank 0 Row 0
16685000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ec, rank/bank/row 0 0 0
16685000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16685000
16703750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16734000: DRAM: system.mem_ctrl.dram: Address: 0x2f0 Rank 0 Bank 0 Row 0
16734000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f0, rank/bank/row 0 0 0
16734000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16734000
16752750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16783000: DRAM: system.mem_ctrl.dram: Address: 0x2f4 Rank 0 Bank 0 Row 0
16783000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f4, rank/bank/row 0 0 0
16783000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16783000
16801750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16832000: DRAM: system.mem_ctrl.dram: Address: 0xce5c Rank 0 Bank 6 Row 0
16832000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce5c, rank/bank/row 0 6 0
16832000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16832000
16850750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
16965000: DRAM: system.mem_ctrl.dram: Address: 0xce60 Rank 0 Bank 6 Row 0
16965000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce60, rank/bank/row 0 6 0
16965000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 16965000
16983750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17014000: DRAM: system.mem_ctrl.dram: Address: 0xce64 Rank 0 Bank 6 Row 0
17014000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce64, rank/bank/row 0 6 0
17014000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17014000
17032750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17063000: DRAM: system.mem_ctrl.dram: Address: 0xce68 Rank 0 Bank 6 Row 0
17063000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce68, rank/bank/row 0 6 0
17063000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17063000
17081750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17112000: DRAM: system.mem_ctrl.dram: Address: 0xce6c Rank 0 Bank 6 Row 0
17112000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce6c, rank/bank/row 0 6 0
17112000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17112000
17130750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17161000: DRAM: system.mem_ctrl.dram: Address: 0x2a260 Rank 0 Bank 5 Row 1
17161000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a260, rank/bank/row 0 5 1
17161000: DRAM: system.mem_ctrl.dram: Activate at tick 17161000
17161000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 17161000, now got 3 active
17161000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17174750
17193500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17224000: DRAM: system.mem_ctrl.dram: Address: 0x2a264 Rank 0 Bank 5 Row 1
17224000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a264, rank/bank/row 0 5 1
17224000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17224000
17242750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17273000: DRAM: system.mem_ctrl.dram: Address: 0x2a268 Rank 0 Bank 5 Row 1
17273000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a268, rank/bank/row 0 5 1
17273000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17273000
17291750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17322000: DRAM: system.mem_ctrl.dram: Address: 0x2a26c Rank 0 Bank 5 Row 1
17322000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a26c, rank/bank/row 0 5 1
17322000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17322000
17340750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17371000: DRAM: system.mem_ctrl.dram: Address: 0x2a270 Rank 0 Bank 5 Row 1
17371000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a270, rank/bank/row 0 5 1
17371000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17371000
17389750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17420000: DRAM: system.mem_ctrl.dram: Address: 0x2a274 Rank 0 Bank 5 Row 1
17420000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a274, rank/bank/row 0 5 1
17420000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17420000
17438750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17469000: DRAM: system.mem_ctrl.dram: Address: 0xce70 Rank 0 Bank 6 Row 0
17469000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce70, rank/bank/row 0 6 0
17469000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17469000
17487750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17518000: DRAM: system.mem_ctrl.dram: Address: 0xce74 Rank 0 Bank 6 Row 0
17518000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce74, rank/bank/row 0 6 0
17518000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17518000
17536750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17567000: DRAM: system.mem_ctrl.dram: Address: 0xce78 Rank 0 Bank 6 Row 0
17567000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce78, rank/bank/row 0 6 0
17567000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17567000
17585750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17616000: DRAM: system.mem_ctrl.dram: Address: 0xce7c Rank 0 Bank 6 Row 0
17616000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce7c, rank/bank/row 0 6 0
17616000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17616000
17616000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 17623500, now got 2 active
17616000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
17634750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17665000: DRAM: system.mem_ctrl.dram: Address: 0xce80 Rank 0 Bank 6 Row 0
17665000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce80, rank/bank/row 0 6 0
17665000: DRAM: system.mem_ctrl.dram: Activate at tick 17665000
17665000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 17665000, now got 3 active
17665000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17678750
17697500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17728000: DRAM: system.mem_ctrl.dram: Address: 0xce84 Rank 0 Bank 6 Row 0
17728000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce84, rank/bank/row 0 6 0
17728000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17728000
17746750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17777000: DRAM: system.mem_ctrl.dram: Address: 0xce88 Rank 0 Bank 6 Row 0
17777000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce88, rank/bank/row 0 6 0
17777000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17777000
17795750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17826000: DRAM: system.mem_ctrl.dram: Address: 0x77bcc Rank 1 Bank 3 Row 3
17826000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bcc, rank/bank/row 1 3 3
17826000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17826000
17844750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
17875000: DRAM: system.mem_ctrl.dram: Address: 0xce8c Rank 0 Bank 6 Row 0
17875000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce8c, rank/bank/row 0 6 0
17875000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17875000
17893750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17924000: DRAM: system.mem_ctrl.dram: Address: 0xce90 Rank 0 Bank 6 Row 0
17924000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce90, rank/bank/row 0 6 0
17924000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17924000
17942750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
17973000: DRAM: system.mem_ctrl.dram: Address: 0xce94 Rank 0 Bank 6 Row 0
17973000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce94, rank/bank/row 0 6 0
17973000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 17973000
17991750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18022000: DRAM: system.mem_ctrl.dram: Address: 0xce98 Rank 0 Bank 6 Row 0
18022000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce98, rank/bank/row 0 6 0
18022000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18022000
18040750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18071000: DRAM: system.mem_ctrl.dram: Address: 0xce9c Rank 0 Bank 6 Row 0
18071000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce9c, rank/bank/row 0 6 0
18071000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18071000
18089750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18120000: DRAM: system.mem_ctrl.dram: Address: 0x77bcd Rank 1 Bank 3 Row 3
18120000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bcd, rank/bank/row 1 3 3
18120000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18120000
18138750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18169000: DRAM: system.mem_ctrl.dram: Address: 0xcea0 Rank 0 Bank 6 Row 0
18169000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcea0, rank/bank/row 0 6 0
18169000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18169000
18187750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18218000: DRAM: system.mem_ctrl.dram: Address: 0xcea4 Rank 0 Bank 6 Row 0
18218000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcea4, rank/bank/row 0 6 0
18218000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18218000
18236750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18267000: DRAM: system.mem_ctrl.dram: Address: 0xcea8 Rank 0 Bank 6 Row 0
18267000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcea8, rank/bank/row 0 6 0
18267000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18267000
18285750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18316000: DRAM: system.mem_ctrl.dram: Address: 0xceac Rank 0 Bank 6 Row 0
18316000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xceac, rank/bank/row 0 6 0
18316000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18316000
18334750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18365000: DRAM: system.mem_ctrl.dram: Address: 0xceb0 Rank 0 Bank 6 Row 0
18365000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xceb0, rank/bank/row 0 6 0
18365000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18365000
18383750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18414000: DRAM: system.mem_ctrl.dram: Address: 0xced8 Rank 0 Bank 6 Row 0
18414000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xced8, rank/bank/row 0 6 0
18414000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18414000
18432750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18463000: DRAM: system.mem_ctrl.dram: Address: 0xcedc Rank 0 Bank 6 Row 0
18463000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcedc, rank/bank/row 0 6 0
18463000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18463000
18481750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18512000: DRAM: system.mem_ctrl.dram: Address: 0xcee0 Rank 0 Bank 6 Row 0
18512000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcee0, rank/bank/row 0 6 0
18512000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18512000
18512000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 18519500, now got 2 active
18512000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
18530750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18561000: DRAM: system.mem_ctrl.dram: Address: 0xcee4 Rank 0 Bank 6 Row 0
18561000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcee4, rank/bank/row 0 6 0
18561000: DRAM: system.mem_ctrl.dram: Activate at tick 18561000
18561000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 18561000, now got 3 active
18561000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18574750
18593500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18624000: DRAM: system.mem_ctrl.dram: Address: 0xcee8 Rank 0 Bank 6 Row 0
18624000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcee8, rank/bank/row 0 6 0
18624000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18624000
18642750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18673000: DRAM: system.mem_ctrl.dram: Address: 0xceec Rank 0 Bank 6 Row 0
18673000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xceec, rank/bank/row 0 6 0
18673000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18673000
18691750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18722000: DRAM: system.mem_ctrl.dram: Address: 0xcef0 Rank 0 Bank 6 Row 0
18722000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcef0, rank/bank/row 0 6 0
18722000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18722000
18740750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18771000: DRAM: system.mem_ctrl.dram: Address: 0xcef4 Rank 0 Bank 6 Row 0
18771000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcef4, rank/bank/row 0 6 0
18771000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18771000
18789750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18820000: DRAM: system.mem_ctrl.dram: Address: 0xce88 Rank 0 Bank 6 Row 0
18820000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce88, rank/bank/row 0 6 0
18820000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18820000
18838750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18869000: DRAM: system.mem_ctrl.dram: Address: 0x77bce Rank 1 Bank 3 Row 3
18869000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bce, rank/bank/row 1 3 3
18869000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18869000
18887750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
18918000: DRAM: system.mem_ctrl.dram: Address: 0xce8c Rank 0 Bank 6 Row 0
18918000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce8c, rank/bank/row 0 6 0
18918000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18918000
18936750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
18967000: DRAM: system.mem_ctrl.dram: Address: 0xce90 Rank 0 Bank 6 Row 0
18967000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce90, rank/bank/row 0 6 0
18967000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 18967000
18985750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19016000: DRAM: system.mem_ctrl.dram: Address: 0xce94 Rank 0 Bank 6 Row 0
19016000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce94, rank/bank/row 0 6 0
19016000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19016000
19034750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19065000: DRAM: system.mem_ctrl.dram: Address: 0xce98 Rank 0 Bank 6 Row 0
19065000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce98, rank/bank/row 0 6 0
19065000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19065000
19083750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19114000: DRAM: system.mem_ctrl.dram: Address: 0xce9c Rank 0 Bank 6 Row 0
19114000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce9c, rank/bank/row 0 6 0
19114000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19114000
19132750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19163000: DRAM: system.mem_ctrl.dram: Address: 0x77bcf Rank 1 Bank 3 Row 3
19163000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bcf, rank/bank/row 1 3 3
19163000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19163000
19181750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
19212000: DRAM: system.mem_ctrl.dram: Address: 0xcea0 Rank 0 Bank 6 Row 0
19212000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcea0, rank/bank/row 0 6 0
19212000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19212000
19230750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19261000: DRAM: system.mem_ctrl.dram: Address: 0xcea4 Rank 0 Bank 6 Row 0
19261000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcea4, rank/bank/row 0 6 0
19261000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19261000
19279750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19310000: DRAM: system.mem_ctrl.dram: Address: 0xcea8 Rank 0 Bank 6 Row 0
19310000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcea8, rank/bank/row 0 6 0
19310000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19310000
19328750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19359000: DRAM: system.mem_ctrl.dram: Address: 0xceac Rank 0 Bank 6 Row 0
19359000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xceac, rank/bank/row 0 6 0
19359000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19359000
19377750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19408000: DRAM: system.mem_ctrl.dram: Address: 0xceb0 Rank 0 Bank 6 Row 0
19408000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xceb0, rank/bank/row 0 6 0
19408000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19408000
19408000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 19415500, now got 2 active
19408000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
19426750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19457000: DRAM: system.mem_ctrl.dram: Address: 0xced8 Rank 0 Bank 6 Row 0
19457000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xced8, rank/bank/row 0 6 0
19457000: DRAM: system.mem_ctrl.dram: Activate at tick 19457000
19457000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 19457000, now got 3 active
19457000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19470750
19489500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19520000: DRAM: system.mem_ctrl.dram: Address: 0xcedc Rank 0 Bank 6 Row 0
19520000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcedc, rank/bank/row 0 6 0
19520000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19520000
19538750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19569000: DRAM: system.mem_ctrl.dram: Address: 0xcee0 Rank 0 Bank 6 Row 0
19569000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcee0, rank/bank/row 0 6 0
19569000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19569000
19587750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19618000: DRAM: system.mem_ctrl.dram: Address: 0xcee4 Rank 0 Bank 6 Row 0
19618000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcee4, rank/bank/row 0 6 0
19618000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19618000
19636750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19667000: DRAM: system.mem_ctrl.dram: Address: 0xcee8 Rank 0 Bank 6 Row 0
19667000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcee8, rank/bank/row 0 6 0
19667000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19667000
19685750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19716000: DRAM: system.mem_ctrl.dram: Address: 0xceec Rank 0 Bank 6 Row 0
19716000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xceec, rank/bank/row 0 6 0
19716000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19716000
19734750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19765000: DRAM: system.mem_ctrl.dram: Address: 0xcef0 Rank 0 Bank 6 Row 0
19765000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcef0, rank/bank/row 0 6 0
19765000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19765000
19783750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19814000: DRAM: system.mem_ctrl.dram: Address: 0xcef4 Rank 0 Bank 6 Row 0
19814000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcef4, rank/bank/row 0 6 0
19814000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19814000
19832750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19863000: DRAM: system.mem_ctrl.dram: Address: 0xce88 Rank 0 Bank 6 Row 0
19863000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce88, rank/bank/row 0 6 0
19863000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19863000
19881750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
19912000: DRAM: system.mem_ctrl.dram: Address: 0x77bd0 Rank 1 Bank 3 Row 3
19912000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bd0, rank/bank/row 1 3 3
19912000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19912000
19930750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
19961000: DRAM: system.mem_ctrl.dram: Address: 0xce8c Rank 0 Bank 6 Row 0
19961000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce8c, rank/bank/row 0 6 0
19961000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 19961000
19979750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20010000: DRAM: system.mem_ctrl.dram: Address: 0xce90 Rank 0 Bank 6 Row 0
20010000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce90, rank/bank/row 0 6 0
20010000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20010000
20028750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20059000: DRAM: system.mem_ctrl.dram: Address: 0xce94 Rank 0 Bank 6 Row 0
20059000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce94, rank/bank/row 0 6 0
20059000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20059000
20077750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20108000: DRAM: system.mem_ctrl.dram: Address: 0xce98 Rank 0 Bank 6 Row 0
20108000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce98, rank/bank/row 0 6 0
20108000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20108000
20126750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20157000: DRAM: system.mem_ctrl.dram: Address: 0xce9c Rank 0 Bank 6 Row 0
20157000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce9c, rank/bank/row 0 6 0
20157000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20157000
20175750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20206000: DRAM: system.mem_ctrl.dram: Address: 0x77bd1 Rank 1 Bank 3 Row 3
20206000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bd1, rank/bank/row 1 3 3
20206000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20206000
20224750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
20255000: DRAM: system.mem_ctrl.dram: Address: 0xcea0 Rank 0 Bank 6 Row 0
20255000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcea0, rank/bank/row 0 6 0
20255000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20255000
20273750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20304000: DRAM: system.mem_ctrl.dram: Address: 0xcea4 Rank 0 Bank 6 Row 0
20304000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcea4, rank/bank/row 0 6 0
20304000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20304000
20304000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 20311500, now got 2 active
20304000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
20322750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20353000: DRAM: system.mem_ctrl.dram: Address: 0xcea8 Rank 0 Bank 6 Row 0
20353000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcea8, rank/bank/row 0 6 0
20353000: DRAM: system.mem_ctrl.dram: Activate at tick 20353000
20353000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 20353000, now got 3 active
20353000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20366750
20385500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20416000: DRAM: system.mem_ctrl.dram: Address: 0xceac Rank 0 Bank 6 Row 0
20416000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xceac, rank/bank/row 0 6 0
20416000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20416000
20434750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20465000: DRAM: system.mem_ctrl.dram: Address: 0xceb0 Rank 0 Bank 6 Row 0
20465000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xceb0, rank/bank/row 0 6 0
20465000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20465000
20483750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20514000: DRAM: system.mem_ctrl.dram: Address: 0xced8 Rank 0 Bank 6 Row 0
20514000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xced8, rank/bank/row 0 6 0
20514000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20514000
20532750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20563000: DRAM: system.mem_ctrl.dram: Address: 0xcedc Rank 0 Bank 6 Row 0
20563000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcedc, rank/bank/row 0 6 0
20563000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20563000
20581750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20612000: DRAM: system.mem_ctrl.dram: Address: 0xcee0 Rank 0 Bank 6 Row 0
20612000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcee0, rank/bank/row 0 6 0
20612000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20612000
20630750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20661000: DRAM: system.mem_ctrl.dram: Address: 0xcee4 Rank 0 Bank 6 Row 0
20661000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcee4, rank/bank/row 0 6 0
20661000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20661000
20679750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20710000: DRAM: system.mem_ctrl.dram: Address: 0xcf18 Rank 0 Bank 6 Row 0
20710000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf18, rank/bank/row 0 6 0
20710000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20710000
20728750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20759000: DRAM: system.mem_ctrl.dram: Address: 0xcf1c Rank 0 Bank 6 Row 0
20759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf1c, rank/bank/row 0 6 0
20759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20759000
20777750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20808000: DRAM: system.mem_ctrl.dram: Address: 0xcf20 Rank 0 Bank 6 Row 0
20808000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf20, rank/bank/row 0 6 0
20808000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20808000
20826750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20857000: DRAM: system.mem_ctrl.dram: Address: 0xcf24 Rank 0 Bank 6 Row 0
20857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf24, rank/bank/row 0 6 0
20857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20857000
20875750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20906000: DRAM: system.mem_ctrl.dram: Address: 0xcf28 Rank 0 Bank 6 Row 0
20906000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf28, rank/bank/row 0 6 0
20906000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20906000
20924750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
20955000: DRAM: system.mem_ctrl.dram: Address: 0xcf10 Rank 0 Bank 6 Row 0
20955000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf10, rank/bank/row 0 6 0
20955000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 20955000
20973750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21004000: DRAM: system.mem_ctrl.dram: Address: 0xcf14 Rank 0 Bank 6 Row 0
21004000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf14, rank/bank/row 0 6 0
21004000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21004000
21022750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21053000: DRAM: system.mem_ctrl.dram: Address: 0x77d10 Rank 1 Bank 3 Row 3
21053000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d10, rank/bank/row 1 3 3
21053000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21053000
21071750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
21102000: DRAM: system.mem_ctrl.dram: Address: 0x77d18 Rank 1 Bank 3 Row 3
21102000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d18, rank/bank/row 1 3 3
21102000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21102000
21120750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
21151000: DRAM: system.mem_ctrl.dram: Address: 0x2f8 Rank 0 Bank 0 Row 0
21151000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f8, rank/bank/row 0 0 0
21151000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21151000
21169750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21200000: DRAM: system.mem_ctrl.dram: Address: 0x2fc Rank 0 Bank 0 Row 0
21200000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2fc, rank/bank/row 0 0 0
21200000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21200000
21218750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21249000: DRAM: system.mem_ctrl.dram: Address: 0x300 Rank 0 Bank 0 Row 0
21249000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x300, rank/bank/row 0 0 0
21249000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21249000
21267750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21298000: DRAM: system.mem_ctrl.dram: Address: 0x51c Rank 0 Bank 0 Row 0
21298000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x51c, rank/bank/row 0 0 0
21298000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21298000
21316750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21347000: DRAM: system.mem_ctrl.dram: Address: 0x304 Rank 0 Bank 0 Row 0
21347000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x304, rank/bank/row 0 0 0
21347000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21347000
21365750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21396000: DRAM: system.mem_ctrl.dram: Address: 0x76ef4 Rank 1 Bank 3 Row 3
21396000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ef4, rank/bank/row 1 3 3
21396000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21396000
21414750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
21445000: DRAM: system.mem_ctrl.dram: Address: 0x308 Rank 0 Bank 0 Row 0
21445000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x308, rank/bank/row 0 0 0
21445000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21445000
21463750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21494000: DRAM: system.mem_ctrl.dram: Address: 0x30c Rank 0 Bank 0 Row 0
21494000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x30c, rank/bank/row 0 0 0
21494000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21494000
21512750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21543000: DRAM: system.mem_ctrl.dram: Address: 0x310 Rank 0 Bank 0 Row 0
21543000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x310, rank/bank/row 0 0 0
21543000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21543000
21561750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21592000: DRAM: system.mem_ctrl.dram: Address: 0x314 Rank 0 Bank 0 Row 0
21592000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x314, rank/bank/row 0 0 0
21592000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21592000
21610750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21641000: DRAM: system.mem_ctrl.dram: Address: 0x51c Rank 0 Bank 0 Row 0
21641000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x51c, rank/bank/row 0 0 0
21641000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21641000
21641000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 21648500, now got 2 active
21641000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
21659750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21690000: DRAM: system.mem_ctrl.dram: Address: 0x318 Rank 0 Bank 0 Row 0
21690000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x318, rank/bank/row 0 0 0
21690000: DRAM: system.mem_ctrl.dram: Activate at tick 21690000
21690000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 21690000, now got 3 active
21690000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21703750
21722500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21774000: DRAM: system.mem_ctrl.dram: Address: 0x31c Rank 0 Bank 0 Row 0
21774000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x31c, rank/bank/row 0 0 0
21774000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21774000
21792750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21823000: DRAM: system.mem_ctrl.dram: Address: 0x520 Rank 0 Bank 0 Row 0
21823000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x520, rank/bank/row 0 0 0
21823000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21823000
21841750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21872000: DRAM: system.mem_ctrl.dram: Address: 0x320 Rank 0 Bank 0 Row 0
21872000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x320, rank/bank/row 0 0 0
21872000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21872000
21890750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21921000: DRAM: system.mem_ctrl.dram: Address: 0x324 Rank 0 Bank 0 Row 0
21921000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x324, rank/bank/row 0 0 0
21921000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21921000
21939750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
21970000: DRAM: system.mem_ctrl.dram: Address: 0x328 Rank 0 Bank 0 Row 0
21970000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x328, rank/bank/row 0 0 0
21970000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 21970000
21988750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22019000: DRAM: system.mem_ctrl.dram: Address: 0x954 Rank 0 Bank 0 Row 0
22019000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x954, rank/bank/row 0 0 0
22019000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22019000
22037750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22068000: DRAM: system.mem_ctrl.dram: Address: 0x958 Rank 0 Bank 0 Row 0
22068000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x958, rank/bank/row 0 0 0
22068000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22068000
22086750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22117000: DRAM: system.mem_ctrl.dram: Address: 0x95c Rank 0 Bank 0 Row 0
22117000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x95c, rank/bank/row 0 0 0
22117000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22117000
22135750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22166000: DRAM: system.mem_ctrl.dram: Address: 0x71c Rank 0 Bank 0 Row 0
22166000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x71c, rank/bank/row 0 0 0
22166000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22166000
22184750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22215000: DRAM: system.mem_ctrl.dram: Address: 0x920 Rank 0 Bank 0 Row 0
22215000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x920, rank/bank/row 0 0 0
22215000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22215000
22233750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22264000: DRAM: system.mem_ctrl.dram: Address: 0x720 Rank 0 Bank 0 Row 0
22264000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x720, rank/bank/row 0 0 0
22264000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22264000
22282750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22502000: DRAM: system.mem_ctrl.dram: Address: 0x724 Rank 0 Bank 0 Row 0
22502000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x724, rank/bank/row 0 0 0
22502000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22502000
22520750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22551000: DRAM: system.mem_ctrl.dram: Address: 0x728 Rank 0 Bank 0 Row 0
22551000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x728, rank/bank/row 0 0 0
22551000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22551000
22569750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22600000: DRAM: system.mem_ctrl.dram: Address: 0x76ec4 Rank 1 Bank 3 Row 3
22600000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ec4, rank/bank/row 1 3 3
22600000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22600000
22618750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
22649000: DRAM: system.mem_ctrl.dram: Address: 0x72c Rank 0 Bank 0 Row 0
22649000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x72c, rank/bank/row 0 0 0
22649000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22649000
22667750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22698000: DRAM: system.mem_ctrl.dram: Address: 0x730 Rank 0 Bank 0 Row 0
22698000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x730, rank/bank/row 0 0 0
22698000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22698000
22698000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 22705500, now got 2 active
22698000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
22716750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22747000: DRAM: system.mem_ctrl.dram: Address: 0x734 Rank 0 Bank 0 Row 0
22747000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x734, rank/bank/row 0 0 0
22747000: DRAM: system.mem_ctrl.dram: Activate at tick 22747000
22747000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 22747000, now got 3 active
22747000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22760750
22779500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22810000: DRAM: system.mem_ctrl.dram: Address: 0x738 Rank 0 Bank 0 Row 0
22810000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x738, rank/bank/row 0 0 0
22810000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22810000
22828750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22859000: DRAM: system.mem_ctrl.dram: Address: 0x73c Rank 0 Bank 0 Row 0
22859000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x73c, rank/bank/row 0 0 0
22859000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22859000
22877750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22908000: DRAM: system.mem_ctrl.dram: Address: 0x924 Rank 0 Bank 0 Row 0
22908000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x924, rank/bank/row 0 0 0
22908000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22908000
22926750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
22957000: DRAM: system.mem_ctrl.dram: Address: 0x740 Rank 0 Bank 0 Row 0
22957000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x740, rank/bank/row 0 0 0
22957000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 22957000
22975750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23006000: DRAM: system.mem_ctrl.dram: Address: 0x76ee4 Rank 1 Bank 3 Row 3
23006000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ee4, rank/bank/row 1 3 3
23006000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23006000
23006000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 23013500, now got 0 active
23006000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 11
23024750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
23055000: DRAM: system.mem_ctrl.dram: Address: 0x744 Rank 0 Bank 0 Row 0
23055000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x744, rank/bank/row 0 0 0
23055000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23055000
23073750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23104000: DRAM: system.mem_ctrl.dram: Address: 0x748 Rank 0 Bank 0 Row 0
23104000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x748, rank/bank/row 0 0 0
23104000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23104000
23122750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23153000: DRAM: system.mem_ctrl.dram: Address: 0x74c Rank 0 Bank 0 Row 0
23153000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74c, rank/bank/row 0 0 0
23153000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23153000
23171750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23202000: DRAM: system.mem_ctrl.dram: Address: 0x750 Rank 0 Bank 0 Row 0
23202000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x750, rank/bank/row 0 0 0
23202000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23202000
23220750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23251000: DRAM: system.mem_ctrl.dram: Address: 0x764 Rank 0 Bank 0 Row 0
23251000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764, rank/bank/row 0 0 0
23251000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23251000
23269750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23300000: DRAM: system.mem_ctrl.dram: Address: 0x34 Rank 0 Bank 0 Row 0
23300000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x34, rank/bank/row 0 0 0
23300000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23300000
23318750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23349000: DRAM: system.mem_ctrl.dram: Address: 0x768 Rank 0 Bank 0 Row 0
23349000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x768, rank/bank/row 0 0 0
23349000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23349000
23358750: DRAM: 1: Refresh due
23358750: DRAM: 1: All banks already precharged, starting refresh
23358750: DRAM: 0: Refresh due
23358750: DRAM: 0: Precharging all
23358750: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 23358750, now got 2 active
23358750: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 23358750, now got 1 active
23358750: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 23358750, now got 0 active
23367750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23398000: DRAM: system.mem_ctrl.dram: Address: 0x76c Rank 0 Bank 0 Row 0
23618750: DRAM: 1: Scheduling next request after refreshing rank 1
23632500: DRAM: 0: Scheduling next request after refreshing rank 0
23632500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76c, rank/bank/row 0 0 0
23632500: DRAM: system.mem_ctrl.dram: Activate at tick 23632500
23632500: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 23632500, now got 1 active
23632500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23646250
23665000: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23695000: DRAM: system.mem_ctrl.dram: Address: 0x758 Rank 0 Bank 0 Row 0
23695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x758, rank/bank/row 0 0 0
23695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23695000
23713750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23744000: DRAM: system.mem_ctrl.dram: Address: 0x75c Rank 0 Bank 0 Row 0
23744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75c, rank/bank/row 0 0 0
23744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23744000
23762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23793000: DRAM: system.mem_ctrl.dram: Address: 0x760 Rank 0 Bank 0 Row 0
23793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x760, rank/bank/row 0 0 0
23793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23793000
23811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23842000: DRAM: system.mem_ctrl.dram: Address: 0x764 Rank 0 Bank 0 Row 0
23842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764, rank/bank/row 0 0 0
23842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23842000
23860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23891000: DRAM: system.mem_ctrl.dram: Address: 0x54 Rank 0 Bank 0 Row 0
23891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x54, rank/bank/row 0 0 0
23891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23891000
23909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23940000: DRAM: system.mem_ctrl.dram: Address: 0x768 Rank 0 Bank 0 Row 0
23940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x768, rank/bank/row 0 0 0
23940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23940000
23958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
23989000: DRAM: system.mem_ctrl.dram: Address: 0x76c Rank 0 Bank 0 Row 0
23989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76c, rank/bank/row 0 0 0
23989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 23989000
24007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24038000: DRAM: system.mem_ctrl.dram: Address: 0x758 Rank 0 Bank 0 Row 0
24038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x758, rank/bank/row 0 0 0
24038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24038000
24056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24087000: DRAM: system.mem_ctrl.dram: Address: 0x75c Rank 0 Bank 0 Row 0
24087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75c, rank/bank/row 0 0 0
24087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24087000
24105750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24136000: DRAM: system.mem_ctrl.dram: Address: 0x760 Rank 0 Bank 0 Row 0
24136000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x760, rank/bank/row 0 0 0
24136000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24136000
24154750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24185000: DRAM: system.mem_ctrl.dram: Address: 0x764 Rank 0 Bank 0 Row 0
24185000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764, rank/bank/row 0 0 0
24185000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24185000
24203750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24234000: DRAM: system.mem_ctrl.dram: Address: 0x74 Rank 0 Bank 0 Row 0
24234000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74, rank/bank/row 0 0 0
24234000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24234000
24252750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24283000: DRAM: system.mem_ctrl.dram: Address: 0x768 Rank 0 Bank 0 Row 0
24283000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x768, rank/bank/row 0 0 0
24283000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24283000
24301750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24332000: DRAM: system.mem_ctrl.dram: Address: 0x76c Rank 0 Bank 0 Row 0
24332000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76c, rank/bank/row 0 0 0
24332000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24332000
24350750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24381000: DRAM: system.mem_ctrl.dram: Address: 0x758 Rank 0 Bank 0 Row 0
24381000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x758, rank/bank/row 0 0 0
24381000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24381000
24381000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 24388500, now got 0 active
24381000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
24399750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24430000: DRAM: system.mem_ctrl.dram: Address: 0x75c Rank 0 Bank 0 Row 0
24430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75c, rank/bank/row 0 0 0
24430000: DRAM: system.mem_ctrl.dram: Activate at tick 24430000
24430000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 24430000, now got 1 active
24430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24443750
24462500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24493000: DRAM: system.mem_ctrl.dram: Address: 0x760 Rank 0 Bank 0 Row 0
24493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x760, rank/bank/row 0 0 0
24493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24493000
24511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24542000: DRAM: system.mem_ctrl.dram: Address: 0x764 Rank 0 Bank 0 Row 0
24542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764, rank/bank/row 0 0 0
24542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24542000
24560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24591000: DRAM: system.mem_ctrl.dram: Address: 0x94 Rank 0 Bank 0 Row 0
24591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x94, rank/bank/row 0 0 0
24591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24591000
24609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24640000: DRAM: system.mem_ctrl.dram: Address: 0x768 Rank 0 Bank 0 Row 0
24640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x768, rank/bank/row 0 0 0
24640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24640000
24658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24689000: DRAM: system.mem_ctrl.dram: Address: 0x76c Rank 0 Bank 0 Row 0
24689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76c, rank/bank/row 0 0 0
24689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24689000
24707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24738000: DRAM: system.mem_ctrl.dram: Address: 0x758 Rank 0 Bank 0 Row 0
24738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x758, rank/bank/row 0 0 0
24738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24738000
24756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24787000: DRAM: system.mem_ctrl.dram: Address: 0x75c Rank 0 Bank 0 Row 0
24787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75c, rank/bank/row 0 0 0
24787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24787000
24805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24836000: DRAM: system.mem_ctrl.dram: Address: 0x760 Rank 0 Bank 0 Row 0
24836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x760, rank/bank/row 0 0 0
24836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24836000
24854750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24885000: DRAM: system.mem_ctrl.dram: Address: 0x764 Rank 0 Bank 0 Row 0
24885000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764, rank/bank/row 0 0 0
24885000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24885000
24903750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24934000: DRAM: system.mem_ctrl.dram: Address: 0xb4 Rank 0 Bank 0 Row 0
24934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb4, rank/bank/row 0 0 0
24934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24934000
24952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
24983000: DRAM: system.mem_ctrl.dram: Address: 0x768 Rank 0 Bank 0 Row 0
24983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x768, rank/bank/row 0 0 0
24983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 24983000
25001750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25032000: DRAM: system.mem_ctrl.dram: Address: 0x76c Rank 0 Bank 0 Row 0
25032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76c, rank/bank/row 0 0 0
25032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25032000
25050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25081000: DRAM: system.mem_ctrl.dram: Address: 0x770 Rank 0 Bank 0 Row 0
25081000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x770, rank/bank/row 0 0 0
25081000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25081000
25099750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25130000: DRAM: system.mem_ctrl.dram: Address: 0xd0 Rank 0 Bank 0 Row 0
25130000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd0, rank/bank/row 0 0 0
25130000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25130000
25148750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25179000: DRAM: system.mem_ctrl.dram: Address: 0x774 Rank 0 Bank 0 Row 0
25179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x774, rank/bank/row 0 0 0
25179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25179000
25179000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 25186500, now got 0 active
25179000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
25197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25228000: DRAM: system.mem_ctrl.dram: Address: 0xc4 Rank 0 Bank 0 Row 0
25228000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc4, rank/bank/row 0 0 0
25228000: DRAM: system.mem_ctrl.dram: Activate at tick 25228000
25228000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 25228000, now got 1 active
25228000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25241750
25260500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25291000: DRAM: system.mem_ctrl.dram: Address: 0x778 Rank 0 Bank 0 Row 0
25291000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x778, rank/bank/row 0 0 0
25291000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25291000
25309750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25340000: DRAM: system.mem_ctrl.dram: Address: 0xc8 Rank 0 Bank 0 Row 0
25340000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8, rank/bank/row 0 0 0
25340000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25340000
25358750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25389000: DRAM: system.mem_ctrl.dram: Address: 0x77c Rank 0 Bank 0 Row 0
25389000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c, rank/bank/row 0 0 0
25389000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25389000
25407750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25438000: DRAM: system.mem_ctrl.dram: Address: 0xbc Rank 0 Bank 0 Row 0
25438000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbc, rank/bank/row 0 0 0
25438000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25438000
25456750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25487000: DRAM: system.mem_ctrl.dram: Address: 0x780 Rank 0 Bank 0 Row 0
25487000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x780, rank/bank/row 0 0 0
25487000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25487000
25505750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25536000: DRAM: system.mem_ctrl.dram: Address: 0x784 Rank 0 Bank 0 Row 0
25536000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x784, rank/bank/row 0 0 0
25536000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25536000
25554750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25585000: DRAM: system.mem_ctrl.dram: Address: 0x788 Rank 0 Bank 0 Row 0
25585000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x788, rank/bank/row 0 0 0
25585000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25585000
25603750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25634000: DRAM: system.mem_ctrl.dram: Address: 0x78c Rank 0 Bank 0 Row 0
25634000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78c, rank/bank/row 0 0 0
25634000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25634000
25652750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25704000: DRAM: system.mem_ctrl.dram: Address: 0x790 Rank 0 Bank 0 Row 0
25704000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x790, rank/bank/row 0 0 0
25704000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25704000
25722750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25774000: DRAM: system.mem_ctrl.dram: Address: 0x794 Rank 0 Bank 0 Row 0
25774000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x794, rank/bank/row 0 0 0
25774000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25774000
25792750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25823000: DRAM: system.mem_ctrl.dram: Address: 0x798 Rank 0 Bank 0 Row 0
25823000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x798, rank/bank/row 0 0 0
25823000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25823000
25841750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25872000: DRAM: system.mem_ctrl.dram: Address: 0x79c Rank 0 Bank 0 Row 0
25872000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x79c, rank/bank/row 0 0 0
25872000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25872000
25890750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25921000: DRAM: system.mem_ctrl.dram: Address: 0x7a0 Rank 0 Bank 0 Row 0
25921000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7a0, rank/bank/row 0 0 0
25921000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25921000
25939750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
25970000: DRAM: system.mem_ctrl.dram: Address: 0x7a4 Rank 0 Bank 0 Row 0
25970000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7a4, rank/bank/row 0 0 0
25970000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 25970000
25988750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26019000: DRAM: system.mem_ctrl.dram: Address: 0x5ae64 Rank 1 Bank 5 Row 2
26019000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae64, rank/bank/row 1 5 2
26019000: DRAM: system.mem_ctrl.dram: Activate at tick 26019000
26019000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 26019000, now got 1 active
26019000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26032750
26051500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
26082000: DRAM: system.mem_ctrl.dram: Address: 0x5ae68 Rank 1 Bank 5 Row 2
26082000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae68, rank/bank/row 1 5 2
26082000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26082000
26100750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
26131000: DRAM: system.mem_ctrl.dram: Address: 0x5ae6c Rank 1 Bank 5 Row 2
26131000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae6c, rank/bank/row 1 5 2
26131000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26131000
26149750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
26180000: DRAM: system.mem_ctrl.dram: Address: 0x5ae70 Rank 1 Bank 5 Row 2
26180000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae70, rank/bank/row 1 5 2
26180000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26180000
26198750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
26229000: DRAM: system.mem_ctrl.dram: Address: 0x5ae74 Rank 1 Bank 5 Row 2
26229000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae74, rank/bank/row 1 5 2
26229000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26229000
26247750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
26278000: DRAM: system.mem_ctrl.dram: Address: 0x5ae78 Rank 1 Bank 5 Row 2
26278000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae78, rank/bank/row 1 5 2
26278000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26278000
26296750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
26327000: DRAM: system.mem_ctrl.dram: Address: 0x5ae7c Rank 1 Bank 5 Row 2
26327000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae7c, rank/bank/row 1 5 2
26327000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26327000
26345750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
26376000: DRAM: system.mem_ctrl.dram: Address: 0x5b034 Rank 1 Bank 5 Row 2
26376000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b034, rank/bank/row 1 5 2
26376000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26376000
26394750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
26425000: DRAM: system.mem_ctrl.dram: Address: 0x5b038 Rank 1 Bank 5 Row 2
26425000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b038, rank/bank/row 1 5 2
26425000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26425000
26443750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
26474000: DRAM: system.mem_ctrl.dram: Address: 0x5b03c Rank 1 Bank 5 Row 2
26474000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b03c, rank/bank/row 1 5 2
26474000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26474000
26492750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
26523000: DRAM: system.mem_ctrl.dram: Address: 0x5b040 Rank 1 Bank 5 Row 2
26523000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b040, rank/bank/row 1 5 2
26523000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26523000
26541750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
26572000: DRAM: system.mem_ctrl.dram: Address: 0x7a8 Rank 0 Bank 0 Row 0
26572000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7a8, rank/bank/row 0 0 0
26572000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26572000
26572000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 26579500, now got 0 active
26572000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
26590750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26621000: DRAM: system.mem_ctrl.dram: Address: 0x7ac Rank 0 Bank 0 Row 0
26621000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7ac, rank/bank/row 0 0 0
26621000: DRAM: system.mem_ctrl.dram: Activate at tick 26621000
26621000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 26621000, now got 1 active
26621000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26634750
26653500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26684000: DRAM: system.mem_ctrl.dram: Address: 0x7b0 Rank 0 Bank 0 Row 0
26684000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7b0, rank/bank/row 0 0 0
26684000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26684000
26702750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26733000: DRAM: system.mem_ctrl.dram: Address: 0x7c8 Rank 0 Bank 0 Row 0
26733000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7c8, rank/bank/row 0 0 0
26733000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26733000
26751750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26782000: DRAM: system.mem_ctrl.dram: Address: 0x928 Rank 0 Bank 0 Row 0
26782000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x928, rank/bank/row 0 0 0
26782000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26782000
26800750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26831000: DRAM: system.mem_ctrl.dram: Address: 0x7cc Rank 0 Bank 0 Row 0
26831000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7cc, rank/bank/row 0 0 0
26831000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26831000
26849750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26880000: DRAM: system.mem_ctrl.dram: Address: 0x7d0 Rank 0 Bank 0 Row 0
26880000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7d0, rank/bank/row 0 0 0
26880000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26880000
26898750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26929000: DRAM: system.mem_ctrl.dram: Address: 0x92c Rank 0 Bank 0 Row 0
26929000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x92c, rank/bank/row 0 0 0
26929000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26929000
26947750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
26978000: DRAM: system.mem_ctrl.dram: Address: 0x7d4 Rank 0 Bank 0 Row 0
26978000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7d4, rank/bank/row 0 0 0
26978000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 26978000
26996750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27027000: DRAM: system.mem_ctrl.dram: Address: 0x75078 Rank 1 Bank 2 Row 3
27027000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75078, rank/bank/row 1 2 3
27027000: DRAM: system.mem_ctrl.dram: Activate at tick 27027000
27027000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 27027000, now got 2 active
27027000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27040750
27059500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
27090000: DRAM: system.mem_ctrl.dram: Address: 0x7d8 Rank 0 Bank 0 Row 0
27090000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7d8, rank/bank/row 0 0 0
27090000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27090000
27108750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27139000: DRAM: system.mem_ctrl.dram: Address: 0x930 Rank 0 Bank 0 Row 0
27139000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x930, rank/bank/row 0 0 0
27139000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27139000
27157750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27188000: DRAM: system.mem_ctrl.dram: Address: 0x7dc Rank 0 Bank 0 Row 0
27188000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7dc, rank/bank/row 0 0 0
27188000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27188000
27206750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27237000: DRAM: system.mem_ctrl.dram: Address: 0x7e0 Rank 0 Bank 0 Row 0
27237000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7e0, rank/bank/row 0 0 0
27237000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27237000
27255750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27286000: DRAM: system.mem_ctrl.dram: Address: 0x7e4 Rank 0 Bank 0 Row 0
27286000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7e4, rank/bank/row 0 0 0
27286000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27286000
27304750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27335000: DRAM: system.mem_ctrl.dram: Address: 0x7e8 Rank 0 Bank 0 Row 0
27335000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7e8, rank/bank/row 0 0 0
27335000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27335000
27353750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27384000: DRAM: system.mem_ctrl.dram: Address: 0x7ec Rank 0 Bank 0 Row 0
27384000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7ec, rank/bank/row 0 0 0
27384000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27384000
27402750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27433000: DRAM: system.mem_ctrl.dram: Address: 0xae30 Rank 0 Bank 5 Row 0
27433000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae30, rank/bank/row 0 5 0
27433000: DRAM: system.mem_ctrl.dram: Activate at tick 27433000
27433000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 27433000, now got 2 active
27433000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27446750
27465500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27559000: DRAM: system.mem_ctrl.dram: Address: 0xae34 Rank 0 Bank 5 Row 0
27559000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae34, rank/bank/row 0 5 0
27559000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27559000
27577750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27608000: DRAM: system.mem_ctrl.dram: Address: 0xaea4 Rank 0 Bank 5 Row 0
27608000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaea4, rank/bank/row 0 5 0
27608000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27608000
27626750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27657000: DRAM: system.mem_ctrl.dram: Address: 0xae38 Rank 0 Bank 5 Row 0
27657000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae38, rank/bank/row 0 5 0
27657000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27657000
27675750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27706000: DRAM: system.mem_ctrl.dram: Address: 0xae3c Rank 0 Bank 5 Row 0
27706000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae3c, rank/bank/row 0 5 0
27706000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27706000
27724750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27755000: DRAM: system.mem_ctrl.dram: Address: 0xae40 Rank 0 Bank 5 Row 0
27755000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae40, rank/bank/row 0 5 0
27755000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27755000
27773750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27804000: DRAM: system.mem_ctrl.dram: Address: 0x76c48 Rank 1 Bank 3 Row 3
27804000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76c48, rank/bank/row 1 3 3
27804000: DRAM: system.mem_ctrl.dram: Activate at tick 27804000
27804000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 27804000, now got 3 active
27804000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27817750
27836500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
27867000: DRAM: system.mem_ctrl.dram: Address: 0xae44 Rank 0 Bank 5 Row 0
27867000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae44, rank/bank/row 0 5 0
27867000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27867000
27885750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27916000: DRAM: system.mem_ctrl.dram: Address: 0xae48 Rank 0 Bank 5 Row 0
27916000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae48, rank/bank/row 0 5 0
27916000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27916000
27934750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
27965000: DRAM: system.mem_ctrl.dram: Address: 0xae74 Rank 0 Bank 5 Row 0
27965000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae74, rank/bank/row 0 5 0
27965000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 27965000
27983750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28014000: DRAM: system.mem_ctrl.dram: Address: 0xae78 Rank 0 Bank 5 Row 0
28014000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae78, rank/bank/row 0 5 0
28014000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28014000
28032750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28063000: DRAM: system.mem_ctrl.dram: Address: 0x2b024 Rank 0 Bank 5 Row 1
28063000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b024, rank/bank/row 0 5 1
28063000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 28063000, now got 1 active
28063000: DRAM: system.mem_ctrl.dram: Activate at tick 28076750
28063000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 28076750, now got 2 active
28063000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28090500
28109250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28203000: DRAM: system.mem_ctrl.dram: Address: 0x2b028 Rank 0 Bank 5 Row 1
28203000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b028, rank/bank/row 0 5 1
28203000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28203000
28221750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28252000: DRAM: system.mem_ctrl.dram: Address: 0x2b02c Rank 0 Bank 5 Row 1
28252000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b02c, rank/bank/row 0 5 1
28252000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28252000
28270750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28301000: DRAM: system.mem_ctrl.dram: Address: 0x2b030 Rank 0 Bank 5 Row 1
28301000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b030, rank/bank/row 0 5 1
28301000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28301000
28319750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28350000: DRAM: system.mem_ctrl.dram: Address: 0x2b034 Rank 0 Bank 5 Row 1
28350000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b034, rank/bank/row 0 5 1
28350000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28350000
28368750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28399000: DRAM: system.mem_ctrl.dram: Address: 0x2b038 Rank 0 Bank 5 Row 1
28399000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b038, rank/bank/row 0 5 1
28399000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28399000
28417750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28448000: DRAM: system.mem_ctrl.dram: Address: 0x2b03c Rank 0 Bank 5 Row 1
28448000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b03c, rank/bank/row 0 5 1
28448000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28448000
28466750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28497000: DRAM: system.mem_ctrl.dram: Address: 0x2b040 Rank 0 Bank 5 Row 1
28497000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b040, rank/bank/row 0 5 1
28497000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28497000
28515750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28546000: DRAM: system.mem_ctrl.dram: Address: 0x2b044 Rank 0 Bank 5 Row 1
28546000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b044, rank/bank/row 0 5 1
28546000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28546000
28564750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28595000: DRAM: system.mem_ctrl.dram: Address: 0x2b098 Rank 0 Bank 5 Row 1
28595000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b098, rank/bank/row 0 5 1
28595000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28595000
28613750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28644000: DRAM: system.mem_ctrl.dram: Address: 0x2b048 Rank 0 Bank 5 Row 1
28644000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b048, rank/bank/row 0 5 1
28644000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28644000
28662750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28693000: DRAM: system.mem_ctrl.dram: Address: 0x2b04c Rank 0 Bank 5 Row 1
28693000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b04c, rank/bank/row 0 5 1
28693000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28693000
28711750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28742000: DRAM: system.mem_ctrl.dram: Address: 0x76c48 Rank 1 Bank 3 Row 3
28763000: DRAM: system.mem_ctrl.dram: Address: 0x2b050 Rank 0 Bank 5 Row 1
28763000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b050, rank/bank/row 0 5 1
28763000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28763000
28781750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28812000: DRAM: system.mem_ctrl.dram: Address: 0x2b054 Rank 0 Bank 5 Row 1
28812000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b054, rank/bank/row 0 5 1
28812000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28812000
28830750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28861000: DRAM: system.mem_ctrl.dram: Address: 0x2b058 Rank 0 Bank 5 Row 1
28861000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b058, rank/bank/row 0 5 1
28861000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28861000
28879750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28910000: DRAM: system.mem_ctrl.dram: Address: 0x2b05c Rank 0 Bank 5 Row 1
28910000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b05c, rank/bank/row 0 5 1
28910000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28910000
28910000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 28917500, now got 1 active
28910000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 5
28928750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
28959000: DRAM: system.mem_ctrl.dram: Address: 0x77ccc Rank 1 Bank 3 Row 3
28959000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ccc, rank/bank/row 1 3 3
28959000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 28959000
28977750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
29008000: DRAM: system.mem_ctrl.dram: Address: 0x77cd4 Rank 1 Bank 3 Row 3
29008000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd4, rank/bank/row 1 3 3
29008000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29008000
29026750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
29057000: DRAM: system.mem_ctrl.dram: Address: 0xae7c Rank 0 Bank 5 Row 0
29057000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae7c, rank/bank/row 0 5 0
29057000: DRAM: system.mem_ctrl.dram: Activate at tick 29057000
29057000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 29057000, now got 2 active
29057000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29070750
29089500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29120000: DRAM: system.mem_ctrl.dram: Address: 0xae80 Rank 0 Bank 5 Row 0
29120000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae80, rank/bank/row 0 5 0
29120000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29120000
29138750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29169000: DRAM: system.mem_ctrl.dram: Address: 0xae5c Rank 0 Bank 5 Row 0
29169000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae5c, rank/bank/row 0 5 0
29169000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29169000
29187750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29218000: DRAM: system.mem_ctrl.dram: Address: 0xae60 Rank 0 Bank 5 Row 0
29218000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae60, rank/bank/row 0 5 0
29218000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29218000
29236750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29267000: DRAM: system.mem_ctrl.dram: Address: 0xae64 Rank 0 Bank 5 Row 0
29267000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae64, rank/bank/row 0 5 0
29267000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29267000
29285750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29316000: DRAM: system.mem_ctrl.dram: Address: 0xae8c Rank 0 Bank 5 Row 0
29316000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae8c, rank/bank/row 0 5 0
29316000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29316000
29334750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29385000: DRAM: system.mem_ctrl.dram: Address: 0xae90 Rank 0 Bank 5 Row 0
29385000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae90, rank/bank/row 0 5 0
29385000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29385000
29403750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29434000: DRAM: system.mem_ctrl.dram: Address: 0xae94 Rank 0 Bank 5 Row 0
29434000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae94, rank/bank/row 0 5 0
29434000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29434000
29452750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29483000: DRAM: system.mem_ctrl.dram: Address: 0x2b024 Rank 0 Bank 5 Row 1
29483000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b024, rank/bank/row 0 5 1
29483000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 29483000, now got 1 active
29483000: DRAM: system.mem_ctrl.dram: Activate at tick 29496750
29483000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 29496750, now got 2 active
29483000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29510500
29529250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29623000: DRAM: system.mem_ctrl.dram: Address: 0x2b028 Rank 0 Bank 5 Row 1
29623000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b028, rank/bank/row 0 5 1
29623000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29623000
29641750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29672000: DRAM: system.mem_ctrl.dram: Address: 0x2b02c Rank 0 Bank 5 Row 1
29672000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b02c, rank/bank/row 0 5 1
29672000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29672000
29690750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29721000: DRAM: system.mem_ctrl.dram: Address: 0x2b030 Rank 0 Bank 5 Row 1
29721000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b030, rank/bank/row 0 5 1
29721000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29721000
29739750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29770000: DRAM: system.mem_ctrl.dram: Address: 0x2b034 Rank 0 Bank 5 Row 1
29770000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b034, rank/bank/row 0 5 1
29770000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29770000
29788750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29819000: DRAM: system.mem_ctrl.dram: Address: 0x2b038 Rank 0 Bank 5 Row 1
29819000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b038, rank/bank/row 0 5 1
29819000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29819000
29837750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29868000: DRAM: system.mem_ctrl.dram: Address: 0x2b03c Rank 0 Bank 5 Row 1
29868000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b03c, rank/bank/row 0 5 1
29868000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29868000
29886750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29917000: DRAM: system.mem_ctrl.dram: Address: 0x2b040 Rank 0 Bank 5 Row 1
29917000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b040, rank/bank/row 0 5 1
29917000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29917000
29935750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
29966000: DRAM: system.mem_ctrl.dram: Address: 0x2b044 Rank 0 Bank 5 Row 1
29966000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b044, rank/bank/row 0 5 1
29966000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 29966000
29984750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30015000: DRAM: system.mem_ctrl.dram: Address: 0x2b098 Rank 0 Bank 5 Row 1
30015000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b098, rank/bank/row 0 5 1
30015000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30015000
30033750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30064000: DRAM: system.mem_ctrl.dram: Address: 0x2b048 Rank 0 Bank 5 Row 1
30064000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b048, rank/bank/row 0 5 1
30064000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30064000
30082750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30113000: DRAM: system.mem_ctrl.dram: Address: 0x2b04c Rank 0 Bank 5 Row 1
30113000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b04c, rank/bank/row 0 5 1
30113000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30113000
30131750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30183000: DRAM: system.mem_ctrl.dram: Address: 0x2b050 Rank 0 Bank 5 Row 1
30183000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b050, rank/bank/row 0 5 1
30183000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30183000
30201750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30232000: DRAM: system.mem_ctrl.dram: Address: 0x2b054 Rank 0 Bank 5 Row 1
30232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b054, rank/bank/row 0 5 1
30232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30232000
30250750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30281000: DRAM: system.mem_ctrl.dram: Address: 0x2b058 Rank 0 Bank 5 Row 1
30281000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b058, rank/bank/row 0 5 1
30281000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30281000
30299750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30330000: DRAM: system.mem_ctrl.dram: Address: 0x2b05c Rank 0 Bank 5 Row 1
30330000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b05c, rank/bank/row 0 5 1
30330000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30330000
30330000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 30337500, now got 1 active
30330000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 5
30348750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30379000: DRAM: system.mem_ctrl.dram: Address: 0x77ccc Rank 1 Bank 3 Row 3
30379000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ccc, rank/bank/row 1 3 3
30379000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30379000
30397750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30428000: DRAM: system.mem_ctrl.dram: Address: 0x77cd4 Rank 1 Bank 3 Row 3
30428000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd4, rank/bank/row 1 3 3
30428000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30428000
30446750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30477000: DRAM: system.mem_ctrl.dram: Address: 0xae98 Rank 0 Bank 5 Row 0
30477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae98, rank/bank/row 0 5 0
30477000: DRAM: system.mem_ctrl.dram: Activate at tick 30477000
30477000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 30477000, now got 2 active
30477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30490750
30509500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30540000: DRAM: system.mem_ctrl.dram: Address: 0xae9c Rank 0 Bank 5 Row 0
30540000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae9c, rank/bank/row 0 5 0
30540000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30540000
30558750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30589000: DRAM: system.mem_ctrl.dram: Address: 0xae68 Rank 0 Bank 5 Row 0
30589000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae68, rank/bank/row 0 5 0
30589000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30589000
30607750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30638000: DRAM: system.mem_ctrl.dram: Address: 0xae6c Rank 0 Bank 5 Row 0
30638000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae6c, rank/bank/row 0 5 0
30638000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30638000
30656750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30687000: DRAM: system.mem_ctrl.dram: Address: 0xae70 Rank 0 Bank 5 Row 0
30687000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae70, rank/bank/row 0 5 0
30687000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30687000
30705750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30736000: DRAM: system.mem_ctrl.dram: Address: 0x77cdc Rank 1 Bank 3 Row 3
30736000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cdc, rank/bank/row 1 3 3
30736000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30736000
30754750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30785000: DRAM: system.mem_ctrl.dram: Address: 0x77ce4 Rank 1 Bank 3 Row 3
30785000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce4, rank/bank/row 1 3 3
30785000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30785000
30803750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30834000: DRAM: system.mem_ctrl.dram: Address: 0x7f0 Rank 0 Bank 0 Row 0
30834000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7f0, rank/bank/row 0 0 0
30834000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30834000
30834000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 30841500, now got 1 active
30834000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
30852750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30883000: DRAM: system.mem_ctrl.dram: Address: 0x77cf4 Rank 1 Bank 3 Row 3
30883000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf4, rank/bank/row 1 3 3
30883000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30883000
30901750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
30932000: DRAM: system.mem_ctrl.dram: Address: 0x7f4 Rank 0 Bank 0 Row 0
30932000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7f4, rank/bank/row 0 0 0
30932000: DRAM: system.mem_ctrl.dram: Activate at tick 30932000
30932000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 30932000, now got 2 active
30932000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 30945750
30964500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
30995000: DRAM: system.mem_ctrl.dram: Address: 0x75db4 Rank 1 Bank 2 Row 3
31016000: DRAM: system.mem_ctrl.dram: Address: 0x7f8 Rank 0 Bank 0 Row 0
31016000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7f8, rank/bank/row 0 0 0
31016000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31016000
31034750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31065000: DRAM: system.mem_ctrl.dram: Address: 0x7fc Rank 0 Bank 0 Row 0
31065000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7fc, rank/bank/row 0 0 0
31065000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31065000
31083750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31114000: DRAM: system.mem_ctrl.dram: Address: 0x800 Rank 0 Bank 0 Row 0
31114000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x800, rank/bank/row 0 0 0
31114000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31114000
31132750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31145000: DRAM: 0: Refresh due
31145000: DRAM: 0: Precharging all
31145000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 31145000, now got 1 active
31145000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 31145000, now got 0 active
31145000: DRAM: 1: Refresh due
31145000: DRAM: 1: Precharging all
31145000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 31145000, now got 2 active
31145000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 31145000, now got 1 active
31145000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 31145000, now got 0 active
31184000: DRAM: system.mem_ctrl.dram: Address: 0x804 Rank 0 Bank 0 Row 0
31418750: DRAM: 0: Scheduling next request after refreshing rank 0
31418750: DRAM: system.mem_ctrl.dram: Timing access to addr 0x804, rank/bank/row 0 0 0
31418750: DRAM: system.mem_ctrl.dram: Activate at tick 31418750
31418750: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 31418750, now got 1 active
31418750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31432500
31418750: DRAM: 1: Scheduling next request after refreshing rank 1
31451250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31482000: DRAM: system.mem_ctrl.dram: Address: 0x77cf0 Rank 1 Bank 3 Row 3
31482000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf0, rank/bank/row 1 3 3
31482000: DRAM: system.mem_ctrl.dram: Activate at tick 31482000
31482000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 31482000, now got 1 active
31482000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31495750
31514500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31545000: DRAM: system.mem_ctrl.dram: Address: 0x808 Rank 0 Bank 0 Row 0
31545000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x808, rank/bank/row 0 0 0
31545000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31545000
31563750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31594000: DRAM: system.mem_ctrl.dram: Address: 0x75778 Rank 1 Bank 2 Row 3
31615000: DRAM: system.mem_ctrl.dram: Address: 0x80c Rank 0 Bank 0 Row 0
31615000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x80c, rank/bank/row 0 0 0
31615000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31615000
31633750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31664000: DRAM: system.mem_ctrl.dram: Address: 0x810 Rank 0 Bank 0 Row 0
31664000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x810, rank/bank/row 0 0 0
31664000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31664000
31682750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31713000: DRAM: system.mem_ctrl.dram: Address: 0x7578c Rank 1 Bank 2 Row 3
31734000: DRAM: system.mem_ctrl.dram: Address: 0x814 Rank 0 Bank 0 Row 0
31734000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x814, rank/bank/row 0 0 0
31734000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31734000
31752750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31783000: DRAM: system.mem_ctrl.dram: Address: 0x77cec Rank 1 Bank 3 Row 3
31783000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cec, rank/bank/row 1 3 3
31783000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31783000
31801750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
31832000: DRAM: system.mem_ctrl.dram: Address: 0x818 Rank 0 Bank 0 Row 0
31832000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x818, rank/bank/row 0 0 0
31832000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31832000
31850750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31881000: DRAM: system.mem_ctrl.dram: Address: 0x81c Rank 0 Bank 0 Row 0
31881000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x81c, rank/bank/row 0 0 0
31881000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31881000
31899750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31930000: DRAM: system.mem_ctrl.dram: Address: 0x934 Rank 0 Bank 0 Row 0
31930000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x934, rank/bank/row 0 0 0
31930000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31930000
31948750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
31979000: DRAM: system.mem_ctrl.dram: Address: 0x820 Rank 0 Bank 0 Row 0
31979000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x820, rank/bank/row 0 0 0
31979000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 31979000
31997750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32028000: DRAM: system.mem_ctrl.dram: Address: 0x824 Rank 0 Bank 0 Row 0
32028000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x824, rank/bank/row 0 0 0
32028000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32028000
32046750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32077000: DRAM: system.mem_ctrl.dram: Address: 0x828 Rank 0 Bank 0 Row 0
32077000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x828, rank/bank/row 0 0 0
32077000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32077000
32095750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32126000: DRAM: system.mem_ctrl.dram: Address: 0x82c Rank 0 Bank 0 Row 0
32126000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x82c, rank/bank/row 0 0 0
32126000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32126000
32144750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32175000: DRAM: system.mem_ctrl.dram: Address: 0x830 Rank 0 Bank 0 Row 0
32175000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x830, rank/bank/row 0 0 0
32175000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32175000
32193750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32224000: DRAM: system.mem_ctrl.dram: Address: 0x834 Rank 0 Bank 0 Row 0
32224000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x834, rank/bank/row 0 0 0
32224000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32224000
32242750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32294000: DRAM: system.mem_ctrl.dram: Address: 0x838 Rank 0 Bank 0 Row 0
32294000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x838, rank/bank/row 0 0 0
32294000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32294000
32312750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32343000: DRAM: system.mem_ctrl.dram: Address: 0xa230 Rank 0 Bank 5 Row 0
32343000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa230, rank/bank/row 0 5 0
32343000: DRAM: system.mem_ctrl.dram: Activate at tick 32343000
32343000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 32343000, now got 2 active
32343000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32356750
32375500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32469000: DRAM: system.mem_ctrl.dram: Address: 0xa234 Rank 0 Bank 5 Row 0
32469000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa234, rank/bank/row 0 5 0
32469000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32469000
32487750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32518000: DRAM: system.mem_ctrl.dram: Address: 0xa238 Rank 0 Bank 5 Row 0
32518000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa238, rank/bank/row 0 5 0
32518000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32518000
32536750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32567000: DRAM: system.mem_ctrl.dram: Address: 0xa23c Rank 0 Bank 5 Row 0
32567000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa23c, rank/bank/row 0 5 0
32567000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32567000
32585750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32616000: DRAM: system.mem_ctrl.dram: Address: 0xa240 Rank 0 Bank 5 Row 0
32616000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa240, rank/bank/row 0 5 0
32616000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32616000
32634750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32665000: DRAM: system.mem_ctrl.dram: Address: 0xa244 Rank 0 Bank 5 Row 0
32665000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa244, rank/bank/row 0 5 0
32665000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32665000
32683750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32714000: DRAM: system.mem_ctrl.dram: Address: 0xa248 Rank 0 Bank 5 Row 0
32714000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa248, rank/bank/row 0 5 0
32714000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32714000
32732750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32763000: DRAM: system.mem_ctrl.dram: Address: 0xa24c Rank 0 Bank 5 Row 0
32763000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa24c, rank/bank/row 0 5 0
32763000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32763000
32781750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32812000: DRAM: system.mem_ctrl.dram: Address: 0xa250 Rank 0 Bank 5 Row 0
32812000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa250, rank/bank/row 0 5 0
32812000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32812000
32830750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32945000: DRAM: system.mem_ctrl.dram: Address: 0xa254 Rank 0 Bank 5 Row 0
32945000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa254, rank/bank/row 0 5 0
32945000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32945000
32963750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
32994000: DRAM: system.mem_ctrl.dram: Address: 0xa268 Rank 0 Bank 5 Row 0
32994000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa268, rank/bank/row 0 5 0
32994000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 32994000
33012750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33043000: DRAM: system.mem_ctrl.dram: Address: 0xa26c Rank 0 Bank 5 Row 0
33043000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa26c, rank/bank/row 0 5 0
33043000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33043000
33061750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33092000: DRAM: system.mem_ctrl.dram: Address: 0xa270 Rank 0 Bank 5 Row 0
33092000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa270, rank/bank/row 0 5 0
33092000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33092000
33110750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33141000: DRAM: system.mem_ctrl.dram: Address: 0xa288 Rank 0 Bank 5 Row 0
33141000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa288, rank/bank/row 0 5 0
33141000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33141000
33159750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33190000: DRAM: system.mem_ctrl.dram: Address: 0x74fb4 Rank 1 Bank 2 Row 3
33190000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fb4, rank/bank/row 1 2 3
33190000: DRAM: system.mem_ctrl.dram: Activate at tick 33190000
33190000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 33190000, now got 2 active
33190000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33203750
33222500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33253000: DRAM: system.mem_ctrl.dram: Address: 0xa28c Rank 0 Bank 5 Row 0
33253000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa28c, rank/bank/row 0 5 0
33253000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33253000
33271750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33302000: DRAM: system.mem_ctrl.dram: Address: 0x74fb8 Rank 1 Bank 2 Row 3
33302000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fb8, rank/bank/row 1 2 3
33302000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33302000
33320750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33351000: DRAM: system.mem_ctrl.dram: Address: 0xa290 Rank 0 Bank 5 Row 0
33351000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa290, rank/bank/row 0 5 0
33351000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33351000
33351000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 33358500, now got 1 active
33351000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 5
33369750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33400000: DRAM: system.mem_ctrl.dram: Address: 0x74fbc Rank 1 Bank 2 Row 3
33400000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fbc, rank/bank/row 1 2 3
33400000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33400000
33418750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33449000: DRAM: system.mem_ctrl.dram: Address: 0xa294 Rank 0 Bank 5 Row 0
33449000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa294, rank/bank/row 0 5 0
33449000: DRAM: system.mem_ctrl.dram: Activate at tick 33449000
33449000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 33449000, now got 2 active
33449000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33462750
33481500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33512000: DRAM: system.mem_ctrl.dram: Address: 0x74fc0 Rank 1 Bank 2 Row 3
33512000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fc0, rank/bank/row 1 2 3
33512000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33512000
33530750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
33561000: DRAM: system.mem_ctrl.dram: Address: 0xa298 Rank 0 Bank 5 Row 0
33561000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa298, rank/bank/row 0 5 0
33561000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33561000
33579750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33610000: DRAM: system.mem_ctrl.dram: Address: 0xa2b0 Rank 0 Bank 5 Row 0
33610000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2b0, rank/bank/row 0 5 0
33610000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33610000
33628750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33659000: DRAM: system.mem_ctrl.dram: Address: 0xa2b0 Rank 0 Bank 5 Row 0
33659000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2b0, rank/bank/row 0 5 0
33659000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33659000
33677750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33708000: DRAM: system.mem_ctrl.dram: Address: 0x794a8 Rank 1 Bank 4 Row 3
33729000: DRAM: system.mem_ctrl.dram: Address: 0xa2b4 Rank 0 Bank 5 Row 0
33729000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2b4, rank/bank/row 0 5 0
33729000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33729000
33747750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33799000: DRAM: system.mem_ctrl.dram: Address: 0xa2b8 Rank 0 Bank 5 Row 0
33799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2b8, rank/bank/row 0 5 0
33799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33799000
33817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33869000: DRAM: system.mem_ctrl.dram: Address: 0xa2bc Rank 0 Bank 5 Row 0
33869000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2bc, rank/bank/row 0 5 0
33869000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33869000
33887750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33939000: DRAM: system.mem_ctrl.dram: Address: 0xa2c0 Rank 0 Bank 5 Row 0
33939000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2c0, rank/bank/row 0 5 0
33939000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33939000
33957750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
33988000: DRAM: system.mem_ctrl.dram: Address: 0x77ccc Rank 1 Bank 3 Row 3
33988000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ccc, rank/bank/row 1 3 3
33988000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 33988000
34006750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34037000: DRAM: system.mem_ctrl.dram: Address: 0x77cd4 Rank 1 Bank 3 Row 3
34037000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd4, rank/bank/row 1 3 3
34037000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34037000
34055750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34086000: DRAM: system.mem_ctrl.dram: Address: 0xa2c4 Rank 0 Bank 5 Row 0
34086000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2c4, rank/bank/row 0 5 0
34086000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34086000
34104750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34135000: DRAM: system.mem_ctrl.dram: Address: 0xa2c8 Rank 0 Bank 5 Row 0
34135000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2c8, rank/bank/row 0 5 0
34135000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34135000
34153750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34184000: DRAM: system.mem_ctrl.dram: Address: 0xa2cc Rank 0 Bank 5 Row 0
34184000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2cc, rank/bank/row 0 5 0
34184000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34184000
34202750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34233000: DRAM: system.mem_ctrl.dram: Address: 0xa2d0 Rank 0 Bank 5 Row 0
34233000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2d0, rank/bank/row 0 5 0
34233000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34233000
34251750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34282000: DRAM: system.mem_ctrl.dram: Address: 0xa2d4 Rank 0 Bank 5 Row 0
34282000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2d4, rank/bank/row 0 5 0
34282000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34282000
34300750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34331000: DRAM: system.mem_ctrl.dram: Address: 0xa2d8 Rank 0 Bank 5 Row 0
34331000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2d8, rank/bank/row 0 5 0
34331000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34331000
34349750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34380000: DRAM: system.mem_ctrl.dram: Address: 0xa2dc Rank 0 Bank 5 Row 0
34380000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2dc, rank/bank/row 0 5 0
34380000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34380000
34398750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34429000: DRAM: system.mem_ctrl.dram: Address: 0xa2e0 Rank 0 Bank 5 Row 0
34429000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2e0, rank/bank/row 0 5 0
34429000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34429000
34429000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 34436500, now got 1 active
34429000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 5
34447750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34478000: DRAM: system.mem_ctrl.dram: Address: 0x77cdc Rank 1 Bank 3 Row 3
34478000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cdc, rank/bank/row 1 3 3
34478000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34478000
34496750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34527000: DRAM: system.mem_ctrl.dram: Address: 0x77ce4 Rank 1 Bank 3 Row 3
34527000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce4, rank/bank/row 1 3 3
34527000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34527000
34545750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
34576000: DRAM: system.mem_ctrl.dram: Address: 0x83c Rank 0 Bank 0 Row 0
34576000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x83c, rank/bank/row 0 0 0
34576000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34576000
34576000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 34583500, now got 0 active
34576000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
34594750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34625000: DRAM: system.mem_ctrl.dram: Address: 0x840 Rank 0 Bank 0 Row 0
34625000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x840, rank/bank/row 0 0 0
34625000: DRAM: system.mem_ctrl.dram: Activate at tick 34625000
34625000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 34625000, now got 1 active
34625000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34638750
34657500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34688000: DRAM: system.mem_ctrl.dram: Address: 0x844 Rank 0 Bank 0 Row 0
34688000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x844, rank/bank/row 0 0 0
34688000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34688000
34706750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34758000: DRAM: system.mem_ctrl.dram: Address: 0x848 Rank 0 Bank 0 Row 0
34758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x848, rank/bank/row 0 0 0
34758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34758000
34776750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34807000: DRAM: system.mem_ctrl.dram: Address: 0x84c Rank 0 Bank 0 Row 0
34807000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x84c, rank/bank/row 0 0 0
34807000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34807000
34825750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34856000: DRAM: system.mem_ctrl.dram: Address: 0x850 Rank 0 Bank 0 Row 0
34856000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x850, rank/bank/row 0 0 0
34856000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34856000
34874750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34905000: DRAM: system.mem_ctrl.dram: Address: 0x85c Rank 0 Bank 0 Row 0
34905000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x85c, rank/bank/row 0 0 0
34905000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34905000
34923750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
34954000: DRAM: system.mem_ctrl.dram: Address: 0x77cf4 Rank 1 Bank 3 Row 3
34954000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf4, rank/bank/row 1 3 3
34954000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 34954000
34972750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35003000: DRAM: system.mem_ctrl.dram: Address: 0x860 Rank 0 Bank 0 Row 0
35003000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x860, rank/bank/row 0 0 0
35003000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35003000
35021750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35052000: DRAM: system.mem_ctrl.dram: Address: 0x77cf0 Rank 1 Bank 3 Row 3
35052000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf0, rank/bank/row 1 3 3
35052000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35052000
35070750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35101000: DRAM: system.mem_ctrl.dram: Address: 0x864 Rank 0 Bank 0 Row 0
35101000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x864, rank/bank/row 0 0 0
35101000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35101000
35119750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35150000: DRAM: system.mem_ctrl.dram: Address: 0x75d14 Rank 1 Bank 2 Row 3
35150000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75d14, rank/bank/row 1 2 3
35150000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35150000
35168750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
35199000: DRAM: system.mem_ctrl.dram: Address: 0x868 Rank 0 Bank 0 Row 0
35199000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x868, rank/bank/row 0 0 0
35199000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35199000
35217750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35269000: DRAM: system.mem_ctrl.dram: Address: 0x86c Rank 0 Bank 0 Row 0
35269000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x86c, rank/bank/row 0 0 0
35269000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35269000
35287750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35318000: DRAM: system.mem_ctrl.dram: Address: 0x93c Rank 0 Bank 0 Row 0
35318000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x93c, rank/bank/row 0 0 0
35318000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35318000
35336750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35367000: DRAM: system.mem_ctrl.dram: Address: 0x870 Rank 0 Bank 0 Row 0
35367000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x870, rank/bank/row 0 0 0
35367000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35367000
35385750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35416000: DRAM: system.mem_ctrl.dram: Address: 0x940 Rank 0 Bank 0 Row 0
35416000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x940, rank/bank/row 0 0 0
35416000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35416000
35434750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35465000: DRAM: system.mem_ctrl.dram: Address: 0x874 Rank 0 Bank 0 Row 0
35465000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x874, rank/bank/row 0 0 0
35465000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35465000
35483750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35535000: DRAM: system.mem_ctrl.dram: Address: 0x878 Rank 0 Bank 0 Row 0
35535000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x878, rank/bank/row 0 0 0
35535000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35535000
35553750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35584000: DRAM: system.mem_ctrl.dram: Address: 0x87c Rank 0 Bank 0 Row 0
35584000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x87c, rank/bank/row 0 0 0
35584000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35584000
35584000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 35591500, now got 0 active
35584000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
35602750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35633000: DRAM: system.mem_ctrl.dram: Address: 0x76e64 Rank 1 Bank 3 Row 3
35654000: DRAM: system.mem_ctrl.dram: Address: 0x880 Rank 0 Bank 0 Row 0
35654000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x880, rank/bank/row 0 0 0
35654000: DRAM: system.mem_ctrl.dram: Activate at tick 35654000
35654000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 35654000, now got 1 active
35654000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35667750
35686500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35717000: DRAM: system.mem_ctrl.dram: Address: 0x944 Rank 0 Bank 0 Row 0
35717000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x944, rank/bank/row 0 0 0
35717000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35717000
35735750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35766000: DRAM: system.mem_ctrl.dram: Address: 0x884 Rank 0 Bank 0 Row 0
35766000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x884, rank/bank/row 0 0 0
35766000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35766000
35784750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35815000: DRAM: system.mem_ctrl.dram: Address: 0x888 Rank 0 Bank 0 Row 0
35815000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x888, rank/bank/row 0 0 0
35815000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35815000
35833750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35864000: DRAM: system.mem_ctrl.dram: Address: 0x88c Rank 0 Bank 0 Row 0
35864000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x88c, rank/bank/row 0 0 0
35864000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35864000
35882750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
35913000: DRAM: system.mem_ctrl.dram: Address: 0x7598c Rank 1 Bank 2 Row 3
35934000: DRAM: system.mem_ctrl.dram: Address: 0x890 Rank 0 Bank 0 Row 0
35934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x890, rank/bank/row 0 0 0
35934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 35934000
35952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36004000: DRAM: system.mem_ctrl.dram: Address: 0x894 Rank 0 Bank 0 Row 0
36004000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x894, rank/bank/row 0 0 0
36004000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36004000
36022750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36053000: DRAM: system.mem_ctrl.dram: Address: 0x898 Rank 0 Bank 0 Row 0
36053000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x898, rank/bank/row 0 0 0
36053000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36053000
36071750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36123000: DRAM: system.mem_ctrl.dram: Address: 0x89c Rank 0 Bank 0 Row 0
36123000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89c, rank/bank/row 0 0 0
36123000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36123000
36141750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36172000: DRAM: system.mem_ctrl.dram: Address: 0x75d14 Rank 1 Bank 2 Row 3
36193000: DRAM: system.mem_ctrl.dram: Address: 0x8a0 Rank 0 Bank 0 Row 0
36193000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8a0, rank/bank/row 0 0 0
36193000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36193000
36211750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36263000: DRAM: system.mem_ctrl.dram: Address: 0x8a4 Rank 0 Bank 0 Row 0
36263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8a4, rank/bank/row 0 0 0
36263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36263000
36281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36333000: DRAM: system.mem_ctrl.dram: Address: 0x8a8 Rank 0 Bank 0 Row 0
36333000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8a8, rank/bank/row 0 0 0
36333000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36333000
36351750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36382000: DRAM: system.mem_ctrl.dram: Address: 0x8ac Rank 0 Bank 0 Row 0
36382000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8ac, rank/bank/row 0 0 0
36382000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36382000
36400750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36431000: DRAM: system.mem_ctrl.dram: Address: 0x8b0 Rank 0 Bank 0 Row 0
36431000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8b0, rank/bank/row 0 0 0
36431000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36431000
36449750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36480000: DRAM: system.mem_ctrl.dram: Address: 0x75978 Rank 1 Bank 2 Row 3
36501000: DRAM: system.mem_ctrl.dram: Address: 0x8b4 Rank 0 Bank 0 Row 0
36501000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8b4, rank/bank/row 0 0 0
36501000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36501000
36519750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36550000: DRAM: system.mem_ctrl.dram: Address: 0x908 Rank 0 Bank 0 Row 0
36550000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x908, rank/bank/row 0 0 0
36550000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36550000
36550000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 36557500, now got 0 active
36550000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
36568750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36599000: DRAM: system.mem_ctrl.dram: Address: 0x90c Rank 0 Bank 0 Row 0
36599000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x90c, rank/bank/row 0 0 0
36599000: DRAM: system.mem_ctrl.dram: Activate at tick 36599000
36599000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 36599000, now got 1 active
36599000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36612750
36631500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36662000: DRAM: system.mem_ctrl.dram: Address: 0x910 Rank 0 Bank 0 Row 0
36662000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x910, rank/bank/row 0 0 0
36662000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36662000
36680750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36711000: DRAM: system.mem_ctrl.dram: Address: 0x914 Rank 0 Bank 0 Row 0
36711000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x914, rank/bank/row 0 0 0
36711000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36711000
36729750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
36760000: DRAM: system.mem_ctrl.dram: Address: 0x5ae64 Rank 1 Bank 5 Row 2
36760000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae64, rank/bank/row 1 5 2
36760000: DRAM: system.mem_ctrl.dram: Activate at tick 36760000
36760000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 36760000, now got 3 active
36760000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36773750
36792500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36823000: DRAM: system.mem_ctrl.dram: Address: 0x5ae68 Rank 1 Bank 5 Row 2
36823000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae68, rank/bank/row 1 5 2
36823000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36823000
36841750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36872000: DRAM: system.mem_ctrl.dram: Address: 0x5ae6c Rank 1 Bank 5 Row 2
36872000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae6c, rank/bank/row 1 5 2
36872000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36872000
36890750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36921000: DRAM: system.mem_ctrl.dram: Address: 0x5ae70 Rank 1 Bank 5 Row 2
36921000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae70, rank/bank/row 1 5 2
36921000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36921000
36939750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
36970000: DRAM: system.mem_ctrl.dram: Address: 0x5ae74 Rank 1 Bank 5 Row 2
36970000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae74, rank/bank/row 1 5 2
36970000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 36970000
36988750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37019000: DRAM: system.mem_ctrl.dram: Address: 0x5ae78 Rank 1 Bank 5 Row 2
37019000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae78, rank/bank/row 1 5 2
37019000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37019000
37037750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37068000: DRAM: system.mem_ctrl.dram: Address: 0x5ae7c Rank 1 Bank 5 Row 2
37068000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae7c, rank/bank/row 1 5 2
37068000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37068000
37086750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37117000: DRAM: system.mem_ctrl.dram: Address: 0x5b034 Rank 1 Bank 5 Row 2
37117000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b034, rank/bank/row 1 5 2
37117000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37117000
37135750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37166000: DRAM: system.mem_ctrl.dram: Address: 0x5b038 Rank 1 Bank 5 Row 2
37166000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b038, rank/bank/row 1 5 2
37166000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37166000
37184750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37215000: DRAM: system.mem_ctrl.dram: Address: 0x5b03c Rank 1 Bank 5 Row 2
37215000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b03c, rank/bank/row 1 5 2
37215000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37215000
37233750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37264000: DRAM: system.mem_ctrl.dram: Address: 0x5b040 Rank 1 Bank 5 Row 2
37264000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b040, rank/bank/row 1 5 2
37264000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37264000
37282750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37313000: DRAM: system.mem_ctrl.dram: Address: 0x918 Rank 0 Bank 0 Row 0
37313000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x918, rank/bank/row 0 0 0
37313000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37313000
37331750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37362000: DRAM: system.mem_ctrl.dram: Address: 0x91c Rank 0 Bank 0 Row 0
37362000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x91c, rank/bank/row 0 0 0
37362000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37362000
37380750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37411000: DRAM: system.mem_ctrl.dram: Address: 0x8b8 Rank 0 Bank 0 Row 0
37411000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8b8, rank/bank/row 0 0 0
37411000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37411000
37429750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37460000: DRAM: system.mem_ctrl.dram: Address: 0x8bc Rank 0 Bank 0 Row 0
37460000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8bc, rank/bank/row 0 0 0
37460000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37460000
37478750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37509000: DRAM: system.mem_ctrl.dram: Address: 0x928 Rank 0 Bank 0 Row 0
37509000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x928, rank/bank/row 0 0 0
37509000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37509000
37527750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37558000: DRAM: system.mem_ctrl.dram: Address: 0x8c0 Rank 0 Bank 0 Row 0
37558000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c0, rank/bank/row 0 0 0
37558000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37558000
37576750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37607000: DRAM: system.mem_ctrl.dram: Address: 0x8c4 Rank 0 Bank 0 Row 0
37607000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c4, rank/bank/row 0 0 0
37607000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37607000
37625750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37656000: DRAM: system.mem_ctrl.dram: Address: 0x8c8 Rank 0 Bank 0 Row 0
37656000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c8, rank/bank/row 0 0 0
37656000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37656000
37674750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37705000: DRAM: system.mem_ctrl.dram: Address: 0x8cc Rank 0 Bank 0 Row 0
37705000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8cc, rank/bank/row 0 0 0
37705000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37705000
37723750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37754000: DRAM: system.mem_ctrl.dram: Address: 0x75078 Rank 1 Bank 2 Row 3
37754000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75078, rank/bank/row 1 2 3
37754000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37754000
37772750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
37803000: DRAM: system.mem_ctrl.dram: Address: 0x8d0 Rank 0 Bank 0 Row 0
37803000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8d0, rank/bank/row 0 0 0
37803000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37803000
37821750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37852000: DRAM: system.mem_ctrl.dram: Address: 0x948 Rank 0 Bank 0 Row 0
37852000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x948, rank/bank/row 0 0 0
37852000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37852000
37870750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37901000: DRAM: system.mem_ctrl.dram: Address: 0x8d4 Rank 0 Bank 0 Row 0
37901000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8d4, rank/bank/row 0 0 0
37901000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37901000
37919750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37950000: DRAM: system.mem_ctrl.dram: Address: 0x8d8 Rank 0 Bank 0 Row 0
37950000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8d8, rank/bank/row 0 0 0
37950000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 37950000
37950000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 37957500, now got 0 active
37950000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
37968750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
37999000: DRAM: system.mem_ctrl.dram: Address: 0x8dc Rank 0 Bank 0 Row 0
37999000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8dc, rank/bank/row 0 0 0
37999000: DRAM: system.mem_ctrl.dram: Activate at tick 37999000
37999000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 37999000, now got 1 active
37999000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38012750
38031500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38083000: DRAM: system.mem_ctrl.dram: Address: 0x8e0 Rank 0 Bank 0 Row 0
38083000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8e0, rank/bank/row 0 0 0
38083000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38083000
38101750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38132000: DRAM: system.mem_ctrl.dram: Address: 0x94c Rank 0 Bank 0 Row 0
38132000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x94c, rank/bank/row 0 0 0
38132000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38132000
38150750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38181000: DRAM: system.mem_ctrl.dram: Address: 0x8e4 Rank 0 Bank 0 Row 0
38181000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8e4, rank/bank/row 0 0 0
38181000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38181000
38199750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38230000: DRAM: system.mem_ctrl.dram: Address: 0x8e8 Rank 0 Bank 0 Row 0
38230000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8e8, rank/bank/row 0 0 0
38230000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38230000
38248750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38300000: DRAM: system.mem_ctrl.dram: Address: 0x8ec Rank 0 Bank 0 Row 0
38300000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8ec, rank/bank/row 0 0 0
38300000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38300000
38318750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38349000: DRAM: system.mem_ctrl.dram: Address: 0x928 Rank 0 Bank 0 Row 0
38349000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x928, rank/bank/row 0 0 0
38349000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38349000
38367750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38398000: DRAM: system.mem_ctrl.dram: Address: 0x8f0 Rank 0 Bank 0 Row 0
38398000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8f0, rank/bank/row 0 0 0
38398000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38398000
38416750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38447000: DRAM: system.mem_ctrl.dram: Address: 0x75078 Rank 1 Bank 2 Row 3
38468000: DRAM: system.mem_ctrl.dram: Address: 0x8f4 Rank 0 Bank 0 Row 0
38468000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8f4, rank/bank/row 0 0 0
38468000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38468000
38486750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38517000: DRAM: system.mem_ctrl.dram: Address: 0x950 Rank 0 Bank 0 Row 0
38517000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x950, rank/bank/row 0 0 0
38517000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38517000
38535750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38566000: DRAM: system.mem_ctrl.dram: Address: 0x8f8 Rank 0 Bank 0 Row 0
38566000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8f8, rank/bank/row 0 0 0
38566000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38566000
38584750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38615000: DRAM: system.mem_ctrl.dram: Address: 0x8fc Rank 0 Bank 0 Row 0
38615000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8fc, rank/bank/row 0 0 0
38615000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38615000
38633750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38685000: DRAM: system.mem_ctrl.dram: Address: 0x900 Rank 0 Bank 0 Row 0
38685000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x900, rank/bank/row 0 0 0
38685000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38685000
38703750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38734000: DRAM: system.mem_ctrl.dram: Address: 0x904 Rank 0 Bank 0 Row 0
38734000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x904, rank/bank/row 0 0 0
38734000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38734000
38752750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
38784000: DRAM: system.mem_ctrl.dram: Address: 0x77d00 Rank 1 Bank 3 Row 3
38784000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d00, rank/bank/row 1 3 3
38784000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38784000
38802750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38833000: DRAM: system.mem_ctrl.dram: Address: 0x77d04 Rank 1 Bank 3 Row 3
38833000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d04, rank/bank/row 1 3 3
38833000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38833000
38851750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38882000: DRAM: system.mem_ctrl.dram: Address: 0x77d0c Rank 1 Bank 3 Row 3
38882000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d0c, rank/bank/row 1 3 3
38882000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38882000
38900750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38931000: DRAM: system.mem_ctrl.dram: Address: 0x77d14 Rank 1 Bank 3 Row 3
38931000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d14, rank/bank/row 1 3 3
38931000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 38931000
38931250: DRAM: 1: Refresh due
38931250: DRAM: 1: Precharging all
38931250: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 38938500, now got 2 active
38931250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 38938500, now got 1 active
38931250: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 38938500, now got 0 active
38931250: DRAM: 0: Refresh due
38931250: DRAM: 0: Precharging all
38931250: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 38931250, now got 0 active
38949750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
38980000: DRAM: system.mem_ctrl.dram: Address: 0x77d1c Rank 1 Bank 3 Row 3
39205000: DRAM: 0: Scheduling next request after refreshing rank 0
39212250: DRAM: 1: Scheduling next request after refreshing rank 1
39212250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d1c, rank/bank/row 1 3 3
39212250: DRAM: system.mem_ctrl.dram: Activate at tick 39212250
39212250: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 39212250, now got 1 active
39212250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39226000
39244750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39275000: DRAM: system.mem_ctrl.dram: Address: 0x32c Rank 0 Bank 0 Row 0
39275000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x32c, rank/bank/row 0 0 0
39275000: DRAM: system.mem_ctrl.dram: Activate at tick 39275000
39275000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 39275000, now got 1 active
39275000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39288750
39307500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39338000: DRAM: system.mem_ctrl.dram: Address: 0x524 Rank 0 Bank 0 Row 0
39338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x524, rank/bank/row 0 0 0
39338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39338000
39356750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39387000: DRAM: system.mem_ctrl.dram: Address: 0x330 Rank 0 Bank 0 Row 0
39387000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x330, rank/bank/row 0 0 0
39387000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39387000
39405750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39436000: DRAM: system.mem_ctrl.dram: Address: 0x334 Rank 0 Bank 0 Row 0
39436000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x334, rank/bank/row 0 0 0
39436000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39436000
39454750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39485000: DRAM: system.mem_ctrl.dram: Address: 0xab60 Rank 0 Bank 5 Row 0
39485000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab60, rank/bank/row 0 5 0
39485000: DRAM: system.mem_ctrl.dram: Activate at tick 39485000
39485000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 39485000, now got 2 active
39485000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39498750
39517500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39548000: DRAM: system.mem_ctrl.dram: Address: 0xab40 Rank 0 Bank 5 Row 0
39548000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab40, rank/bank/row 0 5 0
39548000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39548000
39566750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39597000: DRAM: system.mem_ctrl.dram: Address: 0xab64 Rank 0 Bank 5 Row 0
39597000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab64, rank/bank/row 0 5 0
39597000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39597000
39615750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39646000: DRAM: system.mem_ctrl.dram: Address: 0x76e88 Rank 1 Bank 3 Row 3
39646000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76e88, rank/bank/row 1 3 3
39646000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39646000
39664750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
39695000: DRAM: system.mem_ctrl.dram: Address: 0xab68 Rank 0 Bank 5 Row 0
39695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab68, rank/bank/row 0 5 0
39695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39695000
39713750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39744000: DRAM: system.mem_ctrl.dram: Address: 0xab6c Rank 0 Bank 5 Row 0
39744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab6c, rank/bank/row 0 5 0
39744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39744000
39762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39793000: DRAM: system.mem_ctrl.dram: Address: 0xab70 Rank 0 Bank 5 Row 0
39793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab70, rank/bank/row 0 5 0
39793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39793000
39811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39842000: DRAM: system.mem_ctrl.dram: Address: 0xab74 Rank 0 Bank 5 Row 0
39842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab74, rank/bank/row 0 5 0
39842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39842000
39860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39891000: DRAM: system.mem_ctrl.dram: Address: 0xab78 Rank 0 Bank 5 Row 0
39891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab78, rank/bank/row 0 5 0
39891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39891000
39909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39940000: DRAM: system.mem_ctrl.dram: Address: 0xab7c Rank 0 Bank 5 Row 0
39940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab7c, rank/bank/row 0 5 0
39940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39940000
39958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
39989000: DRAM: system.mem_ctrl.dram: Address: 0xab80 Rank 0 Bank 5 Row 0
39989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab80, rank/bank/row 0 5 0
39989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 39989000
40007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40038000: DRAM: system.mem_ctrl.dram: Address: 0xab84 Rank 0 Bank 5 Row 0
40038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab84, rank/bank/row 0 5 0
40038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40038000
40056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40087000: DRAM: system.mem_ctrl.dram: Address: 0x338 Rank 0 Bank 0 Row 0
40087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x338, rank/bank/row 0 0 0
40087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40087000
40105750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40136000: DRAM: system.mem_ctrl.dram: Address: 0x33c Rank 0 Bank 0 Row 0
40136000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x33c, rank/bank/row 0 0 0
40136000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40136000
40154750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40185000: DRAM: system.mem_ctrl.dram: Address: 0x340 Rank 0 Bank 0 Row 0
40185000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x340, rank/bank/row 0 0 0
40185000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40185000
40203750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40234000: DRAM: system.mem_ctrl.dram: Address: 0x344 Rank 0 Bank 0 Row 0
40234000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x344, rank/bank/row 0 0 0
40234000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40234000
40252750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40283000: DRAM: system.mem_ctrl.dram: Address: 0x348 Rank 0 Bank 0 Row 0
40283000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x348, rank/bank/row 0 0 0
40283000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40283000
40301750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40332000: DRAM: system.mem_ctrl.dram: Address: 0xac80 Rank 0 Bank 5 Row 0
40332000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac80, rank/bank/row 0 5 0
40332000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40332000
40350750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40381000: DRAM: system.mem_ctrl.dram: Address: 0xac60 Rank 0 Bank 5 Row 0
40381000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac60, rank/bank/row 0 5 0
40381000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40381000
40399750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40430000: DRAM: system.mem_ctrl.dram: Address: 0xac84 Rank 0 Bank 5 Row 0
40430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac84, rank/bank/row 0 5 0
40430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40430000
40448750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40479000: DRAM: system.mem_ctrl.dram: Address: 0x76e88 Rank 1 Bank 3 Row 3
40479000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76e88, rank/bank/row 1 3 3
40479000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40479000
40497750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
40528000: DRAM: system.mem_ctrl.dram: Address: 0xac88 Rank 0 Bank 5 Row 0
40528000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac88, rank/bank/row 0 5 0
40528000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40528000
40546750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40577000: DRAM: system.mem_ctrl.dram: Address: 0xac8c Rank 0 Bank 5 Row 0
40577000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac8c, rank/bank/row 0 5 0
40577000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40577000
40577000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 40584500, now got 1 active
40577000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 5
40595750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40626000: DRAM: system.mem_ctrl.dram: Address: 0xac90 Rank 0 Bank 5 Row 0
40626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac90, rank/bank/row 0 5 0
40626000: DRAM: system.mem_ctrl.dram: Activate at tick 40626000
40626000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 40626000, now got 2 active
40626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40639750
40658500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40689000: DRAM: system.mem_ctrl.dram: Address: 0xac94 Rank 0 Bank 5 Row 0
40689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac94, rank/bank/row 0 5 0
40689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40689000
40707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40738000: DRAM: system.mem_ctrl.dram: Address: 0xac98 Rank 0 Bank 5 Row 0
40738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac98, rank/bank/row 0 5 0
40738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40738000
40756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40787000: DRAM: system.mem_ctrl.dram: Address: 0xac9c Rank 0 Bank 5 Row 0
40787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac9c, rank/bank/row 0 5 0
40787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40787000
40805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40836000: DRAM: system.mem_ctrl.dram: Address: 0xaca0 Rank 0 Bank 5 Row 0
40836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaca0, rank/bank/row 0 5 0
40836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40836000
40854750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40885000: DRAM: system.mem_ctrl.dram: Address: 0xaca4 Rank 0 Bank 5 Row 0
40885000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaca4, rank/bank/row 0 5 0
40885000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40885000
40903750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40934000: DRAM: system.mem_ctrl.dram: Address: 0x34c Rank 0 Bank 0 Row 0
40934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x34c, rank/bank/row 0 0 0
40934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40934000
40952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
40983000: DRAM: system.mem_ctrl.dram: Address: 0x350 Rank 0 Bank 0 Row 0
40983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x350, rank/bank/row 0 0 0
40983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 40983000
41001750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41032000: DRAM: system.mem_ctrl.dram: Address: 0x354 Rank 0 Bank 0 Row 0
41032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x354, rank/bank/row 0 0 0
41032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41032000
41050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41081000: DRAM: system.mem_ctrl.dram: Address: 0xabf0 Rank 0 Bank 5 Row 0
41081000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xabf0, rank/bank/row 0 5 0
41081000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41081000
41099750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41130000: DRAM: system.mem_ctrl.dram: Address: 0xabd0 Rank 0 Bank 5 Row 0
41130000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xabd0, rank/bank/row 0 5 0
41130000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41130000
41148750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41179000: DRAM: system.mem_ctrl.dram: Address: 0xabf4 Rank 0 Bank 5 Row 0
41179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xabf4, rank/bank/row 0 5 0
41179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41179000
41197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41228000: DRAM: system.mem_ctrl.dram: Address: 0x76e88 Rank 1 Bank 3 Row 3
41228000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76e88, rank/bank/row 1 3 3
41228000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41228000
41246750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41277000: DRAM: system.mem_ctrl.dram: Address: 0xabf8 Rank 0 Bank 5 Row 0
41277000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xabf8, rank/bank/row 0 5 0
41277000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41277000
41295750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41326000: DRAM: system.mem_ctrl.dram: Address: 0xabfc Rank 0 Bank 5 Row 0
41326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xabfc, rank/bank/row 0 5 0
41326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41326000
41344750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41375000: DRAM: system.mem_ctrl.dram: Address: 0xac00 Rank 0 Bank 5 Row 0
41375000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac00, rank/bank/row 0 5 0
41375000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41375000
41393750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41424000: DRAM: system.mem_ctrl.dram: Address: 0xac04 Rank 0 Bank 5 Row 0
41424000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac04, rank/bank/row 0 5 0
41424000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41424000
41442750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41473000: DRAM: system.mem_ctrl.dram: Address: 0xac08 Rank 0 Bank 5 Row 0
41473000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac08, rank/bank/row 0 5 0
41473000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41473000
41491750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41522000: DRAM: system.mem_ctrl.dram: Address: 0xac0c Rank 0 Bank 5 Row 0
41522000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac0c, rank/bank/row 0 5 0
41522000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41522000
41540750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41571000: DRAM: system.mem_ctrl.dram: Address: 0xac10 Rank 0 Bank 5 Row 0
41571000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac10, rank/bank/row 0 5 0
41571000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41571000
41571000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 41578500, now got 1 active
41571000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 5
41589750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41620000: DRAM: system.mem_ctrl.dram: Address: 0xac14 Rank 0 Bank 5 Row 0
41620000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xac14, rank/bank/row 0 5 0
41620000: DRAM: system.mem_ctrl.dram: Activate at tick 41620000
41620000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 41620000, now got 2 active
41620000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41633750
41652500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41683000: DRAM: system.mem_ctrl.dram: Address: 0x358 Rank 0 Bank 0 Row 0
41683000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x358, rank/bank/row 0 0 0
41683000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41683000
41701750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41732000: DRAM: system.mem_ctrl.dram: Address: 0x35c Rank 0 Bank 0 Row 0
41732000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x35c, rank/bank/row 0 0 0
41732000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41732000
41750750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41781000: DRAM: system.mem_ctrl.dram: Address: 0x77e4c Rank 1 Bank 3 Row 3
41781000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e4c, rank/bank/row 1 3 3
41781000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41781000
41799750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
41830000: DRAM: system.mem_ctrl.dram: Address: 0x360 Rank 0 Bank 0 Row 0
41830000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x360, rank/bank/row 0 0 0
41830000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41830000
41848750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41879000: DRAM: system.mem_ctrl.dram: Address: 0x3b4 Rank 0 Bank 0 Row 0
41879000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3b4, rank/bank/row 0 0 0
41879000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41879000
41879000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 41886500, now got 1 active
41879000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
41897750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41928000: DRAM: system.mem_ctrl.dram: Address: 0x530 Rank 0 Bank 0 Row 0
41928000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x530, rank/bank/row 0 0 0
41928000: DRAM: system.mem_ctrl.dram: Activate at tick 41928000
41928000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 41928000, now got 2 active
41928000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41941750
41960500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
41991000: DRAM: system.mem_ctrl.dram: Address: 0x3b8 Rank 0 Bank 0 Row 0
41991000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3b8, rank/bank/row 0 0 0
41991000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 41991000
42009750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42040000: DRAM: system.mem_ctrl.dram: Address: 0x3bc Rank 0 Bank 0 Row 0
42040000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3bc, rank/bank/row 0 0 0
42040000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42040000
42058750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42110000: DRAM: system.mem_ctrl.dram: Address: 0x3c0 Rank 0 Bank 0 Row 0
42110000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3c0, rank/bank/row 0 0 0
42110000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42110000
42128750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42159000: DRAM: system.mem_ctrl.dram: Address: 0x3d4 Rank 0 Bank 0 Row 0
42159000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3d4, rank/bank/row 0 0 0
42159000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42159000
42177750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42208000: DRAM: system.mem_ctrl.dram: Address: 0x518 Rank 0 Bank 0 Row 0
42208000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x518, rank/bank/row 0 0 0
42208000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42208000
42226750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42257000: DRAM: system.mem_ctrl.dram: Address: 0x3d8 Rank 0 Bank 0 Row 0
42257000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3d8, rank/bank/row 0 0 0
42257000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42257000
42275750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42306000: DRAM: system.mem_ctrl.dram: Address: 0x77d28 Rank 1 Bank 3 Row 3
42306000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d28, rank/bank/row 1 3 3
42306000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42306000
42324750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
42355000: DRAM: system.mem_ctrl.dram: Address: 0x3dc Rank 0 Bank 0 Row 0
42355000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3dc, rank/bank/row 0 0 0
42355000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42355000
42373750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42424000: DRAM: system.mem_ctrl.dram: Address: 0x3e0 Rank 0 Bank 0 Row 0
42424000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3e0, rank/bank/row 0 0 0
42424000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42424000
42442750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42493000: DRAM: system.mem_ctrl.dram: Address: 0x3e4 Rank 0 Bank 0 Row 0
42493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3e4, rank/bank/row 0 0 0
42493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42493000
42511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42542000: DRAM: system.mem_ctrl.dram: Address: 0xcf74 Rank 0 Bank 6 Row 0
42542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf74, rank/bank/row 0 6 0
42542000: DRAM: system.mem_ctrl.dram: Activate at tick 42542000
42542000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 42542000, now got 3 active
42542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42555750
42574500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42605000: DRAM: system.mem_ctrl.dram: Address: 0xcff8 Rank 0 Bank 6 Row 0
42605000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcff8, rank/bank/row 0 6 0
42605000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42605000
42623750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42654000: DRAM: system.mem_ctrl.dram: Address: 0xcf78 Rank 0 Bank 6 Row 0
42654000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf78, rank/bank/row 0 6 0
42654000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42654000
42672750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42787000: DRAM: system.mem_ctrl.dram: Address: 0xcf7c Rank 0 Bank 6 Row 0
42787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf7c, rank/bank/row 0 6 0
42787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42787000
42805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42836000: DRAM: system.mem_ctrl.dram: Address: 0xcf80 Rank 0 Bank 6 Row 0
42836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf80, rank/bank/row 0 6 0
42836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42836000
42854750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42885000: DRAM: system.mem_ctrl.dram: Address: 0xcf84 Rank 0 Bank 6 Row 0
42885000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf84, rank/bank/row 0 6 0
42885000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42885000
42903750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42934000: DRAM: system.mem_ctrl.dram: Address: 0xcf88 Rank 0 Bank 6 Row 0
42934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf88, rank/bank/row 0 6 0
42934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42934000
42952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
42983000: DRAM: system.mem_ctrl.dram: Address: 0xcf8c Rank 0 Bank 6 Row 0
42983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf8c, rank/bank/row 0 6 0
42983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 42983000
43001750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
43032000: DRAM: system.mem_ctrl.dram: Address: 0xcf90 Rank 0 Bank 6 Row 0
43032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf90, rank/bank/row 0 6 0
43032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43032000
43050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
43081000: DRAM: system.mem_ctrl.dram: Address: 0xcffc Rank 0 Bank 6 Row 0
43081000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcffc, rank/bank/row 0 6 0
43081000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43081000
43099750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
43130000: DRAM: system.mem_ctrl.dram: Address: 0xcf94 Rank 0 Bank 6 Row 0
43130000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf94, rank/bank/row 0 6 0
43130000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43130000
43148750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
43179000: DRAM: system.mem_ctrl.dram: Address: 0xcf98 Rank 0 Bank 6 Row 0
43179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf98, rank/bank/row 0 6 0
43179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43179000
43197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
43228000: DRAM: system.mem_ctrl.dram: Address: 0x76b80 Rank 1 Bank 3 Row 3
43228000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76b80, rank/bank/row 1 3 3
43228000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43228000
43246750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43277000: DRAM: system.mem_ctrl.dram: Address: 0xcf9c Rank 0 Bank 6 Row 0
43277000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcf9c, rank/bank/row 0 6 0
43277000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43277000
43295750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
43326000: DRAM: system.mem_ctrl.dram: Address: 0xd000 Rank 0 Bank 6 Row 0
43326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd000, rank/bank/row 0 6 0
43326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43326000
43344750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
43375000: DRAM: system.mem_ctrl.dram: Address: 0xcfa0 Rank 0 Bank 6 Row 0
43375000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfa0, rank/bank/row 0 6 0
43375000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43375000
43393750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
43445000: DRAM: system.mem_ctrl.dram: Address: 0xcfa4 Rank 0 Bank 6 Row 0
43445000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfa4, rank/bank/row 0 6 0
43445000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43445000
43445000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 43452500, now got 2 active
43445000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
43463750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
43494000: DRAM: system.mem_ctrl.dram: Address: 0x11744 Rank 1 Bank 0 Row 0
43494000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11744, rank/bank/row 1 0 0
43494000: DRAM: system.mem_ctrl.dram: Activate at tick 43494000
43494000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 43494000, now got 2 active
43494000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43507750
43526500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43557000: DRAM: system.mem_ctrl.dram: Address: 0x1178c Rank 1 Bank 0 Row 0
43557000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1178c, rank/bank/row 1 0 0
43557000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43557000
43575750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43606000: DRAM: system.mem_ctrl.dram: Address: 0x11748 Rank 1 Bank 0 Row 0
43606000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11748, rank/bank/row 1 0 0
43606000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43606000
43624750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43718000: DRAM: system.mem_ctrl.dram: Address: 0x1174c Rank 1 Bank 0 Row 0
43718000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1174c, rank/bank/row 1 0 0
43718000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43718000
43736750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43767000: DRAM: system.mem_ctrl.dram: Address: 0x11750 Rank 1 Bank 0 Row 0
43767000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11750, rank/bank/row 1 0 0
43767000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43767000
43785750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43816000: DRAM: system.mem_ctrl.dram: Address: 0x76ac8 Rank 1 Bank 3 Row 3
43816000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ac8, rank/bank/row 1 3 3
43816000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43816000
43834750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43865000: DRAM: system.mem_ctrl.dram: Address: 0x11754 Rank 1 Bank 0 Row 0
43865000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11754, rank/bank/row 1 0 0
43865000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43865000
43883750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43914000: DRAM: system.mem_ctrl.dram: Address: 0x11758 Rank 1 Bank 0 Row 0
43914000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11758, rank/bank/row 1 0 0
43914000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43914000
43932750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
43963000: DRAM: system.mem_ctrl.dram: Address: 0x1175c Rank 1 Bank 0 Row 0
43963000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1175c, rank/bank/row 1 0 0
43963000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 43963000
43981750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44012000: DRAM: system.mem_ctrl.dram: Address: 0x11760 Rank 1 Bank 0 Row 0
44012000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11760, rank/bank/row 1 0 0
44012000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44012000
44030750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44061000: DRAM: system.mem_ctrl.dram: Address: 0x11764 Rank 1 Bank 0 Row 0
44061000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11764, rank/bank/row 1 0 0
44061000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44061000
44079750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44110000: DRAM: system.mem_ctrl.dram: Address: 0x11768 Rank 1 Bank 0 Row 0
44110000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11768, rank/bank/row 1 0 0
44110000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44110000
44128750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44159000: DRAM: system.mem_ctrl.dram: Address: 0x1176c Rank 1 Bank 0 Row 0
44159000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1176c, rank/bank/row 1 0 0
44159000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44159000
44177750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44208000: DRAM: system.mem_ctrl.dram: Address: 0x11790 Rank 1 Bank 0 Row 0
44208000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11790, rank/bank/row 1 0 0
44208000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44208000
44226750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44257000: DRAM: system.mem_ctrl.dram: Address: 0x11770 Rank 1 Bank 0 Row 0
44257000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11770, rank/bank/row 1 0 0
44257000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44257000
44275750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44306000: DRAM: system.mem_ctrl.dram: Address: 0x11794 Rank 1 Bank 0 Row 0
44306000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11794, rank/bank/row 1 0 0
44306000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44306000
44324750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44355000: DRAM: system.mem_ctrl.dram: Address: 0x11774 Rank 1 Bank 0 Row 0
44355000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11774, rank/bank/row 1 0 0
44355000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44355000
44355000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 44362500, now got 1 active
44355000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 8
44373750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44404000: DRAM: system.mem_ctrl.dram: Address: 0x11778 Rank 1 Bank 0 Row 0
44404000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11778, rank/bank/row 1 0 0
44404000: DRAM: system.mem_ctrl.dram: Activate at tick 44404000
44404000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 44404000, now got 2 active
44404000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44417750
44436500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44467000: DRAM: system.mem_ctrl.dram: Address: 0x1177c Rank 1 Bank 0 Row 0
44467000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1177c, rank/bank/row 1 0 0
44467000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44467000
44485750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44516000: DRAM: system.mem_ctrl.dram: Address: 0x11780 Rank 1 Bank 0 Row 0
44516000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11780, rank/bank/row 1 0 0
44516000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44516000
44534750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44565000: DRAM: system.mem_ctrl.dram: Address: 0x11784 Rank 1 Bank 0 Row 0
44565000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11784, rank/bank/row 1 0 0
44565000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44565000
44583750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44614000: DRAM: system.mem_ctrl.dram: Address: 0x77d04 Rank 1 Bank 3 Row 3
44614000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d04, rank/bank/row 1 3 3
44614000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44614000
44632750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44663000: DRAM: system.mem_ctrl.dram: Address: 0x77d0c Rank 1 Bank 3 Row 3
44663000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d0c, rank/bank/row 1 3 3
44663000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44663000
44681750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44712000: DRAM: system.mem_ctrl.dram: Address: 0x11788 Rank 1 Bank 0 Row 0
44712000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11788, rank/bank/row 1 0 0
44712000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44712000
44730750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
44761000: DRAM: system.mem_ctrl.dram: Address: 0xcfa8 Rank 0 Bank 6 Row 0
44761000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfa8, rank/bank/row 0 6 0
44761000: DRAM: system.mem_ctrl.dram: Activate at tick 44761000
44761000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 44761000, now got 3 active
44761000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44774750
44793500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
44824000: DRAM: system.mem_ctrl.dram: Address: 0xd004 Rank 0 Bank 6 Row 0
44824000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd004, rank/bank/row 0 6 0
44824000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44824000
44842750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
44873000: DRAM: system.mem_ctrl.dram: Address: 0xcfac Rank 0 Bank 6 Row 0
44873000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfac, rank/bank/row 0 6 0
44873000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44873000
44891750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
44922000: DRAM: system.mem_ctrl.dram: Address: 0xd008 Rank 0 Bank 6 Row 0
44922000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd008, rank/bank/row 0 6 0
44922000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44922000
44940750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
44971000: DRAM: system.mem_ctrl.dram: Address: 0xcfb0 Rank 0 Bank 6 Row 0
44971000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfb0, rank/bank/row 0 6 0
44971000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 44971000
44989750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45041000: DRAM: system.mem_ctrl.dram: Address: 0xcfb4 Rank 0 Bank 6 Row 0
45041000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfb4, rank/bank/row 0 6 0
45041000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45041000
45059750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45090000: DRAM: system.mem_ctrl.dram: Address: 0xd00c Rank 0 Bank 6 Row 0
45090000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd00c, rank/bank/row 0 6 0
45090000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45090000
45108750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45139000: DRAM: system.mem_ctrl.dram: Address: 0xcfb8 Rank 0 Bank 6 Row 0
45139000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfb8, rank/bank/row 0 6 0
45139000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45139000
45157750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45209000: DRAM: system.mem_ctrl.dram: Address: 0xcfbc Rank 0 Bank 6 Row 0
45209000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfbc, rank/bank/row 0 6 0
45209000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45209000
45227750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45279000: DRAM: system.mem_ctrl.dram: Address: 0xcfc0 Rank 0 Bank 6 Row 0
45279000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfc0, rank/bank/row 0 6 0
45279000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45279000
45297750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45328000: DRAM: system.mem_ctrl.dram: Address: 0xcdf4 Rank 0 Bank 6 Row 0
45328000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcdf4, rank/bank/row 0 6 0
45328000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45328000
45346750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45377000: DRAM: system.mem_ctrl.dram: Address: 0xce54 Rank 0 Bank 6 Row 0
45377000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce54, rank/bank/row 0 6 0
45377000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45377000
45395750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45426000: DRAM: system.mem_ctrl.dram: Address: 0xcdf8 Rank 0 Bank 6 Row 0
45426000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcdf8, rank/bank/row 0 6 0
45426000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45426000
45444750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45538000: DRAM: system.mem_ctrl.dram: Address: 0xcdfc Rank 0 Bank 6 Row 0
45538000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcdfc, rank/bank/row 0 6 0
45538000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45538000
45556750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45587000: DRAM: system.mem_ctrl.dram: Address: 0xce00 Rank 0 Bank 6 Row 0
45587000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce00, rank/bank/row 0 6 0
45587000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45587000
45605750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45656000: DRAM: system.mem_ctrl.dram: Address: 0xce04 Rank 0 Bank 6 Row 0
45656000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce04, rank/bank/row 0 6 0
45656000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45656000
45656000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 45663500, now got 2 active
45656000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
45674750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45705000: DRAM: system.mem_ctrl.dram: Address: 0xce08 Rank 0 Bank 6 Row 0
45705000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce08, rank/bank/row 0 6 0
45705000: DRAM: system.mem_ctrl.dram: Activate at tick 45705000
45705000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 45705000, now got 3 active
45705000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45718750
45737500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45768000: DRAM: system.mem_ctrl.dram: Address: 0xce0c Rank 0 Bank 6 Row 0
45768000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce0c, rank/bank/row 0 6 0
45768000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45768000
45786750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45817000: DRAM: system.mem_ctrl.dram: Address: 0xce10 Rank 0 Bank 6 Row 0
45817000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xce10, rank/bank/row 0 6 0
45817000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45817000
45835750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
45866000: DRAM: system.mem_ctrl.dram: Address: 0x77d04 Rank 1 Bank 3 Row 3
45866000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d04, rank/bank/row 1 3 3
45866000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45866000
45884750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45915000: DRAM: system.mem_ctrl.dram: Address: 0x77d0c Rank 1 Bank 3 Row 3
45915000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d0c, rank/bank/row 1 3 3
45915000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45915000
45933750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
45964000: DRAM: system.mem_ctrl.dram: Address: 0xcfc4 Rank 0 Bank 6 Row 0
45964000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfc4, rank/bank/row 0 6 0
45964000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 45964000
45982750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
46013000: DRAM: system.mem_ctrl.dram: Address: 0xc6c8 Rank 0 Bank 6 Row 0
46013000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6c8, rank/bank/row 0 6 0
46013000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46013000
46031750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
46209000: DRAM: system.mem_ctrl.dram: Address: 0xc6cc Rank 0 Bank 6 Row 0
46209000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6cc, rank/bank/row 0 6 0
46209000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46209000
46227750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
46258000: DRAM: system.mem_ctrl.dram: Address: 0xc990 Rank 0 Bank 6 Row 0
46258000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc990, rank/bank/row 0 6 0
46258000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46258000
46276750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
46307000: DRAM: system.mem_ctrl.dram: Address: 0xc6d0 Rank 0 Bank 6 Row 0
46307000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6d0, rank/bank/row 0 6 0
46307000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46307000
46325750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
46356000: DRAM: system.mem_ctrl.dram: Address: 0xc6d4 Rank 0 Bank 6 Row 0
46356000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6d4, rank/bank/row 0 6 0
46356000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46356000
46374750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
46405000: DRAM: system.mem_ctrl.dram: Address: 0x76efc Rank 1 Bank 3 Row 3
46405000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76efc, rank/bank/row 1 3 3
46405000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46405000
46423750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46454000: DRAM: system.mem_ctrl.dram: Address: 0xc6d8 Rank 0 Bank 6 Row 0
46454000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6d8, rank/bank/row 0 6 0
46454000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46454000
46472750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
46503000: DRAM: system.mem_ctrl.dram: Address: 0xc6dc Rank 0 Bank 6 Row 0
46503000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6dc, rank/bank/row 0 6 0
46503000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46503000
46521750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
46552000: DRAM: system.mem_ctrl.dram: Address: 0xc6e0 Rank 0 Bank 6 Row 0
46552000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6e0, rank/bank/row 0 6 0
46552000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46552000
46570750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
46601000: DRAM: system.mem_ctrl.dram: Address: 0xc994 Rank 0 Bank 6 Row 0
46601000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc994, rank/bank/row 0 6 0
46601000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46601000
46619750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
46650000: DRAM: system.mem_ctrl.dram: Address: 0xc6e4 Rank 0 Bank 6 Row 0
46650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6e4, rank/bank/row 0 6 0
46650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46650000
46668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
46699000: DRAM: system.mem_ctrl.dram: Address: 0x12218 Rank 1 Bank 1 Row 0
46699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12218, rank/bank/row 1 1 0
46699000: DRAM: system.mem_ctrl.dram: Activate at tick 46699000
46699000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 46699000, now got 3 active
46699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 46712750
46717500: DRAM: 1: Refresh due
46717500: DRAM: 1: Precharging all
46717500: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 46734000, now got 2 active
46717500: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 46734000, now got 1 active
46717500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 46734000, now got 0 active
46717500: DRAM: 0: Refresh due
46717500: DRAM: 0: Precharging all
46717500: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 46717500, now got 2 active
46717500: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 46717500, now got 1 active
46717500: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 46717500, now got 0 active
46731500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
46888000: DRAM: system.mem_ctrl.dram: Address: 0x1221c Rank 1 Bank 1 Row 0
46991250: DRAM: 0: Scheduling next request after refreshing rank 0
47007750: DRAM: 1: Scheduling next request after refreshing rank 1
47007750: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1221c, rank/bank/row 1 1 0
47007750: DRAM: system.mem_ctrl.dram: Activate at tick 47007750
47007750: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 47007750, now got 1 active
47007750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47021500
47040250: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47071000: DRAM: system.mem_ctrl.dram: Address: 0x12220 Rank 1 Bank 1 Row 0
47071000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12220, rank/bank/row 1 1 0
47071000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47071000
47089750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47120000: DRAM: system.mem_ctrl.dram: Address: 0x9970 Rank 0 Bank 4 Row 0
47120000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9970, rank/bank/row 0 4 0
47120000: DRAM: system.mem_ctrl.dram: Activate at tick 47120000
47120000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 47120000, now got 1 active
47120000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47133750
47152500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47183000: DRAM: system.mem_ctrl.dram: Address: 0x9974 Rank 0 Bank 4 Row 0
47183000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9974, rank/bank/row 0 4 0
47183000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47183000
47201750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47232000: DRAM: system.mem_ctrl.dram: Address: 0x5e788 Rank 1 Bank 7 Row 2
47232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e788, rank/bank/row 1 7 2
47232000: DRAM: system.mem_ctrl.dram: Activate at tick 47232000
47232000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 47232000, now got 2 active
47232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47245750
47264500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47295000: DRAM: system.mem_ctrl.dram: Address: 0x9978 Rank 0 Bank 4 Row 0
47295000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9978, rank/bank/row 0 4 0
47295000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47295000
47313750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47344000: DRAM: system.mem_ctrl.dram: Address: 0x997c Rank 0 Bank 4 Row 0
47344000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x997c, rank/bank/row 0 4 0
47344000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47344000
47362750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47393000: DRAM: system.mem_ctrl.dram: Address: 0x9980 Rank 0 Bank 4 Row 0
47393000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9980, rank/bank/row 0 4 0
47393000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47393000
47411750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47442000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
47442000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
47442000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47442000
47460750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47491000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
47491000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
47491000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47491000
47509750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47540000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
47540000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
47540000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47540000
47558750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47589000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
47589000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
47589000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47589000
47607750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47638000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
47638000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
47638000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47638000
47656750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47687000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
47687000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
47687000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47687000
47705750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47736000: DRAM: system.mem_ctrl.dram: Address: 0x5e78c Rank 1 Bank 7 Row 2
47736000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e78c, rank/bank/row 1 7 2
47736000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47736000
47754750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
47785000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
47785000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
47785000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47785000
47803750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47834000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
47834000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
47834000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47834000
47852750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47883000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
47883000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
47883000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47883000
47901750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47932000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
47932000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
47932000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47932000
47950750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
47981000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
47981000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
47981000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 47981000
47981000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 47988500, now got 0 active
47981000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
47999750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
48030000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
48030000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
48030000: DRAM: system.mem_ctrl.dram: Activate at tick 48030000
48030000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 48030000, now got 1 active
48030000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48043750
48062500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
48093000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
48093000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
48093000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48093000
48111750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
48142000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
48142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
48142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48142000
48160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
48191000: DRAM: system.mem_ctrl.dram: Address: 0x99b4 Rank 0 Bank 4 Row 0
48191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b4, rank/bank/row 0 4 0
48191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48191000
48209750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
48240000: DRAM: system.mem_ctrl.dram: Address: 0x99b8 Rank 0 Bank 4 Row 0
48240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b8, rank/bank/row 0 4 0
48240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48240000
48258750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
48289000: DRAM: system.mem_ctrl.dram: Address: 0x99bc Rank 0 Bank 4 Row 0
48289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99bc, rank/bank/row 0 4 0
48289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48289000
48307750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
48338000: DRAM: system.mem_ctrl.dram: Address: 0x99c0 Rank 0 Bank 4 Row 0
48338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c0, rank/bank/row 0 4 0
48338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48338000
48356750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
48387000: DRAM: system.mem_ctrl.dram: Address: 0x99c4 Rank 0 Bank 4 Row 0
48387000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c4, rank/bank/row 0 4 0
48387000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48387000
48405750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
48436000: DRAM: system.mem_ctrl.dram: Address: 0x99c8 Rank 0 Bank 4 Row 0
48436000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c8, rank/bank/row 0 4 0
48436000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48436000
48454750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
48485000: DRAM: system.mem_ctrl.dram: Address: 0x99cc Rank 0 Bank 4 Row 0
48485000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99cc, rank/bank/row 0 4 0
48485000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48485000
48503750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
48534000: DRAM: system.mem_ctrl.dram: Address: 0x12224 Rank 1 Bank 1 Row 0
48534000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12224, rank/bank/row 1 1 0
48534000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48534000
48552750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48583000: DRAM: system.mem_ctrl.dram: Address: 0x1232c Rank 1 Bank 1 Row 0
48583000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1232c, rank/bank/row 1 1 0
48583000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48583000
48601750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48632000: DRAM: system.mem_ctrl.dram: Address: 0x12228 Rank 1 Bank 1 Row 0
48632000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12228, rank/bank/row 1 1 0
48632000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48632000
48650750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48701000: DRAM: system.mem_ctrl.dram: Address: 0x1222c Rank 1 Bank 1 Row 0
48701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1222c, rank/bank/row 1 1 0
48701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48701000
48719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48750000: DRAM: system.mem_ctrl.dram: Address: 0x12230 Rank 1 Bank 1 Row 0
48750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12230, rank/bank/row 1 1 0
48750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48750000
48768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48799000: DRAM: system.mem_ctrl.dram: Address: 0x1223c Rank 1 Bank 1 Row 0
48799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1223c, rank/bank/row 1 1 0
48799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48799000
48817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48848000: DRAM: system.mem_ctrl.dram: Address: 0x5e788 Rank 1 Bank 7 Row 2
48848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e788, rank/bank/row 1 7 2
48848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48848000
48866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48897000: DRAM: system.mem_ctrl.dram: Address: 0x12240 Rank 1 Bank 1 Row 0
48897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12240, rank/bank/row 1 1 0
48897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48897000
48915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48946000: DRAM: system.mem_ctrl.dram: Address: 0x12244 Rank 1 Bank 1 Row 0
48946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12244, rank/bank/row 1 1 0
48946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48946000
48964750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
48995000: DRAM: system.mem_ctrl.dram: Address: 0x12248 Rank 1 Bank 1 Row 0
48995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12248, rank/bank/row 1 1 0
48995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 48995000
49013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49044000: DRAM: system.mem_ctrl.dram: Address: 0x5e789 Rank 1 Bank 7 Row 2
49044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e789, rank/bank/row 1 7 2
49044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49044000
49062750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49093000: DRAM: system.mem_ctrl.dram: Address: 0x1224c Rank 1 Bank 1 Row 0
49093000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1224c, rank/bank/row 1 1 0
49093000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49093000
49111750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49142000: DRAM: system.mem_ctrl.dram: Address: 0x12250 Rank 1 Bank 1 Row 0
49142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12250, rank/bank/row 1 1 0
49142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49142000
49160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49191000: DRAM: system.mem_ctrl.dram: Address: 0x122ac Rank 1 Bank 1 Row 0
49191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122ac, rank/bank/row 1 1 0
49191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49191000
49209750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49240000: DRAM: system.mem_ctrl.dram: Address: 0x77e7c Rank 1 Bank 3 Row 3
49240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e7c, rank/bank/row 1 3 3
49240000: DRAM: system.mem_ctrl.dram: Activate at tick 49240000
49240000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 49240000, now got 3 active
49240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49253750
49272500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49303000: DRAM: system.mem_ctrl.dram: Address: 0x122b0 Rank 1 Bank 1 Row 0
49303000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b0, rank/bank/row 1 1 0
49303000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49303000
49321750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49352000: DRAM: system.mem_ctrl.dram: Address: 0x122b4 Rank 1 Bank 1 Row 0
49352000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b4, rank/bank/row 1 1 0
49352000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49352000
49352000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 49359500, now got 2 active
49352000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 9
49370750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49401000: DRAM: system.mem_ctrl.dram: Address: 0x122b8 Rank 1 Bank 1 Row 0
49401000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b8, rank/bank/row 1 1 0
49401000: DRAM: system.mem_ctrl.dram: Activate at tick 49401000
49401000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 49401000, now got 3 active
49401000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49414750
49433500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49464000: DRAM: system.mem_ctrl.dram: Address: 0x122bc Rank 1 Bank 1 Row 0
49464000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122bc, rank/bank/row 1 1 0
49464000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49464000
49482750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49513000: DRAM: system.mem_ctrl.dram: Address: 0x122c0 Rank 1 Bank 1 Row 0
49513000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122c0, rank/bank/row 1 1 0
49513000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49513000
49531750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49562000: DRAM: system.mem_ctrl.dram: Address: 0x12234 Rank 1 Bank 1 Row 0
49562000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12234, rank/bank/row 1 1 0
49562000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49562000
49580750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49611000: DRAM: system.mem_ctrl.dram: Address: 0x12238 Rank 1 Bank 1 Row 0
49611000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12238, rank/bank/row 1 1 0
49611000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49611000
49629750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49660000: DRAM: system.mem_ctrl.dram: Address: 0x77cd0 Rank 1 Bank 3 Row 3
49660000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd0, rank/bank/row 1 3 3
49660000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49660000
49678750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49709000: DRAM: system.mem_ctrl.dram: Address: 0x77cd8 Rank 1 Bank 3 Row 3
49709000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd8, rank/bank/row 1 3 3
49709000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49709000
49727750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49758000: DRAM: system.mem_ctrl.dram: Address: 0x77ce0 Rank 1 Bank 3 Row 3
49758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce0, rank/bank/row 1 3 3
49758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49758000
49776750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
49807000: DRAM: system.mem_ctrl.dram: Address: 0xc6e8 Rank 0 Bank 6 Row 0
49807000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6e8, rank/bank/row 0 6 0
49807000: DRAM: system.mem_ctrl.dram: Activate at tick 49807000
49807000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 49807000, now got 2 active
49807000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49820750
49839500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
49870000: DRAM: system.mem_ctrl.dram: Address: 0xc998 Rank 0 Bank 6 Row 0
49870000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc998, rank/bank/row 0 6 0
49870000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49870000
49888750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
49919000: DRAM: system.mem_ctrl.dram: Address: 0xc6ec Rank 0 Bank 6 Row 0
49919000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6ec, rank/bank/row 0 6 0
49919000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49919000
49937750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
49968000: DRAM: system.mem_ctrl.dram: Address: 0xc6f0 Rank 0 Bank 6 Row 0
49968000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6f0, rank/bank/row 0 6 0
49968000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 49968000
49986750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50017000: DRAM: system.mem_ctrl.dram: Address: 0xc6f4 Rank 0 Bank 6 Row 0
50017000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6f4, rank/bank/row 0 6 0
50017000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50017000
50035750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50066000: DRAM: system.mem_ctrl.dram: Address: 0xc6f8 Rank 0 Bank 6 Row 0
50066000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6f8, rank/bank/row 0 6 0
50066000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50066000
50084750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50115000: DRAM: system.mem_ctrl.dram: Address: 0xc99c Rank 0 Bank 6 Row 0
50115000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc99c, rank/bank/row 0 6 0
50115000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50115000
50133750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50164000: DRAM: system.mem_ctrl.dram: Address: 0xc6fc Rank 0 Bank 6 Row 0
50164000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6fc, rank/bank/row 0 6 0
50164000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50164000
50182750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50213000: DRAM: system.mem_ctrl.dram: Address: 0x61fd0 Rank 0 Bank 0 Row 3
50213000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x61fd0, rank/bank/row 0 0 3
50213000: DRAM: system.mem_ctrl.dram: Activate at tick 50213000
50213000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 50213000, now got 3 active
50213000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50226750
50245500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50276000: DRAM: system.mem_ctrl.dram: Address: 0xc700 Rank 0 Bank 6 Row 0
50276000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc700, rank/bank/row 0 6 0
50276000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50276000
50294750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50325000: DRAM: system.mem_ctrl.dram: Address: 0xc9a0 Rank 0 Bank 6 Row 0
50325000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9a0, rank/bank/row 0 6 0
50325000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50325000
50343750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50374000: DRAM: system.mem_ctrl.dram: Address: 0xc704 Rank 0 Bank 6 Row 0
50374000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc704, rank/bank/row 0 6 0
50374000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50374000
50392750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50423000: DRAM: system.mem_ctrl.dram: Address: 0xc708 Rank 0 Bank 6 Row 0
50423000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc708, rank/bank/row 0 6 0
50423000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50423000
50441750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50472000: DRAM: system.mem_ctrl.dram: Address: 0xc70c Rank 0 Bank 6 Row 0
50472000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc70c, rank/bank/row 0 6 0
50472000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50472000
50490750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50542000: DRAM: system.mem_ctrl.dram: Address: 0xc710 Rank 0 Bank 6 Row 0
50542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc710, rank/bank/row 0 6 0
50542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50542000
50560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50591000: DRAM: system.mem_ctrl.dram: Address: 0x12218 Rank 1 Bank 1 Row 0
50591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12218, rank/bank/row 1 1 0
50591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50591000
50609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50766000: DRAM: system.mem_ctrl.dram: Address: 0x1221c Rank 1 Bank 1 Row 0
50766000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1221c, rank/bank/row 1 1 0
50766000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50766000
50784750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50815000: DRAM: system.mem_ctrl.dram: Address: 0x12220 Rank 1 Bank 1 Row 0
50815000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12220, rank/bank/row 1 1 0
50815000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50815000
50833750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
50864000: DRAM: system.mem_ctrl.dram: Address: 0x9970 Rank 0 Bank 4 Row 0
50864000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9970, rank/bank/row 0 4 0
50864000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50864000
50882750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50913000: DRAM: system.mem_ctrl.dram: Address: 0x9974 Rank 0 Bank 4 Row 0
50913000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9974, rank/bank/row 0 4 0
50913000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50913000
50931750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
50962000: DRAM: system.mem_ctrl.dram: Address: 0x5e790 Rank 1 Bank 7 Row 2
50962000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e790, rank/bank/row 1 7 2
50962000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 50962000
50980750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51011000: DRAM: system.mem_ctrl.dram: Address: 0x9978 Rank 0 Bank 4 Row 0
51011000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9978, rank/bank/row 0 4 0
51011000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51011000
51029750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51060000: DRAM: system.mem_ctrl.dram: Address: 0x997c Rank 0 Bank 4 Row 0
51060000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x997c, rank/bank/row 0 4 0
51060000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51060000
51078750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51109000: DRAM: system.mem_ctrl.dram: Address: 0x9980 Rank 0 Bank 4 Row 0
51109000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9980, rank/bank/row 0 4 0
51109000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51109000
51127750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51158000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
51158000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
51158000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51158000
51158000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 51165500, now got 2 active
51158000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
51176750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51207000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
51207000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
51207000: DRAM: system.mem_ctrl.dram: Activate at tick 51207000
51207000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 51207000, now got 3 active
51207000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51220750
51239500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51270000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
51270000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
51270000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51270000
51288750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51319000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
51319000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
51319000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51319000
51337750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51368000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
51368000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
51368000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51368000
51386750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51417000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
51417000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
51417000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51417000
51435750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51466000: DRAM: system.mem_ctrl.dram: Address: 0x5e794 Rank 1 Bank 7 Row 2
51466000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e794, rank/bank/row 1 7 2
51466000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51466000
51484750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51515000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
51515000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
51515000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51515000
51533750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51564000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
51564000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
51564000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51564000
51582750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51613000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
51613000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
51613000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51613000
51631750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51662000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
51662000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
51662000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51662000
51680750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51711000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
51711000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
51711000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51711000
51729750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51760000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
51760000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
51760000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51760000
51778750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51809000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
51809000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
51809000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51809000
51827750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51858000: DRAM: system.mem_ctrl.dram: Address: 0x5e798 Rank 1 Bank 7 Row 2
51858000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e798, rank/bank/row 1 7 2
51858000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51858000
51876750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
51907000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
51907000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
51907000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51907000
51925750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
51956000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
51956000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
51956000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 51956000
51974750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52005000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
52005000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
52005000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52005000
52023750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52054000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
52054000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
52054000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52054000
52054000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 52061500, now got 2 active
52054000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
52072750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52103000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
52103000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
52103000: DRAM: system.mem_ctrl.dram: Activate at tick 52103000
52103000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 52103000, now got 3 active
52103000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52116750
52135500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52166000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
52166000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
52166000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52166000
52184750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52215000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
52215000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
52215000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52215000
52233750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52264000: DRAM: system.mem_ctrl.dram: Address: 0x5e79c Rank 1 Bank 7 Row 2
52264000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e79c, rank/bank/row 1 7 2
52264000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52264000
52282750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
52313000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
52313000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
52313000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52313000
52331750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52362000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
52362000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
52362000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52362000
52380750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52411000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
52411000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
52411000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52411000
52429750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52460000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
52460000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
52460000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52460000
52478750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52509000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
52509000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
52509000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52509000
52527750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52558000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
52558000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
52558000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52558000
52576750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52607000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
52607000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
52607000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52607000
52625750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52656000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
52656000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
52656000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52656000
52674750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52705000: DRAM: system.mem_ctrl.dram: Address: 0x99b4 Rank 0 Bank 4 Row 0
52705000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b4, rank/bank/row 0 4 0
52705000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52705000
52723750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52754000: DRAM: system.mem_ctrl.dram: Address: 0x99b8 Rank 0 Bank 4 Row 0
52754000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b8, rank/bank/row 0 4 0
52754000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52754000
52772750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52803000: DRAM: system.mem_ctrl.dram: Address: 0x99bc Rank 0 Bank 4 Row 0
52803000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99bc, rank/bank/row 0 4 0
52803000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52803000
52821750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52852000: DRAM: system.mem_ctrl.dram: Address: 0x99c0 Rank 0 Bank 4 Row 0
52852000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c0, rank/bank/row 0 4 0
52852000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52852000
52870750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52901000: DRAM: system.mem_ctrl.dram: Address: 0x99c4 Rank 0 Bank 4 Row 0
52901000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c4, rank/bank/row 0 4 0
52901000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52901000
52901000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 52908500, now got 2 active
52901000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
52919750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
52950000: DRAM: system.mem_ctrl.dram: Address: 0x99c8 Rank 0 Bank 4 Row 0
52950000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c8, rank/bank/row 0 4 0
52950000: DRAM: system.mem_ctrl.dram: Activate at tick 52950000
52950000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 52950000, now got 3 active
52950000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 52963750
52982500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
53013000: DRAM: system.mem_ctrl.dram: Address: 0x99cc Rank 0 Bank 4 Row 0
53013000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99cc, rank/bank/row 0 4 0
53013000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53013000
53031750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
53062000: DRAM: system.mem_ctrl.dram: Address: 0x12224 Rank 1 Bank 1 Row 0
53062000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12224, rank/bank/row 1 1 0
53062000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53062000
53080750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53111000: DRAM: system.mem_ctrl.dram: Address: 0x1232c Rank 1 Bank 1 Row 0
53111000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1232c, rank/bank/row 1 1 0
53111000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53111000
53129750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53160000: DRAM: system.mem_ctrl.dram: Address: 0x12228 Rank 1 Bank 1 Row 0
53160000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12228, rank/bank/row 1 1 0
53160000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53160000
53178750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53229000: DRAM: system.mem_ctrl.dram: Address: 0x1222c Rank 1 Bank 1 Row 0
53229000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1222c, rank/bank/row 1 1 0
53229000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53229000
53247750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53278000: DRAM: system.mem_ctrl.dram: Address: 0x12230 Rank 1 Bank 1 Row 0
53278000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12230, rank/bank/row 1 1 0
53278000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53278000
53296750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53327000: DRAM: system.mem_ctrl.dram: Address: 0x1223c Rank 1 Bank 1 Row 0
53327000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1223c, rank/bank/row 1 1 0
53327000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53327000
53345750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53376000: DRAM: system.mem_ctrl.dram: Address: 0x5e790 Rank 1 Bank 7 Row 2
53376000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e790, rank/bank/row 1 7 2
53376000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53376000
53394750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53425000: DRAM: system.mem_ctrl.dram: Address: 0x12240 Rank 1 Bank 1 Row 0
53425000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12240, rank/bank/row 1 1 0
53425000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53425000
53443750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53474000: DRAM: system.mem_ctrl.dram: Address: 0x12244 Rank 1 Bank 1 Row 0
53474000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12244, rank/bank/row 1 1 0
53474000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53474000
53474000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 53481500, now got 2 active
53474000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 9
53492750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53523000: DRAM: system.mem_ctrl.dram: Address: 0x12248 Rank 1 Bank 1 Row 0
53523000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12248, rank/bank/row 1 1 0
53523000: DRAM: system.mem_ctrl.dram: Activate at tick 53523000
53523000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 53523000, now got 3 active
53523000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53536750
53555500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53586000: DRAM: system.mem_ctrl.dram: Address: 0x5e791 Rank 1 Bank 7 Row 2
53586000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e791, rank/bank/row 1 7 2
53586000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53586000
53604750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53635000: DRAM: system.mem_ctrl.dram: Address: 0x1224c Rank 1 Bank 1 Row 0
53635000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1224c, rank/bank/row 1 1 0
53635000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53635000
53653750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53684000: DRAM: system.mem_ctrl.dram: Address: 0x12250 Rank 1 Bank 1 Row 0
53684000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12250, rank/bank/row 1 1 0
53684000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53684000
53702750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53733000: DRAM: system.mem_ctrl.dram: Address: 0x122ac Rank 1 Bank 1 Row 0
53733000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122ac, rank/bank/row 1 1 0
53733000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53733000
53751750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53782000: DRAM: system.mem_ctrl.dram: Address: 0x77e7c Rank 1 Bank 3 Row 3
53782000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e7c, rank/bank/row 1 3 3
53782000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53782000
53800750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53831000: DRAM: system.mem_ctrl.dram: Address: 0x122b0 Rank 1 Bank 1 Row 0
53831000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b0, rank/bank/row 1 1 0
53831000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53831000
53849750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53880000: DRAM: system.mem_ctrl.dram: Address: 0x122b4 Rank 1 Bank 1 Row 0
53880000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b4, rank/bank/row 1 1 0
53880000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53880000
53898750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53929000: DRAM: system.mem_ctrl.dram: Address: 0x122b8 Rank 1 Bank 1 Row 0
53929000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b8, rank/bank/row 1 1 0
53929000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53929000
53947750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
53978000: DRAM: system.mem_ctrl.dram: Address: 0x122bc Rank 1 Bank 1 Row 0
53978000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122bc, rank/bank/row 1 1 0
53978000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 53978000
53996750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
54027000: DRAM: system.mem_ctrl.dram: Address: 0x122c0 Rank 1 Bank 1 Row 0
54027000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122c0, rank/bank/row 1 1 0
54027000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54027000
54045750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
54076000: DRAM: system.mem_ctrl.dram: Address: 0x12234 Rank 1 Bank 1 Row 0
54076000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12234, rank/bank/row 1 1 0
54076000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54076000
54094750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
54125000: DRAM: system.mem_ctrl.dram: Address: 0x12238 Rank 1 Bank 1 Row 0
54125000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12238, rank/bank/row 1 1 0
54125000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54125000
54143750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
54174000: DRAM: system.mem_ctrl.dram: Address: 0x77cd0 Rank 1 Bank 3 Row 3
54174000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd0, rank/bank/row 1 3 3
54174000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54174000
54192750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
54223000: DRAM: system.mem_ctrl.dram: Address: 0x77cd8 Rank 1 Bank 3 Row 3
54223000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd8, rank/bank/row 1 3 3
54223000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54223000
54241750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
54272000: DRAM: system.mem_ctrl.dram: Address: 0x77ce0 Rank 1 Bank 3 Row 3
54272000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce0, rank/bank/row 1 3 3
54272000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54272000
54290750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
54321000: DRAM: system.mem_ctrl.dram: Address: 0xc714 Rank 0 Bank 6 Row 0
54321000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc714, rank/bank/row 0 6 0
54321000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54321000
54339750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54370000: DRAM: system.mem_ctrl.dram: Address: 0x2e25c Rank 0 Bank 7 Row 1
54370000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e25c, rank/bank/row 0 7 1
54370000: DRAM: system.mem_ctrl.dram: Activate at tick 54370000
54370000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 54370000, now got 4 active
54370000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54383750
54402500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54433000: DRAM: system.mem_ctrl.dram: Address: 0x2e260 Rank 0 Bank 7 Row 1
54433000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e260, rank/bank/row 0 7 1
54433000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54433000
54451750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54482000: DRAM: system.mem_ctrl.dram: Address: 0x2e4f8 Rank 0 Bank 7 Row 1
54482000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e4f8, rank/bank/row 0 7 1
54482000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54482000
54500750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54503750: DRAM: 1: Refresh due
54503750: DRAM: 1: Precharging all
54503750: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 54503750, now got 2 active
54503750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 54503750, now got 1 active
54503750: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 54503750, now got 0 active
54503750: DRAM: 0: Refresh due
54503750: DRAM: 0: Precharging all
54503750: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 54503750, now got 3 active
54503750: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 54503750, now got 2 active
54503750: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 54503750, now got 1 active
54503750: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 54503750, now got 0 active
54531000: DRAM: system.mem_ctrl.dram: Address: 0x2e264 Rank 0 Bank 7 Row 1
54777500: DRAM: 1: Scheduling next request after refreshing rank 1
54777500: DRAM: 0: Scheduling next request after refreshing rank 0
54777500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e264, rank/bank/row 0 7 1
54777500: DRAM: system.mem_ctrl.dram: Activate at tick 54777500
54777500: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 54777500, now got 1 active
54777500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 54791250
54810000: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
54840000: DRAM: system.mem_ctrl.dram: Address: 0x77cbc Rank 1 Bank 3 Row 3
55071000: DRAM: system.mem_ctrl.dram: Address: 0x2e268 Rank 0 Bank 7 Row 1
55071000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e268, rank/bank/row 0 7 1
55071000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55071000
55089750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55120000: DRAM: system.mem_ctrl.dram: Address: 0x2e4fc Rank 0 Bank 7 Row 1
55120000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e4fc, rank/bank/row 0 7 1
55120000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55120000
55138750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55169000: DRAM: system.mem_ctrl.dram: Address: 0x2e26c Rank 0 Bank 7 Row 1
55169000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e26c, rank/bank/row 0 7 1
55169000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55169000
55187750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55218000: DRAM: system.mem_ctrl.dram: Address: 0x2e270 Rank 0 Bank 7 Row 1
55218000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e270, rank/bank/row 0 7 1
55218000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55218000
55236750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55267000: DRAM: system.mem_ctrl.dram: Address: 0x2e274 Rank 0 Bank 7 Row 1
55267000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e274, rank/bank/row 0 7 1
55267000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55267000
55285750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55316000: DRAM: system.mem_ctrl.dram: Address: 0x2e500 Rank 0 Bank 7 Row 1
55316000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e500, rank/bank/row 0 7 1
55316000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55316000
55334750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55365000: DRAM: system.mem_ctrl.dram: Address: 0x2e278 Rank 0 Bank 7 Row 1
55365000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e278, rank/bank/row 0 7 1
55365000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55365000
55383750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55414000: DRAM: system.mem_ctrl.dram: Address: 0x76e9c Rank 1 Bank 3 Row 3
55414000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76e9c, rank/bank/row 1 3 3
55414000: DRAM: system.mem_ctrl.dram: Activate at tick 55414000
55414000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 55414000, now got 1 active
55414000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55427750
55446500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
55477000: DRAM: system.mem_ctrl.dram: Address: 0x2e27c Rank 0 Bank 7 Row 1
55477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e27c, rank/bank/row 0 7 1
55477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55477000
55495750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55547000: DRAM: system.mem_ctrl.dram: Address: 0x2e280 Rank 0 Bank 7 Row 1
55547000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e280, rank/bank/row 0 7 1
55547000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55547000
55565750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55596000: DRAM: system.mem_ctrl.dram: Address: 0x2e504 Rank 0 Bank 7 Row 1
55596000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e504, rank/bank/row 0 7 1
55596000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55596000
55614750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55645000: DRAM: system.mem_ctrl.dram: Address: 0x2e284 Rank 0 Bank 7 Row 1
55645000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e284, rank/bank/row 0 7 1
55645000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55645000
55663750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55694000: DRAM: system.mem_ctrl.dram: Address: 0x76ebc Rank 1 Bank 3 Row 3
55694000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ebc, rank/bank/row 1 3 3
55694000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55694000
55712750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
55743000: DRAM: system.mem_ctrl.dram: Address: 0x2e288 Rank 0 Bank 7 Row 1
55743000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e288, rank/bank/row 0 7 1
55743000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55743000
55761750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55792000: DRAM: system.mem_ctrl.dram: Address: 0x2e28c Rank 0 Bank 7 Row 1
55792000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e28c, rank/bank/row 0 7 1
55792000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55792000
55810750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55841000: DRAM: system.mem_ctrl.dram: Address: 0xc69c Rank 0 Bank 6 Row 0
55841000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc69c, rank/bank/row 0 6 0
55841000: DRAM: system.mem_ctrl.dram: Activate at tick 55841000
55841000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 55841000, now got 2 active
55841000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55854750
55873500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55904000: DRAM: system.mem_ctrl.dram: Address: 0xc6c0 Rank 0 Bank 6 Row 0
55904000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6c0, rank/bank/row 0 6 0
55904000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55904000
55922750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
55953000: DRAM: system.mem_ctrl.dram: Address: 0xc6a0 Rank 0 Bank 6 Row 0
55953000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6a0, rank/bank/row 0 6 0
55953000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 55953000
55971750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56002000: DRAM: system.mem_ctrl.dram: Address: 0xc6c4 Rank 0 Bank 6 Row 0
56002000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6c4, rank/bank/row 0 6 0
56002000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56002000
56020750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56051000: DRAM: system.mem_ctrl.dram: Address: 0xc6a4 Rank 0 Bank 6 Row 0
56051000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6a4, rank/bank/row 0 6 0
56051000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56051000
56069750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56100000: DRAM: system.mem_ctrl.dram: Address: 0xc6a8 Rank 0 Bank 6 Row 0
56100000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6a8, rank/bank/row 0 6 0
56100000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56100000
56118750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56149000: DRAM: system.mem_ctrl.dram: Address: 0xc6ac Rank 0 Bank 6 Row 0
56149000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6ac, rank/bank/row 0 6 0
56149000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56149000
56167750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56219000: DRAM: system.mem_ctrl.dram: Address: 0xc6b0 Rank 0 Bank 6 Row 0
56219000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6b0, rank/bank/row 0 6 0
56219000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56219000
56237750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56289000: DRAM: system.mem_ctrl.dram: Address: 0xc6b4 Rank 0 Bank 6 Row 0
56289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6b4, rank/bank/row 0 6 0
56289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56289000
56307750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56338000: DRAM: system.mem_ctrl.dram: Address: 0xc6b8 Rank 0 Bank 6 Row 0
56338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6b8, rank/bank/row 0 6 0
56338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56338000
56356750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56408000: DRAM: system.mem_ctrl.dram: Address: 0xc6bc Rank 0 Bank 6 Row 0
56408000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc6bc, rank/bank/row 0 6 0
56408000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56408000
56426750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56457000: DRAM: system.mem_ctrl.dram: Address: 0x2e290 Rank 0 Bank 7 Row 1
56457000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e290, rank/bank/row 0 7 1
56457000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56457000
56475750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56506000: DRAM: system.mem_ctrl.dram: Address: 0x2e508 Rank 0 Bank 7 Row 1
56506000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e508, rank/bank/row 0 7 1
56506000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56506000
56506000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 56513500, now got 1 active
56506000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
56524750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56555000: DRAM: system.mem_ctrl.dram: Address: 0x2e294 Rank 0 Bank 7 Row 1
56555000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e294, rank/bank/row 0 7 1
56555000: DRAM: system.mem_ctrl.dram: Activate at tick 56555000
56555000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 56555000, now got 2 active
56555000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56568750
56587500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56618000: DRAM: system.mem_ctrl.dram: Address: 0x2e50c Rank 0 Bank 7 Row 1
56618000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e50c, rank/bank/row 0 7 1
56618000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56618000
56636750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56667000: DRAM: system.mem_ctrl.dram: Address: 0x2e298 Rank 0 Bank 7 Row 1
56667000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e298, rank/bank/row 0 7 1
56667000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56667000
56685750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56737000: DRAM: system.mem_ctrl.dram: Address: 0x2e29c Rank 0 Bank 7 Row 1
56737000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e29c, rank/bank/row 0 7 1
56737000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56737000
56755750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56786000: DRAM: system.mem_ctrl.dram: Address: 0x2e2a0 Rank 0 Bank 7 Row 1
56786000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2a0, rank/bank/row 0 7 1
56786000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56786000
56804750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56835000: DRAM: system.mem_ctrl.dram: Address: 0x88fc Rank 0 Bank 4 Row 0
56835000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x88fc, rank/bank/row 0 4 0
56835000: DRAM: system.mem_ctrl.dram: Activate at tick 56835000
56835000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 56835000, now got 3 active
56835000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56848750
56867500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56898000: DRAM: system.mem_ctrl.dram: Address: 0x8c44 Rank 0 Bank 4 Row 0
56898000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c44, rank/bank/row 0 4 0
56898000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56898000
56916750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
56947000: DRAM: system.mem_ctrl.dram: Address: 0x8900 Rank 0 Bank 4 Row 0
56947000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8900, rank/bank/row 0 4 0
56947000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 56947000
56965750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57143000: DRAM: system.mem_ctrl.dram: Address: 0x8904 Rank 0 Bank 4 Row 0
57143000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8904, rank/bank/row 0 4 0
57143000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57143000
57161750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57192000: DRAM: system.mem_ctrl.dram: Address: 0x8908 Rank 0 Bank 4 Row 0
57192000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8908, rank/bank/row 0 4 0
57192000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57192000
57210750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57241000: DRAM: system.mem_ctrl.dram: Address: 0x754a8 Rank 1 Bank 2 Row 3
57241000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x754a8, rank/bank/row 1 2 3
57241000: DRAM: system.mem_ctrl.dram: Activate at tick 57241000
57241000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 57241000, now got 2 active
57241000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57254750
57273500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
57304000: DRAM: system.mem_ctrl.dram: Address: 0x890c Rank 0 Bank 4 Row 0
57304000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x890c, rank/bank/row 0 4 0
57304000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57304000
57322750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57353000: DRAM: system.mem_ctrl.dram: Address: 0x8910 Rank 0 Bank 4 Row 0
57353000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8910, rank/bank/row 0 4 0
57353000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57353000
57371750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57402000: DRAM: system.mem_ctrl.dram: Address: 0x8914 Rank 0 Bank 4 Row 0
57402000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8914, rank/bank/row 0 4 0
57402000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57402000
57420750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57451000: DRAM: system.mem_ctrl.dram: Address: 0x8918 Rank 0 Bank 4 Row 0
57451000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8918, rank/bank/row 0 4 0
57451000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57451000
57469750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57500000: DRAM: system.mem_ctrl.dram: Address: 0x891c Rank 0 Bank 4 Row 0
57500000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x891c, rank/bank/row 0 4 0
57500000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57500000
57518750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57549000: DRAM: system.mem_ctrl.dram: Address: 0x8c50 Rank 0 Bank 4 Row 0
57549000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c50, rank/bank/row 0 4 0
57549000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57549000
57567750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57598000: DRAM: system.mem_ctrl.dram: Address: 0x8c74 Rank 0 Bank 4 Row 0
57598000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c74, rank/bank/row 0 4 0
57598000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57598000
57616750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57647000: DRAM: system.mem_ctrl.dram: Address: 0x8c54 Rank 0 Bank 4 Row 0
57647000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c54, rank/bank/row 0 4 0
57647000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57647000
57665750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57738000: DRAM: system.mem_ctrl.dram: Address: 0x8c58 Rank 0 Bank 4 Row 0
57738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c58, rank/bank/row 0 4 0
57738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57738000
57756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57787000: DRAM: system.mem_ctrl.dram: Address: 0x8c5c Rank 0 Bank 4 Row 0
57787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c5c, rank/bank/row 0 4 0
57787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57787000
57805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57836000: DRAM: system.mem_ctrl.dram: Address: 0x754a8 Rank 1 Bank 2 Row 3
57857000: DRAM: system.mem_ctrl.dram: Address: 0x8c60 Rank 0 Bank 4 Row 0
57857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c60, rank/bank/row 0 4 0
57857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57857000
57857000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 57864500, now got 2 active
57857000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
57875750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57906000: DRAM: system.mem_ctrl.dram: Address: 0x8c64 Rank 0 Bank 4 Row 0
57906000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c64, rank/bank/row 0 4 0
57906000: DRAM: system.mem_ctrl.dram: Activate at tick 57906000
57906000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 57906000, now got 3 active
57906000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57919750
57938500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
57969000: DRAM: system.mem_ctrl.dram: Address: 0x4460 Rank 0 Bank 2 Row 0
57969000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4460, rank/bank/row 0 2 0
57969000: DRAM: system.mem_ctrl.dram: Activate at tick 57969000
57969000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 57969000, now got 4 active
57969000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 57982750
58001500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58032000: DRAM: system.mem_ctrl.dram: Address: 0x77c68 Rank 1 Bank 3 Row 3
58158000: DRAM: system.mem_ctrl.dram: Address: 0x4464 Rank 0 Bank 2 Row 0
58158000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4464, rank/bank/row 0 2 0
58158000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58158000
58176750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58207000: DRAM: system.mem_ctrl.dram: Address: 0x482c Rank 0 Bank 2 Row 0
58207000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x482c, rank/bank/row 0 2 0
58207000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58207000
58225750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58256000: DRAM: system.mem_ctrl.dram: Address: 0x4468 Rank 0 Bank 2 Row 0
58256000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4468, rank/bank/row 0 2 0
58256000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58256000
58274750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58305000: DRAM: system.mem_ctrl.dram: Address: 0x754b4 Rank 1 Bank 2 Row 3
58305000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x754b4, rank/bank/row 1 2 3
58305000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58305000
58323750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
58354000: DRAM: system.mem_ctrl.dram: Address: 0x446c Rank 0 Bank 2 Row 0
58354000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x446c, rank/bank/row 0 2 0
58354000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58354000
58372750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58403000: DRAM: system.mem_ctrl.dram: Address: 0x4470 Rank 0 Bank 2 Row 0
58403000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4470, rank/bank/row 0 2 0
58403000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58403000
58421750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58452000: DRAM: system.mem_ctrl.dram: Address: 0x4474 Rank 0 Bank 2 Row 0
58452000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4474, rank/bank/row 0 2 0
58452000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58452000
58470750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58501000: DRAM: system.mem_ctrl.dram: Address: 0x4830 Rank 0 Bank 2 Row 0
58501000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4830, rank/bank/row 0 2 0
58501000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58501000
58519750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58550000: DRAM: system.mem_ctrl.dram: Address: 0x4478 Rank 0 Bank 2 Row 0
58550000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4478, rank/bank/row 0 2 0
58550000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58550000
58568750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58599000: DRAM: system.mem_ctrl.dram: Address: 0x447c Rank 0 Bank 2 Row 0
58599000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x447c, rank/bank/row 0 2 0
58599000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58599000
58617750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58648000: DRAM: system.mem_ctrl.dram: Address: 0x4480 Rank 0 Bank 2 Row 0
58648000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4480, rank/bank/row 0 2 0
58648000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58648000
58666750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58697000: DRAM: system.mem_ctrl.dram: Address: 0x76484 Rank 1 Bank 3 Row 3
58718000: DRAM: system.mem_ctrl.dram: Address: 0x4484 Rank 0 Bank 2 Row 0
58718000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4484, rank/bank/row 0 2 0
58718000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58718000
58736750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58788000: DRAM: system.mem_ctrl.dram: Address: 0x4488 Rank 0 Bank 2 Row 0
58788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4488, rank/bank/row 0 2 0
58788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58788000
58806750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58858000: DRAM: system.mem_ctrl.dram: Address: 0x448c Rank 0 Bank 2 Row 0
58858000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x448c, rank/bank/row 0 2 0
58858000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58858000
58876750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58928000: DRAM: system.mem_ctrl.dram: Address: 0x4490 Rank 0 Bank 2 Row 0
58928000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4490, rank/bank/row 0 2 0
58928000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58928000
58946750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
58977000: DRAM: system.mem_ctrl.dram: Address: 0x4494 Rank 0 Bank 2 Row 0
58977000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4494, rank/bank/row 0 2 0
58977000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 58977000
58977000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 58984500, now got 3 active
58977000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
58995750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59047000: DRAM: system.mem_ctrl.dram: Address: 0x4498 Rank 0 Bank 2 Row 0
59047000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4498, rank/bank/row 0 2 0
59047000: DRAM: system.mem_ctrl.dram: Activate at tick 59047000
59047000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 59047000, now got 4 active
59047000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59060750
59079500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59110000: DRAM: system.mem_ctrl.dram: Address: 0xaeac Rank 0 Bank 5 Row 0
59110000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaeac, rank/bank/row 0 5 0
59110000: DRAM: system.mem_ctrl.dram: Activate at tick 59110000
59110000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 59110000, now got 5 active
59110000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59123750
59142500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59173000: DRAM: system.mem_ctrl.dram: Address: 0xaec0 Rank 0 Bank 5 Row 0
59173000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaec0, rank/bank/row 0 5 0
59173000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59173000
59191750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59222000: DRAM: system.mem_ctrl.dram: Address: 0xaeb0 Rank 0 Bank 5 Row 0
59222000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaeb0, rank/bank/row 0 5 0
59222000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59222000
59240750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59271000: DRAM: system.mem_ctrl.dram: Address: 0x76efc Rank 1 Bank 3 Row 3
59271000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76efc, rank/bank/row 1 3 3
59271000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59271000
59289750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
59320000: DRAM: system.mem_ctrl.dram: Address: 0xaeb4 Rank 0 Bank 5 Row 0
59320000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaeb4, rank/bank/row 0 5 0
59320000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59320000
59338750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59369000: DRAM: system.mem_ctrl.dram: Address: 0xaeb8 Rank 0 Bank 5 Row 0
59369000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaeb8, rank/bank/row 0 5 0
59369000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59369000
59387750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59418000: DRAM: system.mem_ctrl.dram: Address: 0xaebc Rank 0 Bank 5 Row 0
59418000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaebc, rank/bank/row 0 5 0
59418000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59418000
59436750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59467000: DRAM: system.mem_ctrl.dram: Address: 0x449c Rank 0 Bank 2 Row 0
59467000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x449c, rank/bank/row 0 2 0
59467000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59467000
59485750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59516000: DRAM: system.mem_ctrl.dram: Address: 0x4834 Rank 0 Bank 2 Row 0
59516000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4834, rank/bank/row 0 2 0
59516000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59516000
59534750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59565000: DRAM: system.mem_ctrl.dram: Address: 0x44a0 Rank 0 Bank 2 Row 0
59565000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44a0, rank/bank/row 0 2 0
59565000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59565000
59583750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59614000: DRAM: system.mem_ctrl.dram: Address: 0x4838 Rank 0 Bank 2 Row 0
59614000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4838, rank/bank/row 0 2 0
59614000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59614000
59632750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59663000: DRAM: system.mem_ctrl.dram: Address: 0x44a4 Rank 0 Bank 2 Row 0
59663000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44a4, rank/bank/row 0 2 0
59663000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59663000
59681750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59712000: DRAM: system.mem_ctrl.dram: Address: 0x483c Rank 0 Bank 2 Row 0
59712000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x483c, rank/bank/row 0 2 0
59712000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59712000
59730750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59761000: DRAM: system.mem_ctrl.dram: Address: 0x44a8 Rank 0 Bank 2 Row 0
59761000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44a8, rank/bank/row 0 2 0
59761000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59761000
59779750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59831000: DRAM: system.mem_ctrl.dram: Address: 0x44ac Rank 0 Bank 2 Row 0
59831000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44ac, rank/bank/row 0 2 0
59831000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59831000
59849750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59880000: DRAM: system.mem_ctrl.dram: Address: 0x4840 Rank 0 Bank 2 Row 0
59880000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4840, rank/bank/row 0 2 0
59880000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59880000
59898750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59929000: DRAM: system.mem_ctrl.dram: Address: 0x44b0 Rank 0 Bank 2 Row 0
59929000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44b0, rank/bank/row 0 2 0
59929000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59929000
59947750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
59978000: DRAM: system.mem_ctrl.dram: Address: 0x4844 Rank 0 Bank 2 Row 0
59978000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4844, rank/bank/row 0 2 0
59978000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 59978000
59996750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60027000: DRAM: system.mem_ctrl.dram: Address: 0x44b4 Rank 0 Bank 2 Row 0
60027000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44b4, rank/bank/row 0 2 0
60027000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60027000
60045750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60076000: DRAM: system.mem_ctrl.dram: Address: 0x4848 Rank 0 Bank 2 Row 0
60076000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4848, rank/bank/row 0 2 0
60076000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60076000
60094750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60125000: DRAM: system.mem_ctrl.dram: Address: 0x44b8 Rank 0 Bank 2 Row 0
60125000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44b8, rank/bank/row 0 2 0
60125000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60125000
60143750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60174000: DRAM: system.mem_ctrl.dram: Address: 0x76038 Rank 1 Bank 3 Row 3
60195000: DRAM: system.mem_ctrl.dram: Address: 0x44bc Rank 0 Bank 2 Row 0
60195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44bc, rank/bank/row 0 2 0
60195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60195000
60195000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 60202500, now got 4 active
60195000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
60213750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60244000: DRAM: system.mem_ctrl.dram: Address: 0x76478 Rank 1 Bank 3 Row 3
60265000: DRAM: system.mem_ctrl.dram: Address: 0x44c0 Rank 0 Bank 2 Row 0
60265000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44c0, rank/bank/row 0 2 0
60265000: DRAM: system.mem_ctrl.dram: Activate at tick 60265000
60265000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 60265000, now got 5 active
60265000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60278750
60297500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60349000: DRAM: system.mem_ctrl.dram: Address: 0x44c4 Rank 0 Bank 2 Row 0
60349000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44c4, rank/bank/row 0 2 0
60349000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60349000
60367750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60398000: DRAM: system.mem_ctrl.dram: Address: 0x7500c Rank 1 Bank 2 Row 3
60398000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7500c, rank/bank/row 1 2 3
60398000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60398000
60416750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60447000: DRAM: system.mem_ctrl.dram: Address: 0x44c8 Rank 0 Bank 2 Row 0
60447000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44c8, rank/bank/row 0 2 0
60447000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60447000
60465750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60517000: DRAM: system.mem_ctrl.dram: Address: 0x44cc Rank 0 Bank 2 Row 0
60517000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44cc, rank/bank/row 0 2 0
60517000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60517000
60535750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60566000: DRAM: system.mem_ctrl.dram: Address: 0x484c Rank 0 Bank 2 Row 0
60566000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x484c, rank/bank/row 0 2 0
60566000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60566000
60584750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60615000: DRAM: system.mem_ctrl.dram: Address: 0x44d0 Rank 0 Bank 2 Row 0
60615000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44d0, rank/bank/row 0 2 0
60615000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60615000
60633750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60664000: DRAM: system.mem_ctrl.dram: Address: 0xa50 Rank 0 Bank 0 Row 0
60664000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa50, rank/bank/row 0 0 0
60664000: DRAM: system.mem_ctrl.dram: Activate at tick 60664000
60664000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 60664000, now got 6 active
60664000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60677750
60696500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60727000: DRAM: system.mem_ctrl.dram: Address: 0xa54 Rank 0 Bank 0 Row 0
60727000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa54, rank/bank/row 0 0 0
60727000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60727000
60745750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60776000: DRAM: system.mem_ctrl.dram: Address: 0x78fe0 Rank 1 Bank 4 Row 3
60776000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe0, rank/bank/row 1 4 3
60776000: DRAM: system.mem_ctrl.dram: Activate at tick 60776000
60776000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 60776000, now got 3 active
60776000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60789750
60808500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60839000: DRAM: system.mem_ctrl.dram: Address: 0x78fe4 Rank 1 Bank 4 Row 3
60839000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe4, rank/bank/row 1 4 3
60839000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60839000
60857750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
60888000: DRAM: system.mem_ctrl.dram: Address: 0x44d4 Rank 0 Bank 2 Row 0
60888000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44d4, rank/bank/row 0 2 0
60888000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60888000
60906750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
60937000: DRAM: system.mem_ctrl.dram: Address: 0x44d8 Rank 0 Bank 2 Row 0
60937000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44d8, rank/bank/row 0 2 0
60937000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 60937000
60955750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61007000: DRAM: system.mem_ctrl.dram: Address: 0x44dc Rank 0 Bank 2 Row 0
61007000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44dc, rank/bank/row 0 2 0
61007000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61007000
61025750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61077000: DRAM: system.mem_ctrl.dram: Address: 0x44e0 Rank 0 Bank 2 Row 0
61077000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44e0, rank/bank/row 0 2 0
61077000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61077000
61095750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61126000: DRAM: system.mem_ctrl.dram: Address: 0x75074 Rank 1 Bank 2 Row 3
61126000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75074, rank/bank/row 1 2 3
61126000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61126000
61144750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
61175000: DRAM: system.mem_ctrl.dram: Address: 0x44e4 Rank 0 Bank 2 Row 0
61175000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44e4, rank/bank/row 0 2 0
61175000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61175000
61193750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61224000: DRAM: system.mem_ctrl.dram: Address: 0x4850 Rank 0 Bank 2 Row 0
61224000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4850, rank/bank/row 0 2 0
61224000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61224000
61242750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61273000: DRAM: system.mem_ctrl.dram: Address: 0x44e8 Rank 0 Bank 2 Row 0
61273000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44e8, rank/bank/row 0 2 0
61273000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61273000
61291750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61322000: DRAM: system.mem_ctrl.dram: Address: 0x44ec Rank 0 Bank 2 Row 0
61322000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44ec, rank/bank/row 0 2 0
61322000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61322000
61340750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61371000: DRAM: system.mem_ctrl.dram: Address: 0x4838 Rank 0 Bank 2 Row 0
61371000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4838, rank/bank/row 0 2 0
61371000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61371000
61389750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61420000: DRAM: system.mem_ctrl.dram: Address: 0x44f0 Rank 0 Bank 2 Row 0
61420000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44f0, rank/bank/row 0 2 0
61420000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61420000
61420000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 61427500, now got 5 active
61420000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
61438750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61490000: DRAM: system.mem_ctrl.dram: Address: 0x44f4 Rank 0 Bank 2 Row 0
61490000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44f4, rank/bank/row 0 2 0
61490000: DRAM: system.mem_ctrl.dram: Activate at tick 61490000
61490000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 61490000, now got 6 active
61490000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61503750
61522500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61574000: DRAM: system.mem_ctrl.dram: Address: 0x44f8 Rank 0 Bank 2 Row 0
61574000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44f8, rank/bank/row 0 2 0
61574000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61574000
61592750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61623000: DRAM: system.mem_ctrl.dram: Address: 0x44fc Rank 0 Bank 2 Row 0
61623000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44fc, rank/bank/row 0 2 0
61623000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61623000
61641750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61693000: DRAM: system.mem_ctrl.dram: Address: 0x4500 Rank 0 Bank 2 Row 0
61693000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4500, rank/bank/row 0 2 0
61693000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61693000
61711750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61742000: DRAM: system.mem_ctrl.dram: Address: 0xbd80 Rank 0 Bank 5 Row 0
61742000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbd80, rank/bank/row 0 5 0
61742000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61742000
61760750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61875000: DRAM: system.mem_ctrl.dram: Address: 0xbd84 Rank 0 Bank 5 Row 0
61875000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbd84, rank/bank/row 0 5 0
61875000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61875000
61893750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61924000: DRAM: system.mem_ctrl.dram: Address: 0xbdd0 Rank 0 Bank 5 Row 0
61924000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbdd0, rank/bank/row 0 5 0
61924000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61924000
61942750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
61973000: DRAM: system.mem_ctrl.dram: Address: 0xbd88 Rank 0 Bank 5 Row 0
61973000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbd88, rank/bank/row 0 5 0
61973000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 61973000
61991750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62022000: DRAM: system.mem_ctrl.dram: Address: 0xbd8c Rank 0 Bank 5 Row 0
62022000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbd8c, rank/bank/row 0 5 0
62022000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62022000
62040750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62071000: DRAM: system.mem_ctrl.dram: Address: 0x76f78 Rank 1 Bank 3 Row 3
62071000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76f78, rank/bank/row 1 3 3
62071000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62071000
62089750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
62120000: DRAM: system.mem_ctrl.dram: Address: 0xbd90 Rank 0 Bank 5 Row 0
62120000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbd90, rank/bank/row 0 5 0
62120000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62120000
62138750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62169000: DRAM: system.mem_ctrl.dram: Address: 0xbd94 Rank 0 Bank 5 Row 0
62169000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbd94, rank/bank/row 0 5 0
62169000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62169000
62187750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62218000: DRAM: system.mem_ctrl.dram: Address: 0xbd98 Rank 0 Bank 5 Row 0
62218000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbd98, rank/bank/row 0 5 0
62218000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62218000
62236750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62288000: DRAM: system.mem_ctrl.dram: Address: 0xbd9c Rank 0 Bank 5 Row 0
62288000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbd9c, rank/bank/row 0 5 0
62288000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62288000
62290000: DRAM: 0: Refresh due
62290000: DRAM: 0: Precharging all
62290000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 62295500, now got 5 active
62290000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 62295500, now got 4 active
62290000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 62295500, now got 3 active
62290000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 62295500, now got 2 active
62290000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 62295500, now got 1 active
62290000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 62295500, now got 0 active
62290000: DRAM: 1: Refresh due
62290000: DRAM: 1: Precharging all
62290000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 62290000, now got 2 active
62290000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 62290000, now got 1 active
62290000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 62290000, now got 0 active
62306750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62337000: DRAM: system.mem_ctrl.dram: Address: 0xbdd0 Rank 0 Bank 5 Row 0
62563750: DRAM: 1: Scheduling next request after refreshing rank 1
62569250: DRAM: 0: Scheduling next request after refreshing rank 0
62569250: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbdd0, rank/bank/row 0 5 0
62569250: DRAM: system.mem_ctrl.dram: Activate at tick 62569250
62569250: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 62569250, now got 1 active
62569250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62583000
62601750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62632000: DRAM: system.mem_ctrl.dram: Address: 0xbda0 Rank 0 Bank 5 Row 0
62632000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbda0, rank/bank/row 0 5 0
62632000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62632000
62650750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62681000: DRAM: system.mem_ctrl.dram: Address: 0x76f78 Rank 1 Bank 3 Row 3
62681000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76f78, rank/bank/row 1 3 3
62681000: DRAM: system.mem_ctrl.dram: Activate at tick 62681000
62681000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 62681000, now got 1 active
62681000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62694750
62713500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
62744000: DRAM: system.mem_ctrl.dram: Address: 0xbda4 Rank 0 Bank 5 Row 0
62744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbda4, rank/bank/row 0 5 0
62744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62744000
62762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62793000: DRAM: system.mem_ctrl.dram: Address: 0xbda8 Rank 0 Bank 5 Row 0
62793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbda8, rank/bank/row 0 5 0
62793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62793000
62811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62842000: DRAM: system.mem_ctrl.dram: Address: 0xbdac Rank 0 Bank 5 Row 0
62842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbdac, rank/bank/row 0 5 0
62842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62842000
62860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62891000: DRAM: system.mem_ctrl.dram: Address: 0xbdb0 Rank 0 Bank 5 Row 0
62891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbdb0, rank/bank/row 0 5 0
62891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62891000
62909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62940000: DRAM: system.mem_ctrl.dram: Address: 0xbdb4 Rank 0 Bank 5 Row 0
62940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbdb4, rank/bank/row 0 5 0
62940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62940000
62958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
62989000: DRAM: system.mem_ctrl.dram: Address: 0xbdb8 Rank 0 Bank 5 Row 0
62989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbdb8, rank/bank/row 0 5 0
62989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 62989000
63007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63038000: DRAM: system.mem_ctrl.dram: Address: 0x78fc0 Rank 1 Bank 4 Row 3
63038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc0, rank/bank/row 1 4 3
63038000: DRAM: system.mem_ctrl.dram: Activate at tick 63038000
63038000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 63038000, now got 2 active
63038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63051750
63070500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
63101000: DRAM: system.mem_ctrl.dram: Address: 0x76f78 Rank 1 Bank 3 Row 3
63101000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76f78, rank/bank/row 1 3 3
63101000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63101000
63119750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
63150000: DRAM: system.mem_ctrl.dram: Address: 0x78fc4 Rank 1 Bank 4 Row 3
63150000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc4, rank/bank/row 1 4 3
63150000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63150000
63168750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
63199000: DRAM: system.mem_ctrl.dram: Address: 0x78fc8 Rank 1 Bank 4 Row 3
63199000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc8, rank/bank/row 1 4 3
63199000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63199000
63217750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
63248000: DRAM: system.mem_ctrl.dram: Address: 0x76f78 Rank 1 Bank 3 Row 3
63269000: DRAM: system.mem_ctrl.dram: Address: 0x78fcc Rank 1 Bank 4 Row 3
63269000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fcc, rank/bank/row 1 4 3
63269000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63269000
63287750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
63318000: DRAM: system.mem_ctrl.dram: Address: 0x78fd0 Rank 1 Bank 4 Row 3
63318000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd0, rank/bank/row 1 4 3
63318000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63318000
63336750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
63367000: DRAM: system.mem_ctrl.dram: Address: 0x78fd4 Rank 1 Bank 4 Row 3
63367000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd4, rank/bank/row 1 4 3
63367000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63367000
63385750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
63416000: DRAM: system.mem_ctrl.dram: Address: 0x78fd8 Rank 1 Bank 4 Row 3
63416000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd8, rank/bank/row 1 4 3
63416000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63416000
63434750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
63465000: DRAM: system.mem_ctrl.dram: Address: 0x78fdc Rank 1 Bank 4 Row 3
63465000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fdc, rank/bank/row 1 4 3
63465000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63465000
63483750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
63514000: DRAM: system.mem_ctrl.dram: Address: 0xbdbc Rank 0 Bank 5 Row 0
63514000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbdbc, rank/bank/row 0 5 0
63514000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63514000
63532750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63563000: DRAM: system.mem_ctrl.dram: Address: 0xbdc0 Rank 0 Bank 5 Row 0
63563000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbdc0, rank/bank/row 0 5 0
63563000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63563000
63581750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63612000: DRAM: system.mem_ctrl.dram: Address: 0xbdc4 Rank 0 Bank 5 Row 0
63612000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbdc4, rank/bank/row 0 5 0
63612000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63612000
63630750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63661000: DRAM: system.mem_ctrl.dram: Address: 0xbdc8 Rank 0 Bank 5 Row 0
63661000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbdc8, rank/bank/row 0 5 0
63661000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63661000
63679750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63710000: DRAM: system.mem_ctrl.dram: Address: 0xbdcc Rank 0 Bank 5 Row 0
63710000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xbdcc, rank/bank/row 0 5 0
63710000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63710000
63728750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63759000: DRAM: system.mem_ctrl.dram: Address: 0x77c58 Rank 1 Bank 3 Row 3
63759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c58, rank/bank/row 1 3 3
63759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63759000
63777750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
63808000: DRAM: system.mem_ctrl.dram: Address: 0x77c60 Rank 1 Bank 3 Row 3
63808000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c60, rank/bank/row 1 3 3
63808000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63808000
63826750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
63857000: DRAM: system.mem_ctrl.dram: Address: 0x4504 Rank 0 Bank 2 Row 0
63857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4504, rank/bank/row 0 2 0
63857000: DRAM: system.mem_ctrl.dram: Activate at tick 63857000
63857000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 63857000, now got 2 active
63857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63870750
63889500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63920000: DRAM: system.mem_ctrl.dram: Address: 0x4854 Rank 0 Bank 2 Row 0
63920000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4854, rank/bank/row 0 2 0
63920000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63920000
63938750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
63969000: DRAM: system.mem_ctrl.dram: Address: 0x4508 Rank 0 Bank 2 Row 0
63969000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4508, rank/bank/row 0 2 0
63969000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 63969000
63987750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64018000: DRAM: system.mem_ctrl.dram: Address: 0x4858 Rank 0 Bank 2 Row 0
64018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4858, rank/bank/row 0 2 0
64018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64018000
64036750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64067000: DRAM: system.mem_ctrl.dram: Address: 0x450c Rank 0 Bank 2 Row 0
64067000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x450c, rank/bank/row 0 2 0
64067000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64067000
64085750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64136000: DRAM: system.mem_ctrl.dram: Address: 0x4510 Rank 0 Bank 2 Row 0
64136000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4510, rank/bank/row 0 2 0
64136000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64136000
64154750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64185000: DRAM: system.mem_ctrl.dram: Address: 0x74fdc Rank 1 Bank 2 Row 3
64185000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fdc, rank/bank/row 1 2 3
64185000: DRAM: system.mem_ctrl.dram: Activate at tick 64185000
64185000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 64185000, now got 3 active
64185000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64198750
64217500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
64248000: DRAM: system.mem_ctrl.dram: Address: 0x4514 Rank 0 Bank 2 Row 0
64248000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4514, rank/bank/row 0 2 0
64248000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64248000
64266750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64297000: DRAM: system.mem_ctrl.dram: Address: 0x4518 Rank 0 Bank 2 Row 0
64297000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4518, rank/bank/row 0 2 0
64297000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64297000
64315750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64346000: DRAM: system.mem_ctrl.dram: Address: 0x451c Rank 0 Bank 2 Row 0
64346000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x451c, rank/bank/row 0 2 0
64346000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64346000
64364750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64395000: DRAM: system.mem_ctrl.dram: Address: 0x4520 Rank 0 Bank 2 Row 0
64395000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4520, rank/bank/row 0 2 0
64395000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64395000
64413750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64444000: DRAM: system.mem_ctrl.dram: Address: 0x77e7c Rank 1 Bank 3 Row 3
64444000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e7c, rank/bank/row 1 3 3
64444000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64444000
64462750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
64493000: DRAM: system.mem_ctrl.dram: Address: 0x4524 Rank 0 Bank 2 Row 0
64493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4524, rank/bank/row 0 2 0
64493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64493000
64511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64542000: DRAM: system.mem_ctrl.dram: Address: 0x4528 Rank 0 Bank 2 Row 0
64542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4528, rank/bank/row 0 2 0
64542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64542000
64560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64591000: DRAM: system.mem_ctrl.dram: Address: 0x45ec Rank 0 Bank 2 Row 0
64591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x45ec, rank/bank/row 0 2 0
64591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64591000
64609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64640000: DRAM: system.mem_ctrl.dram: Address: 0x45f0 Rank 0 Bank 2 Row 0
64640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x45f0, rank/bank/row 0 2 0
64640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64640000
64658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64689000: DRAM: system.mem_ctrl.dram: Address: 0x4670 Rank 0 Bank 2 Row 0
64689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4670, rank/bank/row 0 2 0
64689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64689000
64707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64738000: DRAM: system.mem_ctrl.dram: Address: 0x4888 Rank 0 Bank 2 Row 0
64738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4888, rank/bank/row 0 2 0
64738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64738000
64738000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 64745500, now got 1 active
64738000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
64756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64787000: DRAM: system.mem_ctrl.dram: Address: 0x4674 Rank 0 Bank 2 Row 0
64787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4674, rank/bank/row 0 2 0
64787000: DRAM: system.mem_ctrl.dram: Activate at tick 64787000
64787000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 64787000, now got 2 active
64787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64800750
64819500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64850000: DRAM: system.mem_ctrl.dram: Address: 0x7602c Rank 1 Bank 3 Row 3
64850000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7602c, rank/bank/row 1 3 3
64850000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64850000
64868750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
64899000: DRAM: system.mem_ctrl.dram: Address: 0x4678 Rank 0 Bank 2 Row 0
64899000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4678, rank/bank/row 0 2 0
64899000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64899000
64917750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64948000: DRAM: system.mem_ctrl.dram: Address: 0x467c Rank 0 Bank 2 Row 0
64948000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x467c, rank/bank/row 0 2 0
64948000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64948000
64966750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
64997000: DRAM: system.mem_ctrl.dram: Address: 0x4684 Rank 0 Bank 2 Row 0
64997000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4684, rank/bank/row 0 2 0
64997000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 64997000
65015750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65046000: DRAM: system.mem_ctrl.dram: Address: 0x4688 Rank 0 Bank 2 Row 0
65046000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4688, rank/bank/row 0 2 0
65046000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65046000
65064750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65116000: DRAM: system.mem_ctrl.dram: Address: 0x468c Rank 0 Bank 2 Row 0
65116000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x468c, rank/bank/row 0 2 0
65116000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65116000
65134750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65165000: DRAM: system.mem_ctrl.dram: Address: 0x77c68 Rank 1 Bank 3 Row 3
65165000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c68, rank/bank/row 1 3 3
65165000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65165000
65183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
65214000: DRAM: system.mem_ctrl.dram: Address: 0x77c70 Rank 1 Bank 3 Row 3
65214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c70, rank/bank/row 1 3 3
65214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65214000
65232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
65263000: DRAM: system.mem_ctrl.dram: Address: 0x77c78 Rank 1 Bank 3 Row 3
65263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c78, rank/bank/row 1 3 3
65263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65263000
65281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
65312000: DRAM: system.mem_ctrl.dram: Address: 0x8c68 Rank 0 Bank 4 Row 0
65312000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c68, rank/bank/row 0 4 0
65312000: DRAM: system.mem_ctrl.dram: Activate at tick 65312000
65312000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 65312000, now got 3 active
65312000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65325750
65344500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65375000: DRAM: system.mem_ctrl.dram: Address: 0x8c6c Rank 0 Bank 4 Row 0
65375000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c6c, rank/bank/row 0 4 0
65375000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65375000
65393750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65424000: DRAM: system.mem_ctrl.dram: Address: 0x77c80 Rank 1 Bank 3 Row 3
65424000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c80, rank/bank/row 1 3 3
65424000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65424000
65442750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
65473000: DRAM: system.mem_ctrl.dram: Address: 0x8c70 Rank 0 Bank 4 Row 0
65473000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c70, rank/bank/row 0 4 0
65473000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65473000
65491750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65522000: DRAM: system.mem_ctrl.dram: Address: 0x88fc Rank 0 Bank 4 Row 0
65522000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x88fc, rank/bank/row 0 4 0
65522000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65522000
65540750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65571000: DRAM: system.mem_ctrl.dram: Address: 0x8c44 Rank 0 Bank 4 Row 0
65571000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c44, rank/bank/row 0 4 0
65571000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65571000
65589750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65620000: DRAM: system.mem_ctrl.dram: Address: 0x8900 Rank 0 Bank 4 Row 0
65620000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8900, rank/bank/row 0 4 0
65620000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65620000
65638750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65816000: DRAM: system.mem_ctrl.dram: Address: 0x8904 Rank 0 Bank 4 Row 0
65816000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8904, rank/bank/row 0 4 0
65816000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65816000
65834750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65865000: DRAM: system.mem_ctrl.dram: Address: 0x8908 Rank 0 Bank 4 Row 0
65865000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8908, rank/bank/row 0 4 0
65865000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65865000
65883750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65934000: DRAM: system.mem_ctrl.dram: Address: 0x890c Rank 0 Bank 4 Row 0
65934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x890c, rank/bank/row 0 4 0
65934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65934000
65952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
65983000: DRAM: system.mem_ctrl.dram: Address: 0x8910 Rank 0 Bank 4 Row 0
65983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8910, rank/bank/row 0 4 0
65983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 65983000
66001750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66032000: DRAM: system.mem_ctrl.dram: Address: 0x8914 Rank 0 Bank 4 Row 0
66032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8914, rank/bank/row 0 4 0
66032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66032000
66050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66081000: DRAM: system.mem_ctrl.dram: Address: 0x8918 Rank 0 Bank 4 Row 0
66081000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8918, rank/bank/row 0 4 0
66081000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66081000
66099750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66130000: DRAM: system.mem_ctrl.dram: Address: 0x8930 Rank 0 Bank 4 Row 0
66130000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8930, rank/bank/row 0 4 0
66130000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66130000
66148750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66179000: DRAM: system.mem_ctrl.dram: Address: 0x8c48 Rank 0 Bank 4 Row 0
66179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c48, rank/bank/row 0 4 0
66179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66179000
66197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66228000: DRAM: system.mem_ctrl.dram: Address: 0x8934 Rank 0 Bank 4 Row 0
66228000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8934, rank/bank/row 0 4 0
66228000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66228000
66246750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66277000: DRAM: system.mem_ctrl.dram: Address: 0xa50 Rank 0 Bank 0 Row 0
66277000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa50, rank/bank/row 0 0 0
66277000: DRAM: system.mem_ctrl.dram: Activate at tick 66277000
66277000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 66277000, now got 4 active
66277000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66290750
66309500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66340000: DRAM: system.mem_ctrl.dram: Address: 0xa54 Rank 0 Bank 0 Row 0
66340000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa54, rank/bank/row 0 0 0
66340000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66340000
66358750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66389000: DRAM: system.mem_ctrl.dram: Address: 0x78fe0 Rank 1 Bank 4 Row 3
66389000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe0, rank/bank/row 1 4 3
66389000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66389000
66407750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
66438000: DRAM: system.mem_ctrl.dram: Address: 0x78fe4 Rank 1 Bank 4 Row 3
66438000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe4, rank/bank/row 1 4 3
66438000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66438000
66456750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
66487000: DRAM: system.mem_ctrl.dram: Address: 0x8938 Rank 0 Bank 4 Row 0
66487000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8938, rank/bank/row 0 4 0
66487000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66487000
66487000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 66494500, now got 3 active
66487000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
66505750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66536000: DRAM: system.mem_ctrl.dram: Address: 0x7500c Rank 1 Bank 2 Row 3
66536000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7500c, rank/bank/row 1 2 3
66536000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66536000
66554750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
66585000: DRAM: system.mem_ctrl.dram: Address: 0x893c Rank 0 Bank 4 Row 0
66585000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x893c, rank/bank/row 0 4 0
66585000: DRAM: system.mem_ctrl.dram: Activate at tick 66585000
66585000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 66585000, now got 4 active
66585000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66598750
66617500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66648000: DRAM: system.mem_ctrl.dram: Address: 0x794bc Rank 1 Bank 4 Row 3
66648000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x794bc, rank/bank/row 1 4 3
66648000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66648000
66666750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
66697000: DRAM: system.mem_ctrl.dram: Address: 0x8940 Rank 0 Bank 4 Row 0
66697000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8940, rank/bank/row 0 4 0
66697000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66697000
66715750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66746000: DRAM: system.mem_ctrl.dram: Address: 0x8944 Rank 0 Bank 4 Row 0
66746000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8944, rank/bank/row 0 4 0
66746000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66746000
66764750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66795000: DRAM: system.mem_ctrl.dram: Address: 0x8948 Rank 0 Bank 4 Row 0
66795000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8948, rank/bank/row 0 4 0
66795000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66795000
66813750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66844000: DRAM: system.mem_ctrl.dram: Address: 0x894c Rank 0 Bank 4 Row 0
66844000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x894c, rank/bank/row 0 4 0
66844000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66844000
66862750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66893000: DRAM: system.mem_ctrl.dram: Address: 0x8950 Rank 0 Bank 4 Row 0
66893000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8950, rank/bank/row 0 4 0
66893000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66893000
66911750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
66962000: DRAM: system.mem_ctrl.dram: Address: 0x8954 Rank 0 Bank 4 Row 0
66962000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8954, rank/bank/row 0 4 0
66962000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 66962000
66980750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67011000: DRAM: system.mem_ctrl.dram: Address: 0x8958 Rank 0 Bank 4 Row 0
67011000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8958, rank/bank/row 0 4 0
67011000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67011000
67029750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67060000: DRAM: system.mem_ctrl.dram: Address: 0x895c Rank 0 Bank 4 Row 0
67060000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x895c, rank/bank/row 0 4 0
67060000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67060000
67078750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67109000: DRAM: system.mem_ctrl.dram: Address: 0x8960 Rank 0 Bank 4 Row 0
67109000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8960, rank/bank/row 0 4 0
67109000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67109000
67127750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67158000: DRAM: system.mem_ctrl.dram: Address: 0x8964 Rank 0 Bank 4 Row 0
67158000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8964, rank/bank/row 0 4 0
67158000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67158000
67176750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67207000: DRAM: system.mem_ctrl.dram: Address: 0x8968 Rank 0 Bank 4 Row 0
67207000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8968, rank/bank/row 0 4 0
67207000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67207000
67225750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67256000: DRAM: system.mem_ctrl.dram: Address: 0x78fc0 Rank 1 Bank 4 Row 3
67256000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc0, rank/bank/row 1 4 3
67256000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67256000
67274750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67325000: DRAM: system.mem_ctrl.dram: Address: 0x78fc4 Rank 1 Bank 4 Row 3
67325000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc4, rank/bank/row 1 4 3
67325000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67325000
67343750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67374000: DRAM: system.mem_ctrl.dram: Address: 0x78fc8 Rank 1 Bank 4 Row 3
67374000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc8, rank/bank/row 1 4 3
67374000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67374000
67392750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67444000: DRAM: system.mem_ctrl.dram: Address: 0x78fcc Rank 1 Bank 4 Row 3
67444000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fcc, rank/bank/row 1 4 3
67444000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67444000
67462750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67493000: DRAM: system.mem_ctrl.dram: Address: 0x78fd0 Rank 1 Bank 4 Row 3
67493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd0, rank/bank/row 1 4 3
67493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67493000
67493000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 67500500, now got 2 active
67493000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 12
67511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67542000: DRAM: system.mem_ctrl.dram: Address: 0x78fd4 Rank 1 Bank 4 Row 3
67542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd4, rank/bank/row 1 4 3
67542000: DRAM: system.mem_ctrl.dram: Activate at tick 67542000
67542000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 67542000, now got 3 active
67542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67555750
67574500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67605000: DRAM: system.mem_ctrl.dram: Address: 0x78fd8 Rank 1 Bank 4 Row 3
67605000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd8, rank/bank/row 1 4 3
67605000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67605000
67623750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67654000: DRAM: system.mem_ctrl.dram: Address: 0x78fdc Rank 1 Bank 4 Row 3
67654000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fdc, rank/bank/row 1 4 3
67654000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67654000
67672750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
67703000: DRAM: system.mem_ctrl.dram: Address: 0x896c Rank 0 Bank 4 Row 0
67703000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x896c, rank/bank/row 0 4 0
67703000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67703000
67721750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67752000: DRAM: system.mem_ctrl.dram: Address: 0x8970 Rank 0 Bank 4 Row 0
67752000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8970, rank/bank/row 0 4 0
67752000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67752000
67770750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67801000: DRAM: system.mem_ctrl.dram: Address: 0x8974 Rank 0 Bank 4 Row 0
67801000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8974, rank/bank/row 0 4 0
67801000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67801000
67819750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67850000: DRAM: system.mem_ctrl.dram: Address: 0x8978 Rank 0 Bank 4 Row 0
67850000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8978, rank/bank/row 0 4 0
67850000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67850000
67850000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 67857500, now got 3 active
67850000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
67868750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67899000: DRAM: system.mem_ctrl.dram: Address: 0x8994 Rank 0 Bank 4 Row 0
67899000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8994, rank/bank/row 0 4 0
67899000: DRAM: system.mem_ctrl.dram: Activate at tick 67899000
67899000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 67899000, now got 4 active
67899000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67912750
67931500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
67962000: DRAM: system.mem_ctrl.dram: Address: 0x8998 Rank 0 Bank 4 Row 0
67962000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8998, rank/bank/row 0 4 0
67962000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 67962000
67980750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68011000: DRAM: system.mem_ctrl.dram: Address: 0x899c Rank 0 Bank 4 Row 0
68011000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x899c, rank/bank/row 0 4 0
68011000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68011000
68029750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68060000: DRAM: system.mem_ctrl.dram: Address: 0x6420 Rank 0 Bank 3 Row 0
68060000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6420, rank/bank/row 0 3 0
68060000: DRAM: system.mem_ctrl.dram: Activate at tick 68060000
68060000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 68060000, now got 5 active
68060000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68073750
68092500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68312000: DRAM: system.mem_ctrl.dram: Address: 0x6424 Rank 0 Bank 3 Row 0
68312000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6424, rank/bank/row 0 3 0
68312000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68312000
68330750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68361000: DRAM: system.mem_ctrl.dram: Address: 0x6428 Rank 0 Bank 3 Row 0
68361000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6428, rank/bank/row 0 3 0
68361000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68361000
68379750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68410000: DRAM: system.mem_ctrl.dram: Address: 0x642c Rank 0 Bank 3 Row 0
68410000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x642c, rank/bank/row 0 3 0
68410000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68410000
68428750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68459000: DRAM: system.mem_ctrl.dram: Address: 0x6430 Rank 0 Bank 3 Row 0
68459000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6430, rank/bank/row 0 3 0
68459000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68459000
68477750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68508000: DRAM: system.mem_ctrl.dram: Address: 0x77c28 Rank 1 Bank 3 Row 3
68529000: DRAM: system.mem_ctrl.dram: Address: 0x6434 Rank 0 Bank 3 Row 0
68529000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6434, rank/bank/row 0 3 0
68529000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68529000
68547750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68578000: DRAM: system.mem_ctrl.dram: Address: 0x6438 Rank 0 Bank 3 Row 0
68578000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6438, rank/bank/row 0 3 0
68578000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68578000
68596750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68647000: DRAM: system.mem_ctrl.dram: Address: 0x643c Rank 0 Bank 3 Row 0
68647000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x643c, rank/bank/row 0 3 0
68647000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68647000
68665750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68696000: DRAM: system.mem_ctrl.dram: Address: 0x725c Rank 0 Bank 3 Row 0
68696000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x725c, rank/bank/row 0 3 0
68696000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68696000
68714750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68745000: DRAM: system.mem_ctrl.dram: Address: 0x6440 Rank 0 Bank 3 Row 0
68745000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6440, rank/bank/row 0 3 0
68745000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68745000
68763750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68794000: DRAM: system.mem_ctrl.dram: Address: 0x6444 Rank 0 Bank 3 Row 0
68794000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6444, rank/bank/row 0 3 0
68794000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68794000
68812750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68843000: DRAM: system.mem_ctrl.dram: Address: 0x6448 Rank 0 Bank 3 Row 0
68843000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6448, rank/bank/row 0 3 0
68843000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68843000
68861750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68892000: DRAM: system.mem_ctrl.dram: Address: 0x764b4 Rank 1 Bank 3 Row 3
68892000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764b4, rank/bank/row 1 3 3
68892000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68892000
68910750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
68941000: DRAM: system.mem_ctrl.dram: Address: 0x644c Rank 0 Bank 3 Row 0
68941000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x644c, rank/bank/row 0 3 0
68941000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68941000
68959750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
68990000: DRAM: system.mem_ctrl.dram: Address: 0x6450 Rank 0 Bank 3 Row 0
68990000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6450, rank/bank/row 0 3 0
68990000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 68990000
69008750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69039000: DRAM: system.mem_ctrl.dram: Address: 0x6454 Rank 0 Bank 3 Row 0
69039000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6454, rank/bank/row 0 3 0
69039000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69039000
69057750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69088000: DRAM: system.mem_ctrl.dram: Address: 0x6458 Rank 0 Bank 3 Row 0
69088000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6458, rank/bank/row 0 3 0
69088000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69088000
69088000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 69095500, now got 4 active
69088000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
69106750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69137000: DRAM: system.mem_ctrl.dram: Address: 0x645c Rank 0 Bank 3 Row 0
69137000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x645c, rank/bank/row 0 3 0
69137000: DRAM: system.mem_ctrl.dram: Activate at tick 69137000
69137000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 69137000, now got 5 active
69137000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69150750
69169500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69221000: DRAM: system.mem_ctrl.dram: Address: 0x6460 Rank 0 Bank 3 Row 0
69221000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6460, rank/bank/row 0 3 0
69221000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69221000
69239750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69270000: DRAM: system.mem_ctrl.dram: Address: 0x64bc Rank 0 Bank 3 Row 0
69270000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64bc, rank/bank/row 0 3 0
69270000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69270000
69288750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69319000: DRAM: system.mem_ctrl.dram: Address: 0x64c0 Rank 0 Bank 3 Row 0
69319000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64c0, rank/bank/row 0 3 0
69319000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69319000
69337750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69368000: DRAM: system.mem_ctrl.dram: Address: 0x64c4 Rank 0 Bank 3 Row 0
69368000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64c4, rank/bank/row 0 3 0
69368000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69368000
69386750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69417000: DRAM: system.mem_ctrl.dram: Address: 0x77c24 Rank 1 Bank 3 Row 3
69417000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c24, rank/bank/row 1 3 3
69417000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69417000
69435750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
69466000: DRAM: system.mem_ctrl.dram: Address: 0x64c8 Rank 0 Bank 3 Row 0
69466000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64c8, rank/bank/row 0 3 0
69466000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69466000
69484750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69515000: DRAM: system.mem_ctrl.dram: Address: 0x64cc Rank 0 Bank 3 Row 0
69515000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64cc, rank/bank/row 0 3 0
69515000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69515000
69533750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69564000: DRAM: system.mem_ctrl.dram: Address: 0x64d0 Rank 0 Bank 3 Row 0
69564000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64d0, rank/bank/row 0 3 0
69564000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69564000
69582750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69613000: DRAM: system.mem_ctrl.dram: Address: 0x64d4 Rank 0 Bank 3 Row 0
69613000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64d4, rank/bank/row 0 3 0
69613000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69613000
69631750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69662000: DRAM: system.mem_ctrl.dram: Address: 0x64d8 Rank 0 Bank 3 Row 0
69662000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64d8, rank/bank/row 0 3 0
69662000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69662000
69680750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69732000: DRAM: system.mem_ctrl.dram: Address: 0x64dc Rank 0 Bank 3 Row 0
69732000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64dc, rank/bank/row 0 3 0
69732000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69732000
69750750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69781000: DRAM: system.mem_ctrl.dram: Address: 0x76084 Rank 1 Bank 3 Row 3
69781000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76084, rank/bank/row 1 3 3
69781000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69781000
69799750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
69830000: DRAM: system.mem_ctrl.dram: Address: 0x64e0 Rank 0 Bank 3 Row 0
69830000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64e0, rank/bank/row 0 3 0
69830000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69830000
69848750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69879000: DRAM: system.mem_ctrl.dram: Address: 0x64e4 Rank 0 Bank 3 Row 0
69879000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64e4, rank/bank/row 0 3 0
69879000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69879000
69897750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69928000: DRAM: system.mem_ctrl.dram: Address: 0x64e8 Rank 0 Bank 3 Row 0
69928000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64e8, rank/bank/row 0 3 0
69928000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69928000
69946750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
69977000: DRAM: system.mem_ctrl.dram: Address: 0x64ec Rank 0 Bank 3 Row 0
69977000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64ec, rank/bank/row 0 3 0
69977000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 69977000
69995750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70026000: DRAM: system.mem_ctrl.dram: Address: 0x6b64 Rank 0 Bank 3 Row 0
70026000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b64, rank/bank/row 0 3 0
70026000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70026000
70026000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 70033500, now got 4 active
70026000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
70044750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70075000: DRAM: system.mem_ctrl.dram: Address: 0x6b68 Rank 0 Bank 3 Row 0
70075000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b68, rank/bank/row 0 3 0
70075000: DRAM: system.mem_ctrl.dram: Activate at tick 70075000
70075000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 70075000, now got 5 active
70075000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70088750
70076250: DRAM: 0: Refresh due
70076250: DRAM: 0: Precharging all
70076250: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 70110000, now got 4 active
70076250: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 70110000, now got 3 active
70076250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 70110000, now got 2 active
70076250: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 70110000, now got 1 active
70076250: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 70110000, now got 0 active
70076250: DRAM: 1: Refresh due
70076250: DRAM: 1: Precharging all
70076250: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 70076250, now got 2 active
70076250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 70076250, now got 1 active
70076250: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 70076250, now got 0 active
70107500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70138000: DRAM: system.mem_ctrl.dram: Address: 0x3f94 Rank 0 Bank 1 Row 0
70350000: DRAM: 1: Scheduling next request after refreshing rank 1
70383750: DRAM: 0: Scheduling next request after refreshing rank 0
70383750: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3f94, rank/bank/row 0 1 0
70383750: DRAM: system.mem_ctrl.dram: Activate at tick 70383750
70383750: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 70383750, now got 1 active
70383750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70397500
70416250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70447000: DRAM: system.mem_ctrl.dram: Address: 0x4248 Rank 0 Bank 2 Row 0
70447000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4248, rank/bank/row 0 2 0
70447000: DRAM: system.mem_ctrl.dram: Activate at tick 70447000
70447000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 70447000, now got 2 active
70447000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70460750
70479500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70510000: DRAM: system.mem_ctrl.dram: Address: 0x3f98 Rank 0 Bank 1 Row 0
70510000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3f98, rank/bank/row 0 1 0
70510000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70510000
70528750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70559000: DRAM: system.mem_ctrl.dram: Address: 0x77bf4 Rank 1 Bank 3 Row 3
70748000: DRAM: system.mem_ctrl.dram: Address: 0x3f9c Rank 0 Bank 1 Row 0
70748000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3f9c, rank/bank/row 0 1 0
70748000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70748000
70766750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70797000: DRAM: system.mem_ctrl.dram: Address: 0x3fa0 Rank 0 Bank 1 Row 0
70797000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3fa0, rank/bank/row 0 1 0
70797000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70797000
70815750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70846000: DRAM: system.mem_ctrl.dram: Address: 0x764b4 Rank 1 Bank 3 Row 3
70846000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764b4, rank/bank/row 1 3 3
70846000: DRAM: system.mem_ctrl.dram: Activate at tick 70846000
70846000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 70846000, now got 1 active
70846000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70859750
70878500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
70909000: DRAM: system.mem_ctrl.dram: Address: 0x3fa4 Rank 0 Bank 1 Row 0
70909000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3fa4, rank/bank/row 0 1 0
70909000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70909000
70927750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
70958000: DRAM: system.mem_ctrl.dram: Address: 0x3fa8 Rank 0 Bank 1 Row 0
70958000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3fa8, rank/bank/row 0 1 0
70958000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 70958000
70976750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71007000: DRAM: system.mem_ctrl.dram: Address: 0x3fac Rank 0 Bank 1 Row 0
71007000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3fac, rank/bank/row 0 1 0
71007000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71007000
71025750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71056000: DRAM: system.mem_ctrl.dram: Address: 0x3fb0 Rank 0 Bank 1 Row 0
71056000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3fb0, rank/bank/row 0 1 0
71056000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71056000
71074750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71105000: DRAM: system.mem_ctrl.dram: Address: 0x3fb4 Rank 0 Bank 1 Row 0
71105000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3fb4, rank/bank/row 0 1 0
71105000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71105000
71123750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71154000: DRAM: system.mem_ctrl.dram: Address: 0x3fb8 Rank 0 Bank 1 Row 0
71154000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3fb8, rank/bank/row 0 1 0
71154000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71154000
71172750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71203000: DRAM: system.mem_ctrl.dram: Address: 0x3fbc Rank 0 Bank 1 Row 0
71203000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3fbc, rank/bank/row 0 1 0
71203000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71203000
71221750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71252000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
71252000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
71252000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71252000
71270750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71301000: DRAM: system.mem_ctrl.dram: Address: 0x76074 Rank 1 Bank 3 Row 3
71322000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
71322000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
71322000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71322000
71340750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71392000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
71392000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
71392000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71392000
71410750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71441000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
71441000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
71441000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71441000
71459750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71490000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
71490000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
71490000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71490000
71508750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71539000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
71539000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
71539000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71539000
71557750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71609000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
71609000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
71609000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71609000
71627750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71679000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
71679000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
71679000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71679000
71697750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71728000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
71728000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
71728000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71728000
71746750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71777000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
71777000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
71777000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71777000
71795750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71826000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
71826000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
71826000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71826000
71844750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71875000: DRAM: system.mem_ctrl.dram: Address: 0x76084 Rank 1 Bank 3 Row 3
71896000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
71896000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
71896000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71896000
71914750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
71966000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
71966000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
71966000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 71966000
71984750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72015000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
72015000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
72015000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72015000
72033750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72064000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
72064000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
72064000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72064000
72064000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 72071500, now got 1 active
72064000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
72082750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72113000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
72113000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
72113000: DRAM: system.mem_ctrl.dram: Activate at tick 72113000
72113000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 72113000, now got 2 active
72113000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72126750
72145500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72197000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
72197000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
72197000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72197000
72215750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72267000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
72267000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
72267000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72267000
72285750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72316000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
72316000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
72316000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72316000
72334750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72365000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
72365000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
72365000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72365000
72383750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72414000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
72414000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
72414000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72414000
72432750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72484000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
72484000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
72484000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72484000
72502750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72554000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
72554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
72554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72554000
72572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72603000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
72603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
72603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72603000
72621750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72652000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
72652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
72652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72652000
72670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72701000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
72701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
72701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72701000
72719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72771000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
72771000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
72771000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72771000
72789750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72841000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
72841000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
72841000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72841000
72859750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72890000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
72890000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
72890000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72890000
72908750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72939000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
72939000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
72939000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72939000
72957750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
72988000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
72988000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
72988000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 72988000
72988000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 72995500, now got 1 active
72988000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
73006750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73058000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
73058000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
73058000: DRAM: system.mem_ctrl.dram: Activate at tick 73058000
73058000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 73058000, now got 2 active
73058000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73071750
73090500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73142000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
73142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
73142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73142000
73160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73191000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
73191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
73191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73191000
73209750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73240000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
73240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
73240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73240000
73258750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73289000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
73289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
73289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73289000
73307750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73359000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
73359000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
73359000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73359000
73377750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73429000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
73429000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
73429000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73429000
73447750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73478000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
73478000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
73478000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73478000
73496750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73527000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
73527000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
73527000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73527000
73545750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73576000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
73576000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
73576000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73576000
73594750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73646000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
73646000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
73646000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73646000
73664750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73716000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
73716000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
73716000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73716000
73734750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73765000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
73765000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
73765000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73765000
73783750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73814000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
73814000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
73814000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73814000
73832750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73863000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
73863000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
73863000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73863000
73881750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
73933000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
73933000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
73933000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 73933000
73933000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 73940500, now got 1 active
73933000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
73951750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74003000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
74003000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
74003000: DRAM: system.mem_ctrl.dram: Activate at tick 74003000
74003000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 74003000, now got 2 active
74003000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74016750
74035500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74066000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
74066000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
74066000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74066000
74084750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74115000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
74115000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
74115000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74115000
74133750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74164000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
74164000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
74164000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74164000
74182750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74213000: DRAM: system.mem_ctrl.dram: Address: 0x760c4 Rank 1 Bank 3 Row 3
74234000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
74234000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
74234000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74234000
74252750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74304000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
74304000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
74304000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74304000
74322750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74353000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
74353000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
74353000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74353000
74371750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74402000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
74402000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
74402000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74402000
74420750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74451000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
74451000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
74451000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74451000
74469750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74521000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
74521000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
74521000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74521000
74539750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74591000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
74591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
74591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74591000
74609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74640000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
74640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
74640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74640000
74658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74689000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
74689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
74689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74689000
74707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74738000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
74738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
74738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74738000
74756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74808000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
74808000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
74808000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74808000
74826750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74878000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
74878000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
74878000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74878000
74878000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 74885500, now got 1 active
74878000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
74896750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74927000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
74927000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
74927000: DRAM: system.mem_ctrl.dram: Activate at tick 74927000
74927000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 74927000, now got 2 active
74927000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74940750
74959500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
74990000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
74990000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
74990000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 74990000
75008750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75039000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
75039000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
75039000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75039000
75057750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75109000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
75109000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
75109000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75109000
75127750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75179000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
75179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
75179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75179000
75197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75228000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
75228000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
75228000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75228000
75246750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75277000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
75277000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
75277000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75277000
75295750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75326000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
75326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
75326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75326000
75344750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75396000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
75396000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
75396000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75396000
75414750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75466000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
75466000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
75466000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75466000
75484750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75515000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
75515000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
75515000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75515000
75533750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75564000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
75564000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
75564000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75564000
75582750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75613000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
75613000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
75613000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75613000
75631750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75683000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
75683000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
75683000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75683000
75701750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75753000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
75753000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
75753000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75753000
75771750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75802000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
75802000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
75802000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75802000
75802000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 75809500, now got 1 active
75802000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
75820750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75851000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
75851000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
75851000: DRAM: system.mem_ctrl.dram: Activate at tick 75851000
75851000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 75851000, now got 2 active
75851000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75864750
75883500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75914000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
75914000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
75914000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75914000
75932750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
75984000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
75984000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
75984000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 75984000
76002750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76054000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
76054000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
76054000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76054000
76072750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76103000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
76103000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
76103000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76103000
76121750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76152000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
76152000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
76152000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76152000
76170750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76201000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
76201000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
76201000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76201000
76219750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76271000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
76271000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
76271000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76271000
76289750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76341000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
76341000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
76341000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76341000
76359750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76390000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
76390000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
76390000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76390000
76408750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76439000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
76439000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
76439000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76439000
76457750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76488000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
76488000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
76488000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76488000
76506750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76537000: DRAM: system.mem_ctrl.dram: Address: 0x76104 Rank 1 Bank 3 Row 3
76558000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
76558000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
76558000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76558000
76576750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76628000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
76628000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
76628000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76628000
76646750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76677000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
76677000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
76677000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76677000
76695750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76726000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
76726000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
76726000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76726000
76726000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 76733500, now got 1 active
76726000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
76744750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76775000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
76775000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
76775000: DRAM: system.mem_ctrl.dram: Activate at tick 76775000
76775000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 76775000, now got 2 active
76775000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76788750
76807500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76859000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
76859000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
76859000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76859000
76877750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76929000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
76929000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
76929000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76929000
76947750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
76978000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
76978000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
76978000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 76978000
76996750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77027000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
77027000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
77027000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77027000
77045750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77076000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
77076000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
77076000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77076000
77094750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77146000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
77146000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
77146000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77146000
77164750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77216000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
77216000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
77216000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77216000
77234750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77265000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
77265000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
77265000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77265000
77283750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77314000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
77314000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
77314000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77314000
77332750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77363000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
77363000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
77363000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77363000
77381750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77433000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
77433000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
77433000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77433000
77451750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77503000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
77503000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
77503000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77503000
77521750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77552000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
77552000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
77552000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77552000
77570750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77601000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
77601000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
77601000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77601000
77619750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77650000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
77650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
77650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77650000
77650000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 77657500, now got 1 active
77650000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
77668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77720000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
77720000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
77720000: DRAM: system.mem_ctrl.dram: Activate at tick 77720000
77720000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 77720000, now got 2 active
77720000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77733750
77752500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77804000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
77804000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
77804000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77804000
77822750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77853000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
77853000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
77853000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 77853000
77862500: DRAM: 0: Refresh due
77862500: DRAM: 0: Precharging all
77862500: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 77862500, now got 1 active
77862500: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 77862500, now got 0 active
77862500: DRAM: 1: Refresh due
77862500: DRAM: 1: Precharging all
77862500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 77862500, now got 0 active
77871750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
77902000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
78136250: DRAM: 0: Scheduling next request after refreshing rank 0
78136250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
78136250: DRAM: system.mem_ctrl.dram: Activate at tick 78136250
78136250: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 78136250, now got 1 active
78136250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78150000
78136250: DRAM: 1: Scheduling next request after refreshing rank 1
78168750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78199000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
78199000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
78199000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78199000
78217750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78269000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
78269000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
78269000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78269000
78287750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78339000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
78339000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
78339000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78339000
78357750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78388000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
78388000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
78388000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78388000
78406750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78437000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
78437000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
78437000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78437000
78455750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78486000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
78486000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
78486000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78486000
78504750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78556000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
78556000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
78556000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78556000
78574750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78626000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
78626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
78626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78626000
78644750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78675000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
78675000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
78675000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78675000
78693750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78724000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
78724000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
78724000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78724000
78742750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78773000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
78773000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
78773000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78773000
78791750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78843000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
78843000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
78843000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78843000
78861750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78913000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
78913000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
78913000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78913000
78931750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
78962000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
78962000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
78962000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 78962000
78980750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79011000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
79011000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
79011000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79011000
79011000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 79018500, now got 0 active
79011000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
79029750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79060000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
79060000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
79060000: DRAM: system.mem_ctrl.dram: Activate at tick 79060000
79060000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 79060000, now got 1 active
79060000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79073750
79092500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79123000: DRAM: system.mem_ctrl.dram: Address: 0x76144 Rank 1 Bank 3 Row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e70, rank/bank/row 1 3 3
79123000: DRAM: system.mem_ctrl.dram: Activate at tick 79123000
79123000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 79123000, now got 1 active
79123000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79136750
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79123000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d24, rank/bank/row 1 3 3
79123000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79141750
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79123000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79123000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764fc, rank/bank/row 1 3 3
79123000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79146750
79124250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79124250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79124250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79124250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79124250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79124250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79124250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79124250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cfc, rank/bank/row 1 3 3
79124250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79151750
79129250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79129250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79129250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79129250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79129250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79129250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79129250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79129250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76f24, rank/bank/row 1 3 3
79129250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79156750
79134250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79134250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79134250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79134250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79134250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79134250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79134250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79134250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76acc, rank/bank/row 1 3 3
79134250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79161750
79139250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79139250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79139250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79139250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79139250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79139250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79139250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79139250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ed8, rank/bank/row 1 3 3
79139250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79166750
79144000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
79144250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79144250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79144250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79144250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79144250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79144250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79144250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79144250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76c48, rank/bank/row 1 3 3
79144250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79171750
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79149250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79149250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76e64, rank/bank/row 1 3 3
79149250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79176750
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79154250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79154250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cbc, rank/bank/row 1 3 3
79154250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79181750
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79159250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79159250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c68, rank/bank/row 1 3 3
79159250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79186750
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79164250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79164250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76484, rank/bank/row 1 3 3
79164250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79191750
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79169250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79169250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76038, rank/bank/row 1 3 3
79169250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79196750
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79174250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79174250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76478, rank/bank/row 1 3 3
79174250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79201750
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79179250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79179250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76f78, rank/bank/row 1 3 3
79179250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79206750
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
79184250: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
79184250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c28, rank/bank/row 1 3 3
79184250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79211750
79184250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 79245500, now got 0 active
79184250: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 11
79189250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
79189250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79219250
79238000: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79289000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
79289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
79289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79289000
79307750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79338000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
79338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
79338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79338000
79356750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79387000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
79387000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
79387000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79387000
79405750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79436000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
79436000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
79436000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79436000
79454750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79506000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
79506000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
79506000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79506000
79524750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79576000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
79576000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
79576000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79576000
79594750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79625000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
79625000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
79625000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79625000
79643750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79674000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
79674000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
79674000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79674000
79692750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79723000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
79723000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
79723000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79723000
79741750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79793000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
79793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
79793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79793000
79811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79863000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
79863000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
79863000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79863000
79881750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79912000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
79912000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
79912000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79912000
79930750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
79961000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
79961000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
79961000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 79961000
79979750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80010000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
80010000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
80010000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80010000
80010000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 80017500, now got 0 active
80010000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
80028750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80080000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
80080000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
80080000: DRAM: system.mem_ctrl.dram: Activate at tick 80080000
80080000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 80080000, now got 1 active
80080000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80093750
80112500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80164000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
80164000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
80164000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80164000
80182750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80213000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
80213000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
80213000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80213000
80231750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80262000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
80262000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
80262000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80262000
80280750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80311000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
80311000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
80311000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80311000
80329750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80381000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
80381000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
80381000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80381000
80399750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80451000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
80451000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
80451000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80451000
80469750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80500000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
80500000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
80500000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80500000
80518750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80549000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
80549000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
80549000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80549000
80567750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80598000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
80598000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
80598000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80598000
80616750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80668000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
80668000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
80668000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80668000
80686750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80738000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
80738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
80738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80738000
80756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80787000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
80787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
80787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80787000
80805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80836000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
80836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
80836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80836000
80854750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80885000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
80885000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
80885000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80885000
80903750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
80955000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
80955000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
80955000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 80955000
80955000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 80962500, now got 0 active
80955000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
80973750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81025000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
81025000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
81025000: DRAM: system.mem_ctrl.dram: Activate at tick 81025000
81025000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 81025000, now got 1 active
81025000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81038750
81057500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81088000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
81088000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
81088000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81088000
81106750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81137000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
81137000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
81137000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81137000
81155750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81186000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
81186000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
81186000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81186000
81204750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81256000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
81256000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
81256000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81256000
81274750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81326000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
81326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
81326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81326000
81344750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81375000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
81375000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
81375000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81375000
81393750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81424000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
81424000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
81424000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81424000
81442750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81473000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
81473000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
81473000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81473000
81491750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81522000: DRAM: system.mem_ctrl.dram: Address: 0x76184 Rank 1 Bank 3 Row 3
81543000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
81543000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
81543000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81543000
81561750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81613000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
81613000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
81613000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81613000
81631750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81662000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
81662000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
81662000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81662000
81680750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81711000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
81711000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
81711000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81711000
81729750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81760000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
81760000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
81760000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81760000
81778750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81830000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
81830000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
81830000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81830000
81848750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81900000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
81900000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
81900000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81900000
81900000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 81907500, now got 0 active
81900000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
81918750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
81949000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
81949000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
81949000: DRAM: system.mem_ctrl.dram: Activate at tick 81949000
81949000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 81949000, now got 1 active
81949000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 81962750
81981500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82012000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
82012000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
82012000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82012000
82030750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82061000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
82061000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
82061000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82061000
82079750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82131000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
82131000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
82131000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82131000
82149750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82201000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
82201000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
82201000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82201000
82219750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82250000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
82250000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
82250000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82250000
82268750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82299000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
82299000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
82299000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82299000
82317750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82348000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
82348000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
82348000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82348000
82366750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82418000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
82418000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
82418000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82418000
82436750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82488000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
82488000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
82488000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82488000
82506750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82537000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
82537000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
82537000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82537000
82555750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82586000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
82586000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
82586000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82586000
82604750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82635000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
82635000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
82635000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82635000
82653750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82705000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
82705000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
82705000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82705000
82723750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82775000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
82775000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
82775000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82775000
82793750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82824000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
82824000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
82824000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82824000
82824000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 82831500, now got 0 active
82824000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
82842750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82873000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
82873000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
82873000: DRAM: system.mem_ctrl.dram: Activate at tick 82873000
82873000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 82873000, now got 1 active
82873000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82886750
82905500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
82936000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
82936000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
82936000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 82936000
82954750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83006000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
83006000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
83006000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83006000
83024750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83076000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
83076000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
83076000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83076000
83094750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83125000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
83125000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
83125000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83125000
83143750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83174000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
83174000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
83174000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83174000
83192750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83223000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
83223000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
83223000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83223000
83241750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83293000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
83293000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
83293000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83293000
83311750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83363000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
83363000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
83363000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83363000
83381750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83412000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
83412000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
83412000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83412000
83430750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83461000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
83461000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
83461000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83461000
83479750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83510000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
83510000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
83510000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83510000
83528750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83580000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
83580000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
83580000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83580000
83598750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83650000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
83650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
83650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83650000
83668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83699000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
83699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
83699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83699000
83717750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83748000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
83748000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
83748000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83748000
83748000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 83755500, now got 0 active
83748000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
83766750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83797000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
83797000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
83797000: DRAM: system.mem_ctrl.dram: Activate at tick 83797000
83797000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 83797000, now got 1 active
83797000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83810750
83829500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83860000: DRAM: system.mem_ctrl.dram: Address: 0x761c4 Rank 1 Bank 3 Row 3
83881000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
83881000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
83881000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83881000
83899750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
83951000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
83951000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
83951000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 83951000
83969750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84000000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
84000000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
84000000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84000000
84018750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84049000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
84049000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
84049000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84049000
84067750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84098000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
84098000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
84098000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84098000
84116750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84168000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
84168000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
84168000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84168000
84186750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84238000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
84238000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
84238000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84238000
84256750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84287000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
84287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
84287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84287000
84305750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84336000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
84336000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
84336000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84336000
84354750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84385000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
84385000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
84385000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84385000
84403750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84455000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
84455000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
84455000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84455000
84473750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84525000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
84525000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
84525000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84525000
84543750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84574000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
84574000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
84574000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84574000
84592750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84623000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
84623000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
84623000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84623000
84641750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84672000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
84672000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
84672000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84672000
84672000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 84679500, now got 0 active
84672000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
84690750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84742000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
84742000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
84742000: DRAM: system.mem_ctrl.dram: Activate at tick 84742000
84742000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 84742000, now got 1 active
84742000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84755750
84774500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84826000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
84826000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
84826000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84826000
84844750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84875000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
84875000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
84875000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84875000
84893750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84924000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
84924000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
84924000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84924000
84942750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
84973000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
84973000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
84973000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 84973000
84991750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85043000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
85043000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
85043000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85043000
85061750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85113000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
85113000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
85113000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85113000
85131750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85162000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
85162000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
85162000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85162000
85180750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85211000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
85211000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
85211000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85211000
85229750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85260000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
85260000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
85260000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85260000
85278750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85330000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
85330000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
85330000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85330000
85348750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85400000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
85400000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
85400000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85400000
85418750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85449000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
85449000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
85449000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85449000
85467750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85498000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
85498000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
85498000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85498000
85516750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85547000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
85547000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
85547000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85547000
85565750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85617000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
85617000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
85617000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85617000
85617000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 85624500, now got 0 active
85617000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
85635750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85648750: DRAM: 1: Refresh due
85648750: DRAM: 1: All banks already precharged, starting refresh
85648750: DRAM: 0: Refresh due
85648750: DRAM: 0: All banks already precharged, starting refresh
85687000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
85908750: DRAM: 0: Scheduling next request after refreshing rank 0
85908750: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
85908750: DRAM: system.mem_ctrl.dram: Activate at tick 85908750
85908750: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 85908750, now got 1 active
85908750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85922500
85908750: DRAM: 1: Scheduling next request after refreshing rank 1
85941250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
85972000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
85972000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
85972000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 85972000
85990750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86021000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
86021000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
86021000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86021000
86039750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86070000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
86070000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
86070000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86070000
86088750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86140000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
86140000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
86140000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86140000
86158750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86210000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
86210000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
86210000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86210000
86228750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86259000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
86259000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
86259000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86259000
86277750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86308000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
86308000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
86308000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86308000
86326750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86357000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
86357000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
86357000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86357000
86375750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86406000: DRAM: system.mem_ctrl.dram: Address: 0x76204 Rank 1 Bank 3 Row 3
86427000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
86427000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
86427000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86427000
86445750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86497000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
86497000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
86497000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86497000
86515750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86546000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
86546000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
86546000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86546000
86564750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86595000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
86595000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
86595000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86595000
86613750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86644000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
86644000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
86644000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86644000
86662750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86714000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
86714000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
86714000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86714000
86732750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86784000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
86784000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
86784000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86784000
86784000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 86791500, now got 0 active
86784000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
86802750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86833000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
86833000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
86833000: DRAM: system.mem_ctrl.dram: Activate at tick 86833000
86833000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 86833000, now got 1 active
86833000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86846750
86865500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86896000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
86896000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
86896000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86896000
86914750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
86945000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
86945000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
86945000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 86945000
86963750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87015000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
87015000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
87015000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87015000
87033750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87085000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
87085000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
87085000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87085000
87103750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87134000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
87134000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
87134000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87134000
87152750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87183000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
87183000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
87183000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87183000
87201750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87232000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
87232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
87232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87232000
87250750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87302000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
87302000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
87302000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87302000
87320750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87372000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
87372000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
87372000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87372000
87390750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87421000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
87421000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
87421000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87421000
87439750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87470000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
87470000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
87470000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87470000
87488750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87519000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
87519000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
87519000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87519000
87537750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87589000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
87589000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
87589000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87589000
87607750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87659000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
87659000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
87659000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87659000
87677750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87708000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
87708000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
87708000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87708000
87708000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 87715500, now got 0 active
87708000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
87726750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87757000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
87757000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
87757000: DRAM: system.mem_ctrl.dram: Activate at tick 87757000
87757000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 87757000, now got 1 active
87757000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87770750
87789500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87820000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
87820000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
87820000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87820000
87838750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87890000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
87890000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
87890000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87890000
87908750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
87960000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
87960000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
87960000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 87960000
87978750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88009000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
88009000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
88009000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88009000
88027750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88058000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
88058000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
88058000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88058000
88076750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88107000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
88107000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
88107000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88107000
88125750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88177000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
88177000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
88177000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88177000
88195750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88247000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
88247000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
88247000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88247000
88265750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88296000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
88296000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
88296000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88296000
88314750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88345000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
88345000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
88345000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88345000
88363750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88394000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
88394000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
88394000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88394000
88412750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88464000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
88464000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
88464000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88464000
88482750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88534000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
88534000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
88534000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88534000
88552750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88583000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
88583000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
88583000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88583000
88601750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88632000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
88632000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
88632000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88632000
88632000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 88639500, now got 0 active
88632000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
88650750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88681000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
88681000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
88681000: DRAM: system.mem_ctrl.dram: Activate at tick 88681000
88681000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 88681000, now got 1 active
88681000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88694750
88713500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88744000: DRAM: system.mem_ctrl.dram: Address: 0x76244 Rank 1 Bank 3 Row 3
88765000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
88765000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
88765000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88765000
88783750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88835000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
88835000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
88835000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88835000
88853750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88884000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
88884000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
88884000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88884000
88902750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88933000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
88933000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
88933000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88933000
88951750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
88982000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
88982000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
88982000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 88982000
89000750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89052000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
89052000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
89052000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89052000
89070750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89122000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
89122000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
89122000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89122000
89140750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89171000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
89171000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
89171000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89171000
89189750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89220000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
89220000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
89220000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89220000
89238750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89269000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
89269000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
89269000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89269000
89287750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89339000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
89339000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
89339000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89339000
89357750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89409000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
89409000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
89409000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89409000
89427750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89458000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
89458000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
89458000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89458000
89476750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89507000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
89507000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
89507000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89507000
89525750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89556000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
89556000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
89556000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89556000
89556000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 89563500, now got 0 active
89556000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
89574750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89626000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
89626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
89626000: DRAM: system.mem_ctrl.dram: Activate at tick 89626000
89626000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 89626000, now got 1 active
89626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89639750
89658500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89710000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
89710000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
89710000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89710000
89728750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89759000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
89759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
89759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89759000
89777750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89808000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
89808000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
89808000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89808000
89826750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89857000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
89857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
89857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89857000
89875750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89927000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
89927000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
89927000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89927000
89945750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
89997000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
89997000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
89997000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 89997000
90015750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90046000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
90046000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
90046000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90046000
90064750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90095000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
90095000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
90095000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90095000
90113750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90144000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
90144000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
90144000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90144000
90162750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90214000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
90214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
90214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90214000
90232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90284000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
90284000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
90284000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90284000
90302750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90333000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
90333000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
90333000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90333000
90351750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90382000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
90382000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
90382000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90382000
90400750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90431000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
90431000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
90431000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90431000
90449750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90501000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
90501000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
90501000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90501000
90501000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 90508500, now got 0 active
90501000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
90519750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90571000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
90571000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
90571000: DRAM: system.mem_ctrl.dram: Activate at tick 90571000
90571000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 90571000, now got 1 active
90571000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90584750
90603500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90634000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
90634000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
90634000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90634000
90652750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90683000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
90683000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
90683000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90683000
90701750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90732000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
90732000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
90732000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90732000
90750750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90802000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
90802000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
90802000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90802000
90820750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90872000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
90872000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
90872000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90872000
90890750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90921000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
90921000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
90921000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90921000
90939750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
90970000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
90970000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
90970000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 90970000
90988750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91019000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
91019000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
91019000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91019000
91037750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91068000: DRAM: system.mem_ctrl.dram: Address: 0x76284 Rank 1 Bank 3 Row 3
91089000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
91089000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
91089000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91089000
91107750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91159000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
91159000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
91159000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91159000
91177750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91208000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
91208000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
91208000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91208000
91226750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91257000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
91257000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
91257000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91257000
91275750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91306000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
91306000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
91306000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91306000
91324750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91376000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
91376000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
91376000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91376000
91394750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91446000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
91446000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
91446000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91446000
91446000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 91453500, now got 0 active
91446000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
91464750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91495000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
91495000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
91495000: DRAM: system.mem_ctrl.dram: Activate at tick 91495000
91495000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 91495000, now got 1 active
91495000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91508750
91527500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91558000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
91558000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
91558000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91558000
91576750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91607000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
91607000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
91607000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91607000
91625750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91677000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
91677000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
91677000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91677000
91695750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91747000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
91747000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
91747000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91747000
91765750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91796000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
91796000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
91796000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91796000
91814750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91845000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
91845000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
91845000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91845000
91863750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91894000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
91894000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
91894000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91894000
91912750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
91964000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
91964000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
91964000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 91964000
91982750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92034000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
92034000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
92034000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92034000
92052750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92083000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
92083000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
92083000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92083000
92101750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92132000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
92132000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
92132000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92132000
92150750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92181000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
92181000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
92181000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92181000
92199750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92251000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
92251000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
92251000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92251000
92269750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92321000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
92321000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
92321000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92321000
92339750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92370000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
92370000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
92370000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92370000
92370000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 92377500, now got 0 active
92370000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
92388750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92419000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
92419000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
92419000: DRAM: system.mem_ctrl.dram: Activate at tick 92419000
92419000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 92419000, now got 1 active
92419000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92432750
92451500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92482000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
92482000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
92482000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92482000
92500750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92552000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
92552000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
92552000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92552000
92570750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92622000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
92622000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
92622000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92622000
92640750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92671000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
92671000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
92671000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92671000
92689750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92720000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
92720000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
92720000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92720000
92738750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92769000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
92769000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
92769000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92769000
92787750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92839000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
92839000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
92839000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92839000
92857750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92909000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
92909000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
92909000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92909000
92927750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
92958000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
92958000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
92958000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 92958000
92976750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93007000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
93007000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
93007000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93007000
93025750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93056000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
93056000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
93056000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93056000
93074750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93126000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
93126000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
93126000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93126000
93144750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93196000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
93196000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
93196000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93196000
93214750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93245000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
93245000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
93245000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93245000
93263750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93294000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
93294000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
93294000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93294000
93294000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 93301500, now got 0 active
93294000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
93312750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93343000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
93343000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
93343000: DRAM: system.mem_ctrl.dram: Activate at tick 93343000
93343000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 93343000, now got 1 active
93343000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93356750
93375500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93406000: DRAM: system.mem_ctrl.dram: Address: 0x762c4 Rank 1 Bank 3 Row 3
93427000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
93427000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
93427000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93427000
93435000: DRAM: 1: Refresh due
93435000: DRAM: 1: All banks already precharged, starting refresh
93435000: DRAM: 0: Refresh due
93435000: DRAM: 0: Precharging all
93435000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 93435000, now got 0 active
93445750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93497000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
93695000: DRAM: 1: Scheduling next request after refreshing rank 1
93708750: DRAM: 0: Scheduling next request after refreshing rank 0
93708750: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
93708750: DRAM: system.mem_ctrl.dram: Activate at tick 93708750
93708750: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 93708750, now got 1 active
93708750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93722500
93741250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93772000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
93772000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
93772000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93772000
93790750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93821000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
93821000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
93821000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93821000
93839750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93870000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
93870000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
93870000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93870000
93888750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
93940000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
93940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
93940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 93940000
93958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94010000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
94010000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
94010000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94010000
94028750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94059000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
94059000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
94059000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94059000
94077750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94108000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
94108000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
94108000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94108000
94126750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94157000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
94157000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
94157000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94157000
94175750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94227000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
94227000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
94227000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94227000
94245750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94297000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
94297000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
94297000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94297000
94315750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94346000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
94346000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
94346000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94346000
94364750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94395000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
94395000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
94395000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94395000
94413750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94444000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
94444000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
94444000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94444000
94462750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94514000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
94514000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
94514000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94514000
94532750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94584000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
94584000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
94584000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94584000
94584000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 94591500, now got 0 active
94584000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
94602750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94633000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
94633000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
94633000: DRAM: system.mem_ctrl.dram: Activate at tick 94633000
94633000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 94633000, now got 1 active
94633000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94646750
94665500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94696000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
94696000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
94696000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94696000
94714750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94745000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
94745000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
94745000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94745000
94763750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94815000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
94815000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
94815000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94815000
94833750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94885000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
94885000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
94885000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94885000
94903750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94934000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
94934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
94934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94934000
94952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
94983000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
94983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
94983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 94983000
95001750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95032000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
95032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
95032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95032000
95050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95102000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
95102000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
95102000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95102000
95120750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95172000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
95172000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
95172000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95172000
95190750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95221000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
95221000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
95221000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95221000
95239750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95270000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
95270000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
95270000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95270000
95288750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95319000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
95319000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
95319000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95319000
95337750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95389000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
95389000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
95389000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95389000
95407750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95459000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
95459000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
95459000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95459000
95477750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95508000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
95508000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
95508000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95508000
95508000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 95515500, now got 0 active
95508000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
95526750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95557000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
95557000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
95557000: DRAM: system.mem_ctrl.dram: Activate at tick 95557000
95557000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 95557000, now got 1 active
95557000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95570750
95589500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95620000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
95620000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
95620000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95620000
95638750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95690000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
95690000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
95690000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95690000
95708750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95760000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
95760000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
95760000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95760000
95778750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95809000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
95809000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
95809000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95809000
95827750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95858000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
95858000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
95858000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95858000
95876750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95907000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
95907000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
95907000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95907000
95925750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
95956000: DRAM: system.mem_ctrl.dram: Address: 0x76304 Rank 1 Bank 3 Row 3
95977000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
95977000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
95977000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 95977000
95995750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96047000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
96047000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
96047000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96047000
96065750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96096000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
96096000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
96096000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96096000
96114750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96145000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
96145000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
96145000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96145000
96163750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96194000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
96194000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
96194000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96194000
96212750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96264000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
96264000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
96264000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96264000
96282750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96334000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
96334000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
96334000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96334000
96352750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96383000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
96383000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
96383000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96383000
96401750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96432000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
96432000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
96432000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96432000
96432000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 96439500, now got 0 active
96432000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
96450750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96481000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
96481000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
96481000: DRAM: system.mem_ctrl.dram: Activate at tick 96481000
96481000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 96481000, now got 1 active
96481000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96494750
96513500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96565000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
96565000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
96565000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96565000
96583750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96635000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
96635000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
96635000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96635000
96653750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96684000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
96684000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
96684000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96684000
96702750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96733000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
96733000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
96733000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96733000
96751750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96782000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
96782000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
96782000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96782000
96800750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96852000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
96852000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
96852000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96852000
96870750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96922000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
96922000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
96922000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96922000
96940750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
96971000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
96971000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
96971000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 96971000
96989750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97020000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
97020000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
97020000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97020000
97038750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97069000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
97069000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
97069000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97069000
97087750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97139000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
97139000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
97139000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97139000
97157750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97209000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
97209000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
97209000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97209000
97227750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97258000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
97258000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
97258000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97258000
97276750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97307000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
97307000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
97307000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97307000
97325750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97356000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
97356000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
97356000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97356000
97356000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 97363500, now got 0 active
97356000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
97374750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97426000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
97426000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
97426000: DRAM: system.mem_ctrl.dram: Activate at tick 97426000
97426000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 97426000, now got 1 active
97426000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97439750
97458500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97510000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
97510000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
97510000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97510000
97528750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97559000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
97559000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
97559000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97559000
97577750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97608000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
97608000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
97608000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97608000
97626750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97657000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
97657000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
97657000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97657000
97675750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97727000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
97727000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
97727000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97727000
97745750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97797000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
97797000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
97797000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97797000
97815750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97846000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
97846000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
97846000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97846000
97864750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97895000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
97895000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
97895000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97895000
97913750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
97944000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
97944000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
97944000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 97944000
97962750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98014000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
98014000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
98014000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98014000
98032750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98084000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
98084000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
98084000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98084000
98102750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98133000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
98133000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
98133000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98133000
98151750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98182000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
98182000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
98182000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98182000
98200750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98231000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
98231000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
98231000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98231000
98249750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98280000: DRAM: system.mem_ctrl.dram: Address: 0x76344 Rank 1 Bank 3 Row 3
98301000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
98301000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
98301000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98301000
98301000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 98308500, now got 0 active
98301000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
98319750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98371000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
98371000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
98371000: DRAM: system.mem_ctrl.dram: Activate at tick 98371000
98371000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 98371000, now got 1 active
98371000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98384750
98403500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98434000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
98434000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
98434000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98434000
98452750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98483000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
98483000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
98483000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98483000
98501750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98532000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
98532000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
98532000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98532000
98550750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98602000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
98602000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
98602000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98602000
98620750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98672000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
98672000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
98672000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98672000
98690750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98721000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
98721000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
98721000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98721000
98739750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98770000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
98770000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
98770000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98770000
98788750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98819000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
98819000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
98819000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98819000
98837750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98889000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
98889000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
98889000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98889000
98907750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
98959000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
98959000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
98959000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 98959000
98977750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99008000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
99008000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
99008000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99008000
99026750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99057000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
99057000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
99057000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99057000
99075750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99106000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
99106000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
99106000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99106000
99124750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99176000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
99176000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
99176000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99176000
99194750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99246000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
99246000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
99246000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99246000
99246000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 99253500, now got 0 active
99246000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
99264750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99295000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
99295000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
99295000: DRAM: system.mem_ctrl.dram: Activate at tick 99295000
99295000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 99295000, now got 1 active
99295000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99308750
99327500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99358000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
99358000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
99358000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99358000
99376750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99407000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
99407000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
99407000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99407000
99425750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99477000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
99477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
99477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99477000
99495750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99547000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
99547000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
99547000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99547000
99565750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99596000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
99596000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
99596000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99596000
99614750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99645000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
99645000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
99645000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99645000
99663750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99694000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
99694000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
99694000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99694000
99712750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99764000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
99764000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
99764000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99764000
99782750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99834000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
99834000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
99834000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99834000
99852750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99883000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
99883000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
99883000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99883000
99901750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99932000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
99932000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
99932000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99932000
99950750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
99981000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
99981000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
99981000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 99981000
99999750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100051000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
100051000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
100051000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100051000
100069750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100121000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
100121000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
100121000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100121000
100139750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100170000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
100170000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
100170000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100170000
100170000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 100177500, now got 0 active
100170000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
100188750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100219000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
100219000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
100219000: DRAM: system.mem_ctrl.dram: Activate at tick 100219000
100219000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 100219000, now got 1 active
100219000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100232750
100251500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100282000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
100282000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
100282000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100282000
100300750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100352000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
100352000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
100352000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100352000
100370750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100422000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
100422000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
100422000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100422000
100440750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100471000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
100471000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
100471000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100471000
100489750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100520000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
100520000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
100520000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100520000
100538750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100569000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
100569000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
100569000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100569000
100587750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100618000: DRAM: system.mem_ctrl.dram: Address: 0x76384 Rank 1 Bank 3 Row 3
100639000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
100639000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
100639000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100639000
100657750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100709000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
100709000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
100709000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100709000
100727750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100758000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
100758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
100758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100758000
100776750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100807000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
100807000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
100807000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100807000
100825750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100856000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
100856000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
100856000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100856000
100874750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100926000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
100926000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
100926000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100926000
100944750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
100996000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
100996000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
100996000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 100996000
101014750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101045000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
101045000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
101045000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101045000
101063750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101094000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
101094000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
101094000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101094000
101094000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 101101500, now got 0 active
101094000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
101112750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101143000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
101143000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
101143000: DRAM: system.mem_ctrl.dram: Activate at tick 101143000
101143000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 101143000, now got 1 active
101143000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101156750
101175500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101221250: DRAM: 0: Refresh due
101221250: DRAM: 0: Precharging all
101221250: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 101221250, now got 0 active
101221250: DRAM: 1: Refresh due
101221250: DRAM: 1: All banks already precharged, starting refresh
101227000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
101481250: DRAM: 1: Scheduling next request after refreshing rank 1
101495000: DRAM: 0: Scheduling next request after refreshing rank 0
101495000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
101495000: DRAM: system.mem_ctrl.dram: Activate at tick 101495000
101495000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 101495000, now got 1 active
101495000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101508750
101527500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101579000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
101579000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
101579000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101579000
101597750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101628000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
101628000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
101628000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101628000
101646750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101677000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
101677000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
101677000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101677000
101695750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101726000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
101726000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
101726000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101726000
101744750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101796000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
101796000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
101796000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101796000
101814750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101866000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
101866000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
101866000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101866000
101884750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101915000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
101915000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
101915000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101915000
101933750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
101964000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
101964000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
101964000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 101964000
101982750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102013000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
102013000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
102013000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102013000
102031750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102083000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
102083000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
102083000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102083000
102101750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102153000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
102153000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
102153000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102153000
102171750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102202000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
102202000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
102202000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102202000
102220750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102251000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
102251000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
102251000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102251000
102269750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102300000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
102300000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
102300000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102300000
102318750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102370000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
102370000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
102370000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102370000
102370000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 102377500, now got 0 active
102370000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
102388750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102440000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
102440000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
102440000: DRAM: system.mem_ctrl.dram: Activate at tick 102440000
102440000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 102440000, now got 1 active
102440000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102453750
102472500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102503000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
102503000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
102503000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102503000
102521750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102552000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
102552000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
102552000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102552000
102570750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102601000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
102601000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
102601000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102601000
102619750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102671000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
102671000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
102671000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102671000
102689750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102741000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
102741000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
102741000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102741000
102759750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102790000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
102790000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
102790000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102790000
102808750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102839000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
102839000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
102839000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102839000
102857750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102888000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
102888000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
102888000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102888000
102906750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
102958000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
102958000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
102958000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 102958000
102976750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103028000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
103028000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
103028000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103028000
103046750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103077000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
103077000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
103077000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103077000
103095750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103126000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
103126000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
103126000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103126000
103144750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103175000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
103175000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
103175000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103175000
103193750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103224000: DRAM: system.mem_ctrl.dram: Address: 0x763c4 Rank 1 Bank 3 Row 3
103245000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
103245000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
103245000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103245000
103263750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103315000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
103315000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
103315000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103315000
103315000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 103322500, now got 0 active
103315000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
103333750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103364000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
103364000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
103364000: DRAM: system.mem_ctrl.dram: Activate at tick 103364000
103364000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 103364000, now got 1 active
103364000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103377750
103396500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103427000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
103427000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
103427000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103427000
103445750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103476000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
103476000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
103476000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103476000
103494750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103546000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
103546000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
103546000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103546000
103564750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103616000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
103616000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
103616000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103616000
103634750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103665000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
103665000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
103665000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103665000
103683750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103714000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
103714000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
103714000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103714000
103732750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103763000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
103763000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
103763000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103763000
103781750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103833000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
103833000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
103833000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103833000
103851750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103903000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
103903000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
103903000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103903000
103921750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
103952000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
103952000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
103952000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 103952000
103970750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104001000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
104001000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
104001000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104001000
104019750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104050000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
104050000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
104050000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104050000
104068750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104120000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
104120000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
104120000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104120000
104138750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104190000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
104190000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
104190000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104190000
104208750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104239000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
104239000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
104239000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104239000
104239000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 104246500, now got 0 active
104239000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
104257750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104288000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
104288000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
104288000: DRAM: system.mem_ctrl.dram: Activate at tick 104288000
104288000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 104288000, now got 1 active
104288000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104301750
104320500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104351000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
104351000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
104351000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104351000
104369750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104421000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
104421000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
104421000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104421000
104439750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104491000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
104491000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
104491000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104491000
104509750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104540000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
104540000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
104540000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104540000
104558750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104589000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
104589000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
104589000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104589000
104607750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104638000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
104638000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
104638000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104638000
104656750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104708000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
104708000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
104708000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104708000
104726750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104778000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
104778000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
104778000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104778000
104796750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104827000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
104827000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
104827000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104827000
104845750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104876000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
104876000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
104876000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104876000
104894750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104925000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
104925000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
104925000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104925000
104943750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
104995000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
104995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
104995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 104995000
105013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105065000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
105065000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
105065000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105065000
105083750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105114000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
105114000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
105114000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105114000
105132750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105163000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
105163000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
105163000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105163000
105163000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 105170500, now got 0 active
105163000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
105181750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105212000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
105212000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
105212000: DRAM: system.mem_ctrl.dram: Activate at tick 105212000
105212000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 105212000, now got 1 active
105212000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105225750
105244500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105296000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
105296000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
105296000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105296000
105314750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105366000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
105366000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
105366000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105366000
105384750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105415000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
105415000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
105415000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105415000
105433750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105464000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
105464000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
105464000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105464000
105482750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105513000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
105513000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
105513000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105513000
105531750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105562000: DRAM: system.mem_ctrl.dram: Address: 0x76404 Rank 1 Bank 3 Row 3
105583000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
105583000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
105583000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105583000
105601750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105653000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
105653000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
105653000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105653000
105671750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105702000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
105702000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
105702000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105702000
105720750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105751000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
105751000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
105751000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105751000
105769750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105800000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
105800000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
105800000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105800000
105818750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105870000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
105870000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
105870000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105870000
105888750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105940000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
105940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
105940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105940000
105958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
105989000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
105989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
105989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 105989000
106007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106038000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
106038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
106038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106038000
106056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106087000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
106087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
106087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106087000
106087000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 106094500, now got 0 active
106087000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
106105750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106157000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
106157000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
106157000: DRAM: system.mem_ctrl.dram: Activate at tick 106157000
106157000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 106157000, now got 1 active
106157000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106170750
106189500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106241000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
106241000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
106241000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106241000
106259750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106290000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
106290000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
106290000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106290000
106308750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106339000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
106339000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
106339000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106339000
106357750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106388000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
106388000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
106388000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106388000
106406750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106458000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
106458000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
106458000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106458000
106476750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106528000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
106528000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
106528000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106528000
106546750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106577000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
106577000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
106577000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106577000
106595750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106626000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
106626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
106626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106626000
106644750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106675000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
106675000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
106675000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106675000
106693750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106745000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
106745000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
106745000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106745000
106763750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106815000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
106815000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
106815000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106815000
106833750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106864000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
106864000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
106864000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106864000
106882750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106913000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
106913000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
106913000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106913000
106931750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
106962000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
106962000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
106962000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 106962000
106980750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107032000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
107032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
107032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107032000
107032000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 107039500, now got 0 active
107032000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
107050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107102000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
107102000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
107102000: DRAM: system.mem_ctrl.dram: Activate at tick 107102000
107102000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 107102000, now got 1 active
107102000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107115750
107134500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107165000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
107165000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
107165000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107165000
107183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107214000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
107214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
107214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107214000
107232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107263000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
107263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
107263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107263000
107281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107333000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
107333000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
107333000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107333000
107351750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107403000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
107403000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
107403000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107403000
107421750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107452000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
107452000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
107452000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107452000
107470750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107501000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
107501000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
107501000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107501000
107519750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107550000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
107550000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
107550000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107550000
107568750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107620000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
107620000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
107620000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107620000
107638750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107690000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
107690000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
107690000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107690000
107708750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107739000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
107739000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
107739000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107739000
107757750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107788000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
107788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
107788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107788000
107806750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107837000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
107837000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
107837000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107837000
107855750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107886000: DRAM: system.mem_ctrl.dram: Address: 0x76444 Rank 1 Bank 3 Row 3
107907000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
107907000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
107907000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107907000
107925750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
107977000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
107977000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
107977000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 107977000
107977000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 107984500, now got 0 active
107977000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
107995750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108026000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
108026000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
108026000: DRAM: system.mem_ctrl.dram: Activate at tick 108026000
108026000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 108026000, now got 1 active
108026000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108039750
108058500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108089000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
108089000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
108089000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108089000
108107750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108138000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
108138000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
108138000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108138000
108156750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108208000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
108208000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
108208000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108208000
108226750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108278000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
108278000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
108278000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108278000
108296750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108327000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
108327000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
108327000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108327000
108345750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108376000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
108376000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
108376000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108376000
108394750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108425000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
108425000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
108425000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108425000
108443750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108495000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
108495000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
108495000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108495000
108513750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108565000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
108565000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
108565000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108565000
108583750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108614000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
108614000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
108614000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108614000
108632750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108663000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
108663000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
108663000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108663000
108681750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108712000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
108712000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
108712000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108712000
108730750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108782000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
108782000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
108782000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108782000
108800750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108852000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
108852000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
108852000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108852000
108870750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108901000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
108901000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
108901000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108901000
108901000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 108908500, now got 0 active
108901000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
108919750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
108950000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
108950000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
108950000: DRAM: system.mem_ctrl.dram: Activate at tick 108950000
108950000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 108950000, now got 1 active
108950000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 108963750
108982500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109007500: DRAM: 0: Refresh due
109007500: DRAM: 0: Precharging all
109007500: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 109007500, now got 0 active
109007500: DRAM: 1: Refresh due
109007500: DRAM: 1: All banks already precharged, starting refresh
109013000: DRAM: system.mem_ctrl.dram: Address: 0x40d0 Rank 0 Bank 2 Row 0
109267500: DRAM: 1: Scheduling next request after refreshing rank 1
109281250: DRAM: 0: Scheduling next request after refreshing rank 0
109281250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d0, rank/bank/row 0 2 0
109281250: DRAM: system.mem_ctrl.dram: Activate at tick 109281250
109281250: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 109281250, now got 1 active
109281250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109295000
109313750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109365000: DRAM: system.mem_ctrl.dram: Address: 0x40d4 Rank 0 Bank 2 Row 0
109365000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d4, rank/bank/row 0 2 0
109365000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109365000
109383750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109435000: DRAM: system.mem_ctrl.dram: Address: 0x40d8 Rank 0 Bank 2 Row 0
109435000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40d8, rank/bank/row 0 2 0
109435000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109435000
109453750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109484000: DRAM: system.mem_ctrl.dram: Address: 0x40dc Rank 0 Bank 2 Row 0
109484000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40dc, rank/bank/row 0 2 0
109484000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109484000
109502750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109533000: DRAM: system.mem_ctrl.dram: Address: 0x40e0 Rank 0 Bank 2 Row 0
109533000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e0, rank/bank/row 0 2 0
109533000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109533000
109551750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109582000: DRAM: system.mem_ctrl.dram: Address: 0x40e4 Rank 0 Bank 2 Row 0
109582000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e4, rank/bank/row 0 2 0
109582000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109582000
109600750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109631000: DRAM: system.mem_ctrl.dram: Address: 0x4250 Rank 0 Bank 2 Row 0
109631000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4250, rank/bank/row 0 2 0
109631000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109631000
109649750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109680000: DRAM: system.mem_ctrl.dram: Address: 0x40e8 Rank 0 Bank 2 Row 0
109680000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40e8, rank/bank/row 0 2 0
109680000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109680000
109698750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109750000: DRAM: system.mem_ctrl.dram: Address: 0x40ec Rank 0 Bank 2 Row 0
109750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40ec, rank/bank/row 0 2 0
109750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109750000
109768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109799000: DRAM: system.mem_ctrl.dram: Address: 0x40f0 Rank 0 Bank 2 Row 0
109799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40f0, rank/bank/row 0 2 0
109799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109799000
109817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109848000: DRAM: system.mem_ctrl.dram: Address: 0x40f4 Rank 0 Bank 2 Row 0
109848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40f4, rank/bank/row 0 2 0
109848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109848000
109866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109897000: DRAM: system.mem_ctrl.dram: Address: 0x40f8 Rank 0 Bank 2 Row 0
109897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40f8, rank/bank/row 0 2 0
109897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109897000
109915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
109946000: DRAM: system.mem_ctrl.dram: Address: 0x7603c Rank 1 Bank 3 Row 3
109946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7603c, rank/bank/row 1 3 3
109946000: DRAM: system.mem_ctrl.dram: Activate at tick 109946000
109946000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 109946000, now got 1 active
109946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 109959750
109978500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
110009000: DRAM: system.mem_ctrl.dram: Address: 0x40fc Rank 0 Bank 2 Row 0
110009000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40fc, rank/bank/row 0 2 0
110009000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110009000
110027750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110058000: DRAM: system.mem_ctrl.dram: Address: 0x4100 Rank 0 Bank 2 Row 0
110058000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4100, rank/bank/row 0 2 0
110058000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110058000
110076750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110107000: DRAM: system.mem_ctrl.dram: Address: 0x764b4 Rank 1 Bank 3 Row 3
110128000: DRAM: system.mem_ctrl.dram: Address: 0x4104 Rank 0 Bank 2 Row 0
110128000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4104, rank/bank/row 0 2 0
110128000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110128000
110146750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110177000: DRAM: system.mem_ctrl.dram: Address: 0x4108 Rank 0 Bank 2 Row 0
110177000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4108, rank/bank/row 0 2 0
110177000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110177000
110177000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 110184500, now got 0 active
110177000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 2
110195750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110226000: DRAM: system.mem_ctrl.dram: Address: 0x410c Rank 0 Bank 2 Row 0
110226000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x410c, rank/bank/row 0 2 0
110226000: DRAM: system.mem_ctrl.dram: Activate at tick 110226000
110226000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 0 at tick 110226000, now got 1 active
110226000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110239750
110258500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110289000: DRAM: system.mem_ctrl.dram: Address: 0x7603c Rank 1 Bank 3 Row 3
110310000: DRAM: system.mem_ctrl.dram: Address: 0x4110 Rank 0 Bank 2 Row 0
110310000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4110, rank/bank/row 0 2 0
110310000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110310000
110328750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110359000: DRAM: system.mem_ctrl.dram: Address: 0x4114 Rank 0 Bank 2 Row 0
110359000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4114, rank/bank/row 0 2 0
110359000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110359000
110377750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110408000: DRAM: system.mem_ctrl.dram: Address: 0x77bf4 Rank 1 Bank 3 Row 3
110408000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bf4, rank/bank/row 1 3 3
110408000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110408000
110426750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
110457000: DRAM: system.mem_ctrl.dram: Address: 0x77bfc Rank 1 Bank 3 Row 3
110457000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bfc, rank/bank/row 1 3 3
110457000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110457000
110458000: DRAM: system.mem_ctrl.dram: Address: 0x77c00 Rank 1 Bank 3 Row 3
110458000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c00, rank/bank/row 1 3 3
110458000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110462000
110475750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 1
110480750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
110511000: DRAM: system.mem_ctrl.dram: Address: 0x77c04 Rank 1 Bank 3 Row 3
110511000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c04, rank/bank/row 1 3 3
110511000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110511000
110529750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
110560000: DRAM: system.mem_ctrl.dram: Address: 0x77c0c Rank 1 Bank 3 Row 3
110560000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c0c, rank/bank/row 1 3 3
110560000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110560000
110578750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
110609000: DRAM: system.mem_ctrl.dram: Address: 0x77c14 Rank 1 Bank 3 Row 3
110609000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c14, rank/bank/row 1 3 3
110609000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110609000
110627750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
110658000: DRAM: system.mem_ctrl.dram: Address: 0x6b6c Rank 0 Bank 3 Row 0
110658000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b6c, rank/bank/row 0 3 0
110658000: DRAM: system.mem_ctrl.dram: Activate at tick 110658000
110658000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 110658000, now got 2 active
110658000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110671750
110690500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110721000: DRAM: system.mem_ctrl.dram: Address: 0x65b4 Rank 0 Bank 3 Row 0
110721000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65b4, rank/bank/row 0 3 0
110721000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110721000
110739750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110770000: DRAM: system.mem_ctrl.dram: Address: 0x7268 Rank 0 Bank 3 Row 0
110770000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7268, rank/bank/row 0 3 0
110770000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110770000
110788750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110819000: DRAM: system.mem_ctrl.dram: Address: 0x65b8 Rank 0 Bank 3 Row 0
110819000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65b8, rank/bank/row 0 3 0
110819000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110819000
110837750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110868000: DRAM: system.mem_ctrl.dram: Address: 0x65bc Rank 0 Bank 3 Row 0
110868000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65bc, rank/bank/row 0 3 0
110868000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110868000
110886750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110917000: DRAM: system.mem_ctrl.dram: Address: 0x65c0 Rank 0 Bank 3 Row 0
110917000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65c0, rank/bank/row 0 3 0
110917000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110917000
110935750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
110966000: DRAM: system.mem_ctrl.dram: Address: 0x65c4 Rank 0 Bank 3 Row 0
110966000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65c4, rank/bank/row 0 3 0
110966000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 110966000
110984750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111015000: DRAM: system.mem_ctrl.dram: Address: 0x77c20 Rank 1 Bank 3 Row 3
111036000: DRAM: system.mem_ctrl.dram: Address: 0x65c8 Rank 0 Bank 3 Row 0
111036000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65c8, rank/bank/row 0 3 0
111036000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111036000
111054750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111085000: DRAM: system.mem_ctrl.dram: Address: 0x6620 Rank 0 Bank 3 Row 0
111085000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6620, rank/bank/row 0 3 0
111085000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111085000
111103750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111154000: DRAM: system.mem_ctrl.dram: Address: 0x6624 Rank 0 Bank 3 Row 0
111154000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6624, rank/bank/row 0 3 0
111154000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111154000
111172750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111203000: DRAM: system.mem_ctrl.dram: Address: 0x6628 Rank 0 Bank 3 Row 0
111203000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6628, rank/bank/row 0 3 0
111203000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111203000
111221750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111252000: DRAM: system.mem_ctrl.dram: Address: 0x6808 Rank 0 Bank 3 Row 0
111252000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6808, rank/bank/row 0 3 0
111252000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111252000
111270750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111301000: DRAM: system.mem_ctrl.dram: Address: 0x680c Rank 0 Bank 3 Row 0
111301000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x680c, rank/bank/row 0 3 0
111301000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111301000
111319750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111350000: DRAM: system.mem_ctrl.dram: Address: 0x6810 Rank 0 Bank 3 Row 0
111350000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6810, rank/bank/row 0 3 0
111350000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111350000
111368750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111399000: DRAM: system.mem_ctrl.dram: Address: 0x77c2c Rank 1 Bank 3 Row 3
111399000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c2c, rank/bank/row 1 3 3
111399000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111399000
111417750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
111448000: DRAM: system.mem_ctrl.dram: Address: 0x6814 Rank 0 Bank 3 Row 0
111448000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6814, rank/bank/row 0 3 0
111448000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111448000
111466750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111497000: DRAM: system.mem_ctrl.dram: Address: 0x6818 Rank 0 Bank 3 Row 0
111497000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6818, rank/bank/row 0 3 0
111497000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111497000
111497000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 111504500, now got 1 active
111497000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
111515750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111546000: DRAM: system.mem_ctrl.dram: Address: 0x681c Rank 0 Bank 3 Row 0
111546000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x681c, rank/bank/row 0 3 0
111546000: DRAM: system.mem_ctrl.dram: Activate at tick 111546000
111546000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 111546000, now got 2 active
111546000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111559750
111578500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111609000: DRAM: system.mem_ctrl.dram: Address: 0x6820 Rank 0 Bank 3 Row 0
111609000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6820, rank/bank/row 0 3 0
111609000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111609000
111627750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111658000: DRAM: system.mem_ctrl.dram: Address: 0x6824 Rank 0 Bank 3 Row 0
111658000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6824, rank/bank/row 0 3 0
111658000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111658000
111676750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111707000: DRAM: system.mem_ctrl.dram: Address: 0x6828 Rank 0 Bank 3 Row 0
111707000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6828, rank/bank/row 0 3 0
111707000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111707000
111725750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111756000: DRAM: system.mem_ctrl.dram: Address: 0x682c Rank 0 Bank 3 Row 0
111756000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x682c, rank/bank/row 0 3 0
111756000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111756000
111774750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111805000: DRAM: system.mem_ctrl.dram: Address: 0x6830 Rank 0 Bank 3 Row 0
111805000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6830, rank/bank/row 0 3 0
111805000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111805000
111823750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111854000: DRAM: system.mem_ctrl.dram: Address: 0x6834 Rank 0 Bank 3 Row 0
111854000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6834, rank/bank/row 0 3 0
111854000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111854000
111872750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
111903000: DRAM: system.mem_ctrl.dram: Address: 0x76468 Rank 1 Bank 3 Row 3
111903000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76468, rank/bank/row 1 3 3
111903000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111903000
111921750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
111952000: DRAM: system.mem_ctrl.dram: Address: 0x6838 Rank 0 Bank 3 Row 0
111952000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6838, rank/bank/row 0 3 0
111952000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 111952000
111970750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112001000: DRAM: system.mem_ctrl.dram: Address: 0x683c Rank 0 Bank 3 Row 0
112001000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x683c, rank/bank/row 0 3 0
112001000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112001000
112019750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112050000: DRAM: system.mem_ctrl.dram: Address: 0x6840 Rank 0 Bank 3 Row 0
112050000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6840, rank/bank/row 0 3 0
112050000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112050000
112068750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112099000: DRAM: system.mem_ctrl.dram: Address: 0x6844 Rank 0 Bank 3 Row 0
112099000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6844, rank/bank/row 0 3 0
112099000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112099000
112117750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112148000: DRAM: system.mem_ctrl.dram: Address: 0x6848 Rank 0 Bank 3 Row 0
112148000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6848, rank/bank/row 0 3 0
112148000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112148000
112166750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112197000: DRAM: system.mem_ctrl.dram: Address: 0x684c Rank 0 Bank 3 Row 0
112197000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x684c, rank/bank/row 0 3 0
112197000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112197000
112215750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112246000: DRAM: system.mem_ctrl.dram: Address: 0x6850 Rank 0 Bank 3 Row 0
112246000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6850, rank/bank/row 0 3 0
112246000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112246000
112264750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112295000: DRAM: system.mem_ctrl.dram: Address: 0x6854 Rank 0 Bank 3 Row 0
112295000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6854, rank/bank/row 0 3 0
112295000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112295000
112313750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112344000: DRAM: system.mem_ctrl.dram: Address: 0x6858 Rank 0 Bank 3 Row 0
112344000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6858, rank/bank/row 0 3 0
112344000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112344000
112344000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 112351500, now got 1 active
112344000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
112362750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112393000: DRAM: system.mem_ctrl.dram: Address: 0x685c Rank 0 Bank 3 Row 0
112393000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x685c, rank/bank/row 0 3 0
112393000: DRAM: system.mem_ctrl.dram: Activate at tick 112393000
112393000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 112393000, now got 2 active
112393000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112406750
112425500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112456000: DRAM: system.mem_ctrl.dram: Address: 0x6860 Rank 0 Bank 3 Row 0
112456000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6860, rank/bank/row 0 3 0
112456000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112456000
112474750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112505000: DRAM: system.mem_ctrl.dram: Address: 0x6864 Rank 0 Bank 3 Row 0
112505000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6864, rank/bank/row 0 3 0
112505000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112505000
112523750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112554000: DRAM: system.mem_ctrl.dram: Address: 0x6868 Rank 0 Bank 3 Row 0
112554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6868, rank/bank/row 0 3 0
112554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112554000
112572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112603000: DRAM: system.mem_ctrl.dram: Address: 0x7646c Rank 1 Bank 3 Row 3
112603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7646c, rank/bank/row 1 3 3
112603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112603000
112621750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
112652000: DRAM: system.mem_ctrl.dram: Address: 0x686c Rank 0 Bank 3 Row 0
112652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x686c, rank/bank/row 0 3 0
112652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112652000
112670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112701000: DRAM: system.mem_ctrl.dram: Address: 0x6870 Rank 0 Bank 3 Row 0
112701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6870, rank/bank/row 0 3 0
112701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112701000
112719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112750000: DRAM: system.mem_ctrl.dram: Address: 0x685c Rank 0 Bank 3 Row 0
112750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x685c, rank/bank/row 0 3 0
112750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112750000
112768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112799000: DRAM: system.mem_ctrl.dram: Address: 0x6860 Rank 0 Bank 3 Row 0
112799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6860, rank/bank/row 0 3 0
112799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112799000
112817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112848000: DRAM: system.mem_ctrl.dram: Address: 0x6864 Rank 0 Bank 3 Row 0
112848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6864, rank/bank/row 0 3 0
112848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112848000
112866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112897000: DRAM: system.mem_ctrl.dram: Address: 0x6868 Rank 0 Bank 3 Row 0
112897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6868, rank/bank/row 0 3 0
112897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112897000
112915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
112946000: DRAM: system.mem_ctrl.dram: Address: 0x76470 Rank 1 Bank 3 Row 3
112946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76470, rank/bank/row 1 3 3
112946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112946000
112964750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
112995000: DRAM: system.mem_ctrl.dram: Address: 0x686c Rank 0 Bank 3 Row 0
112995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x686c, rank/bank/row 0 3 0
112995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 112995000
113013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113044000: DRAM: system.mem_ctrl.dram: Address: 0x6870 Rank 0 Bank 3 Row 0
113044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6870, rank/bank/row 0 3 0
113044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113044000
113062750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113093000: DRAM: system.mem_ctrl.dram: Address: 0x685c Rank 0 Bank 3 Row 0
113093000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x685c, rank/bank/row 0 3 0
113093000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113093000
113111750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113142000: DRAM: system.mem_ctrl.dram: Address: 0x6860 Rank 0 Bank 3 Row 0
113142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6860, rank/bank/row 0 3 0
113142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113142000
113160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113191000: DRAM: system.mem_ctrl.dram: Address: 0x6864 Rank 0 Bank 3 Row 0
113191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6864, rank/bank/row 0 3 0
113191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113191000
113209750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113240000: DRAM: system.mem_ctrl.dram: Address: 0x6868 Rank 0 Bank 3 Row 0
113240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6868, rank/bank/row 0 3 0
113240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113240000
113240000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 113247500, now got 1 active
113240000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
113258750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113289000: DRAM: system.mem_ctrl.dram: Address: 0x76474 Rank 1 Bank 3 Row 3
113289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76474, rank/bank/row 1 3 3
113289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113289000
113307750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
113338000: DRAM: system.mem_ctrl.dram: Address: 0x686c Rank 0 Bank 3 Row 0
113338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x686c, rank/bank/row 0 3 0
113338000: DRAM: system.mem_ctrl.dram: Activate at tick 113338000
113338000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 113338000, now got 2 active
113338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113351750
113370500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113401000: DRAM: system.mem_ctrl.dram: Address: 0x6870 Rank 0 Bank 3 Row 0
113401000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6870, rank/bank/row 0 3 0
113401000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113401000
113419750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113450000: DRAM: system.mem_ctrl.dram: Address: 0x685c Rank 0 Bank 3 Row 0
113450000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x685c, rank/bank/row 0 3 0
113450000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113450000
113468750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113499000: DRAM: system.mem_ctrl.dram: Address: 0x6860 Rank 0 Bank 3 Row 0
113499000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6860, rank/bank/row 0 3 0
113499000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113499000
113517750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113548000: DRAM: system.mem_ctrl.dram: Address: 0x6864 Rank 0 Bank 3 Row 0
113548000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6864, rank/bank/row 0 3 0
113548000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113548000
113566750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113597000: DRAM: system.mem_ctrl.dram: Address: 0x68c4 Rank 0 Bank 3 Row 0
113597000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68c4, rank/bank/row 0 3 0
113597000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113597000
113615750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113646000: DRAM: system.mem_ctrl.dram: Address: 0x76068 Rank 1 Bank 3 Row 3
113646000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76068, rank/bank/row 1 3 3
113646000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113646000
113664750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
113695000: DRAM: system.mem_ctrl.dram: Address: 0x68c8 Rank 0 Bank 3 Row 0
113695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68c8, rank/bank/row 0 3 0
113695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113695000
113713750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113744000: DRAM: system.mem_ctrl.dram: Address: 0x68cc Rank 0 Bank 3 Row 0
113744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68cc, rank/bank/row 0 3 0
113744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113744000
113762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113793000: DRAM: system.mem_ctrl.dram: Address: 0x68d0 Rank 0 Bank 3 Row 0
113793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68d0, rank/bank/row 0 3 0
113793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113793000
113811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113842000: DRAM: system.mem_ctrl.dram: Address: 0x7606c Rank 1 Bank 3 Row 3
113842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7606c, rank/bank/row 1 3 3
113842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113842000
113860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
113891000: DRAM: system.mem_ctrl.dram: Address: 0x68d4 Rank 0 Bank 3 Row 0
113891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68d4, rank/bank/row 0 3 0
113891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113891000
113909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
113961000: DRAM: system.mem_ctrl.dram: Address: 0x68d8 Rank 0 Bank 3 Row 0
113961000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68d8, rank/bank/row 0 3 0
113961000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 113961000
113979750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114010000: DRAM: system.mem_ctrl.dram: Address: 0x68dc Rank 0 Bank 3 Row 0
114010000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68dc, rank/bank/row 0 3 0
114010000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114010000
114028750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114059000: DRAM: system.mem_ctrl.dram: Address: 0x68e0 Rank 0 Bank 3 Row 0
114059000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68e0, rank/bank/row 0 3 0
114059000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114059000
114077750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114129000: DRAM: system.mem_ctrl.dram: Address: 0x68e4 Rank 0 Bank 3 Row 0
114129000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68e4, rank/bank/row 0 3 0
114129000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114129000
114147750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114178000: DRAM: system.mem_ctrl.dram: Address: 0x68e8 Rank 0 Bank 3 Row 0
114178000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68e8, rank/bank/row 0 3 0
114178000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114178000
114196750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114247000: DRAM: system.mem_ctrl.dram: Address: 0x68ec Rank 0 Bank 3 Row 0
114247000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68ec, rank/bank/row 0 3 0
114247000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114247000
114247000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 114254500, now got 1 active
114247000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
114265750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114296000: DRAM: system.mem_ctrl.dram: Address: 0x68f0 Rank 0 Bank 3 Row 0
114296000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68f0, rank/bank/row 0 3 0
114296000: DRAM: system.mem_ctrl.dram: Activate at tick 114296000
114296000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 114296000, now got 2 active
114296000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114309750
114328500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114359000: DRAM: system.mem_ctrl.dram: Address: 0x6bc0 Rank 0 Bank 3 Row 0
114359000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6bc0, rank/bank/row 0 3 0
114359000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114359000
114377750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114408000: DRAM: system.mem_ctrl.dram: Address: 0x727c Rank 0 Bank 3 Row 0
114408000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x727c, rank/bank/row 0 3 0
114408000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114408000
114426750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114457000: DRAM: system.mem_ctrl.dram: Address: 0x6bc4 Rank 0 Bank 3 Row 0
114457000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6bc4, rank/bank/row 0 3 0
114457000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114457000
114475750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114506000: DRAM: system.mem_ctrl.dram: Address: 0x7648c Rank 1 Bank 3 Row 3
114506000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7648c, rank/bank/row 1 3 3
114506000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114506000
114524750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
114555000: DRAM: system.mem_ctrl.dram: Address: 0x6bc8 Rank 0 Bank 3 Row 0
114555000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6bc8, rank/bank/row 0 3 0
114555000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114555000
114573750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114604000: DRAM: system.mem_ctrl.dram: Address: 0x764a0 Rank 1 Bank 3 Row 3
114604000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764a0, rank/bank/row 1 3 3
114604000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114604000
114604000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 114611500, now got 0 active
114604000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 11
114622750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
114653000: DRAM: system.mem_ctrl.dram: Address: 0x6bcc Rank 0 Bank 3 Row 0
114653000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6bcc, rank/bank/row 0 3 0
114653000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114653000
114671750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114702000: DRAM: system.mem_ctrl.dram: Address: 0x6bd0 Rank 0 Bank 3 Row 0
114702000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6bd0, rank/bank/row 0 3 0
114702000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114702000
114720750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114751000: DRAM: system.mem_ctrl.dram: Address: 0x6bd4 Rank 0 Bank 3 Row 0
114751000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6bd4, rank/bank/row 0 3 0
114751000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114751000
114769750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114821000: DRAM: system.mem_ctrl.dram: Address: 0x6bd8 Rank 0 Bank 3 Row 0
114821000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6bd8, rank/bank/row 0 3 0
114821000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114821000
114839750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114870000: DRAM: system.mem_ctrl.dram: Address: 0x6e30 Rank 0 Bank 3 Row 0
114870000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6e30, rank/bank/row 0 3 0
114870000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114870000
114888750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114919000: DRAM: system.mem_ctrl.dram: Address: 0x6e34 Rank 0 Bank 3 Row 0
114919000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6e34, rank/bank/row 0 3 0
114919000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114919000
114937750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
114968000: DRAM: system.mem_ctrl.dram: Address: 0x6c20 Rank 0 Bank 3 Row 0
114968000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6c20, rank/bank/row 0 3 0
114968000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 114968000
114986750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115017000: DRAM: system.mem_ctrl.dram: Address: 0x7264 Rank 0 Bank 3 Row 0
115017000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7264, rank/bank/row 0 3 0
115017000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115017000
115035750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115066000: DRAM: system.mem_ctrl.dram: Address: 0x6c24 Rank 0 Bank 3 Row 0
115066000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6c24, rank/bank/row 0 3 0
115066000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115066000
115084750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115115000: DRAM: system.mem_ctrl.dram: Address: 0x6c28 Rank 0 Bank 3 Row 0
115115000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6c28, rank/bank/row 0 3 0
115115000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115115000
115133750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115164000: DRAM: system.mem_ctrl.dram: Address: 0x6f14 Rank 0 Bank 3 Row 0
115164000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f14, rank/bank/row 0 3 0
115164000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115164000
115164000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 115171500, now got 1 active
115164000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
115182750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115213000: DRAM: system.mem_ctrl.dram: Address: 0x727c Rank 0 Bank 3 Row 0
115213000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x727c, rank/bank/row 0 3 0
115213000: DRAM: system.mem_ctrl.dram: Activate at tick 115213000
115213000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 115213000, now got 2 active
115213000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115226750
115245500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115276000: DRAM: system.mem_ctrl.dram: Address: 0x6f18 Rank 0 Bank 3 Row 0
115276000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f18, rank/bank/row 0 3 0
115276000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115276000
115294750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115345000: DRAM: system.mem_ctrl.dram: Address: 0x6f1c Rank 0 Bank 3 Row 0
115345000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f1c, rank/bank/row 0 3 0
115345000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115345000
115363750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115394000: DRAM: system.mem_ctrl.dram: Address: 0x76488 Rank 1 Bank 3 Row 3
115394000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76488, rank/bank/row 1 3 3
115394000: DRAM: system.mem_ctrl.dram: Activate at tick 115394000
115394000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 115394000, now got 1 active
115394000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115407750
115426500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
115457000: DRAM: system.mem_ctrl.dram: Address: 0x6f20 Rank 0 Bank 3 Row 0
115457000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f20, rank/bank/row 0 3 0
115457000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115457000
115475750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115506000: DRAM: system.mem_ctrl.dram: Address: 0x6f24 Rank 0 Bank 3 Row 0
115506000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f24, rank/bank/row 0 3 0
115506000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115506000
115524750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115555000: DRAM: system.mem_ctrl.dram: Address: 0x6f28 Rank 0 Bank 3 Row 0
115555000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f28, rank/bank/row 0 3 0
115555000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115555000
115573750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115604000: DRAM: system.mem_ctrl.dram: Address: 0x77c30 Rank 1 Bank 3 Row 3
115604000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c30, rank/bank/row 1 3 3
115604000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115604000
115622750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
115653000: DRAM: system.mem_ctrl.dram: Address: 0x6f2c Rank 0 Bank 3 Row 0
115653000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f2c, rank/bank/row 0 3 0
115653000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115653000
115671750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115702000: DRAM: system.mem_ctrl.dram: Address: 0x6f30 Rank 0 Bank 3 Row 0
115702000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f30, rank/bank/row 0 3 0
115702000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115702000
115720750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115751000: DRAM: system.mem_ctrl.dram: Address: 0x77c34 Rank 1 Bank 3 Row 3
115751000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c34, rank/bank/row 1 3 3
115751000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115751000
115769750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
115800000: DRAM: system.mem_ctrl.dram: Address: 0x6f34 Rank 0 Bank 3 Row 0
115800000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f34, rank/bank/row 0 3 0
115800000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115800000
115818750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115849000: DRAM: system.mem_ctrl.dram: Address: 0x6f38 Rank 0 Bank 3 Row 0
115849000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f38, rank/bank/row 0 3 0
115849000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115849000
115867750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115898000: DRAM: system.mem_ctrl.dram: Address: 0x6f3c Rank 0 Bank 3 Row 0
115898000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f3c, rank/bank/row 0 3 0
115898000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115898000
115916750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115947000: DRAM: system.mem_ctrl.dram: Address: 0x6f40 Rank 0 Bank 3 Row 0
115947000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f40, rank/bank/row 0 3 0
115947000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115947000
115965750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
115996000: DRAM: system.mem_ctrl.dram: Address: 0x6f44 Rank 0 Bank 3 Row 0
115996000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f44, rank/bank/row 0 3 0
115996000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 115996000
116014750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116045000: DRAM: system.mem_ctrl.dram: Address: 0x6f48 Rank 0 Bank 3 Row 0
116045000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f48, rank/bank/row 0 3 0
116045000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116045000
116063750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116115000: DRAM: system.mem_ctrl.dram: Address: 0x6f4c Rank 0 Bank 3 Row 0
116115000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f4c, rank/bank/row 0 3 0
116115000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116115000
116133750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116164000: DRAM: system.mem_ctrl.dram: Address: 0x6f50 Rank 0 Bank 3 Row 0
116164000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f50, rank/bank/row 0 3 0
116164000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116164000
116164000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 116171500, now got 1 active
116164000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
116182750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116213000: DRAM: system.mem_ctrl.dram: Address: 0x6f54 Rank 0 Bank 3 Row 0
116213000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f54, rank/bank/row 0 3 0
116213000: DRAM: system.mem_ctrl.dram: Activate at tick 116213000
116213000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 116213000, now got 2 active
116213000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116226750
116245500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116276000: DRAM: system.mem_ctrl.dram: Address: 0x7290 Rank 0 Bank 3 Row 0
116276000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7290, rank/bank/row 0 3 0
116276000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116276000
116294750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116325000: DRAM: system.mem_ctrl.dram: Address: 0x6f58 Rank 0 Bank 3 Row 0
116325000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f58, rank/bank/row 0 3 0
116325000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116325000
116343750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116374000: DRAM: system.mem_ctrl.dram: Address: 0x6f5c Rank 0 Bank 3 Row 0
116374000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f5c, rank/bank/row 0 3 0
116374000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116374000
116392750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116423000: DRAM: system.mem_ctrl.dram: Address: 0x754a4 Rank 1 Bank 2 Row 3
116423000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x754a4, rank/bank/row 1 2 3
116423000: DRAM: system.mem_ctrl.dram: Activate at tick 116423000
116423000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 116423000, now got 2 active
116423000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116436750
116455500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
116486000: DRAM: system.mem_ctrl.dram: Address: 0x9950 Rank 0 Bank 4 Row 0
116486000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9950, rank/bank/row 0 4 0
116486000: DRAM: system.mem_ctrl.dram: Activate at tick 116486000
116486000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 116486000, now got 3 active
116486000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116499750
116518500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116570000: DRAM: system.mem_ctrl.dram: Address: 0x9954 Rank 0 Bank 4 Row 0
116570000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9954, rank/bank/row 0 4 0
116570000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116570000
116588750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116619000: DRAM: system.mem_ctrl.dram: Address: 0x9958 Rank 0 Bank 4 Row 0
116619000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9958, rank/bank/row 0 4 0
116619000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116619000
116637750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116668000: DRAM: system.mem_ctrl.dram: Address: 0xae30 Rank 0 Bank 5 Row 0
116668000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae30, rank/bank/row 0 5 0
116668000: DRAM: system.mem_ctrl.dram: Activate at tick 116668000
116668000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 116668000, now got 4 active
116668000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 116681750
116700500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
116793750: DRAM: 0: Refresh due
116793750: DRAM: 0: Precharging all
116793750: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 0 at tick 116793750, now got 3 active
116793750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 116793750, now got 2 active
116793750: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 116793750, now got 1 active
116793750: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 116793750, now got 0 active
116793750: DRAM: 1: Refresh due
116793750: DRAM: 1: Precharging all
116793750: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 116793750, now got 1 active
116793750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 116793750, now got 0 active
116794000: DRAM: system.mem_ctrl.dram: Address: 0xae34 Rank 0 Bank 5 Row 0
117067500: DRAM: 0: Scheduling next request after refreshing rank 0
117067500: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae34, rank/bank/row 0 5 0
117067500: DRAM: system.mem_ctrl.dram: Activate at tick 117067500
117067500: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 117067500, now got 1 active
117067500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117081250
117067500: DRAM: 1: Scheduling next request after refreshing rank 1
117100000: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117130000: DRAM: system.mem_ctrl.dram: Address: 0xaea4 Rank 0 Bank 5 Row 0
117130000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaea4, rank/bank/row 0 5 0
117130000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117130000
117148750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117179000: DRAM: system.mem_ctrl.dram: Address: 0xae38 Rank 0 Bank 5 Row 0
117179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae38, rank/bank/row 0 5 0
117179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117179000
117197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117228000: DRAM: system.mem_ctrl.dram: Address: 0xae3c Rank 0 Bank 5 Row 0
117228000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae3c, rank/bank/row 0 5 0
117228000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117228000
117246750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117277000: DRAM: system.mem_ctrl.dram: Address: 0xae40 Rank 0 Bank 5 Row 0
117277000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae40, rank/bank/row 0 5 0
117277000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117277000
117295750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117326000: DRAM: system.mem_ctrl.dram: Address: 0x76c48 Rank 1 Bank 3 Row 3
117326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76c48, rank/bank/row 1 3 3
117326000: DRAM: system.mem_ctrl.dram: Activate at tick 117326000
117326000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 117326000, now got 1 active
117326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117339750
117358500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117389000: DRAM: system.mem_ctrl.dram: Address: 0xae44 Rank 0 Bank 5 Row 0
117389000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae44, rank/bank/row 0 5 0
117389000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117389000
117407750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117438000: DRAM: system.mem_ctrl.dram: Address: 0xae48 Rank 0 Bank 5 Row 0
117438000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae48, rank/bank/row 0 5 0
117438000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117438000
117456750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117487000: DRAM: system.mem_ctrl.dram: Address: 0xae4c Rank 0 Bank 5 Row 0
117487000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae4c, rank/bank/row 0 5 0
117487000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117487000
117505750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117536000: DRAM: system.mem_ctrl.dram: Address: 0xaea8 Rank 0 Bank 5 Row 0
117536000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaea8, rank/bank/row 0 5 0
117536000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117536000
117554750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117585000: DRAM: system.mem_ctrl.dram: Address: 0xae50 Rank 0 Bank 5 Row 0
117585000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae50, rank/bank/row 0 5 0
117585000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117585000
117603750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117654000: DRAM: system.mem_ctrl.dram: Address: 0xae54 Rank 0 Bank 5 Row 0
117654000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae54, rank/bank/row 0 5 0
117654000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117654000
117672750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117703000: DRAM: system.mem_ctrl.dram: Address: 0xae58 Rank 0 Bank 5 Row 0
117703000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae58, rank/bank/row 0 5 0
117703000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117703000
117721750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117752000: DRAM: system.mem_ctrl.dram: Address: 0xae5c Rank 0 Bank 5 Row 0
117752000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae5c, rank/bank/row 0 5 0
117752000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117752000
117770750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117801000: DRAM: system.mem_ctrl.dram: Address: 0xae60 Rank 0 Bank 5 Row 0
117801000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae60, rank/bank/row 0 5 0
117801000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117801000
117819750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117850000: DRAM: system.mem_ctrl.dram: Address: 0xae64 Rank 0 Bank 5 Row 0
117850000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae64, rank/bank/row 0 5 0
117850000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117850000
117868750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117899000: DRAM: system.mem_ctrl.dram: Address: 0xae8c Rank 0 Bank 5 Row 0
117899000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae8c, rank/bank/row 0 5 0
117899000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117899000
117899000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 117906500, now got 0 active
117899000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 5
117917750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
117948000: DRAM: system.mem_ctrl.dram: Address: 0x76c48 Rank 1 Bank 3 Row 3
117948000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76c48, rank/bank/row 1 3 3
117948000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 117948000
117966750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
117997000: DRAM: system.mem_ctrl.dram: Address: 0xae90 Rank 0 Bank 5 Row 0
117997000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae90, rank/bank/row 0 5 0
117997000: DRAM: system.mem_ctrl.dram: Activate at tick 117997000
117997000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 117997000, now got 1 active
117997000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118010750
118029500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118060000: DRAM: system.mem_ctrl.dram: Address: 0xae94 Rank 0 Bank 5 Row 0
118060000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae94, rank/bank/row 0 5 0
118060000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118060000
118078750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118109000: DRAM: system.mem_ctrl.dram: Address: 0x2b024 Rank 0 Bank 5 Row 1
118109000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b024, rank/bank/row 0 5 1
118109000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 118109000, now got 0 active
118109000: DRAM: system.mem_ctrl.dram: Activate at tick 118122750
118109000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 118122750, now got 1 active
118109000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118136500
118155250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118249000: DRAM: system.mem_ctrl.dram: Address: 0x2b028 Rank 0 Bank 5 Row 1
118249000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b028, rank/bank/row 0 5 1
118249000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118249000
118267750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118298000: DRAM: system.mem_ctrl.dram: Address: 0x2b02c Rank 0 Bank 5 Row 1
118298000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b02c, rank/bank/row 0 5 1
118298000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118298000
118316750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118347000: DRAM: system.mem_ctrl.dram: Address: 0x2b030 Rank 0 Bank 5 Row 1
118347000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b030, rank/bank/row 0 5 1
118347000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118347000
118365750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118396000: DRAM: system.mem_ctrl.dram: Address: 0x2b034 Rank 0 Bank 5 Row 1
118396000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b034, rank/bank/row 0 5 1
118396000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118396000
118414750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118445000: DRAM: system.mem_ctrl.dram: Address: 0x2b038 Rank 0 Bank 5 Row 1
118445000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b038, rank/bank/row 0 5 1
118445000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118445000
118463750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118494000: DRAM: system.mem_ctrl.dram: Address: 0x2b03c Rank 0 Bank 5 Row 1
118494000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b03c, rank/bank/row 0 5 1
118494000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118494000
118512750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118543000: DRAM: system.mem_ctrl.dram: Address: 0x2b040 Rank 0 Bank 5 Row 1
118543000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b040, rank/bank/row 0 5 1
118543000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118543000
118561750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118592000: DRAM: system.mem_ctrl.dram: Address: 0x2b044 Rank 0 Bank 5 Row 1
118592000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b044, rank/bank/row 0 5 1
118592000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118592000
118610750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118641000: DRAM: system.mem_ctrl.dram: Address: 0x2b098 Rank 0 Bank 5 Row 1
118641000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b098, rank/bank/row 0 5 1
118641000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118641000
118659750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118690000: DRAM: system.mem_ctrl.dram: Address: 0x2b048 Rank 0 Bank 5 Row 1
118690000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b048, rank/bank/row 0 5 1
118690000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118690000
118708750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118739000: DRAM: system.mem_ctrl.dram: Address: 0x2b04c Rank 0 Bank 5 Row 1
118739000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b04c, rank/bank/row 0 5 1
118739000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118739000
118757750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118788000: DRAM: system.mem_ctrl.dram: Address: 0x76c48 Rank 1 Bank 3 Row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bf4, rank/bank/row 1 3 3
118788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118788000
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76074, rank/bank/row 1 3 3
118788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118793000
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76084, rank/bank/row 1 3 3
118788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118798000
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x760c4, rank/bank/row 1 3 3
118788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118803000
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76104, rank/bank/row 1 3 3
118788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118808000
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118788000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76144, rank/bank/row 1 3 3
118788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118813000
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118790500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118790500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76184, rank/bank/row 1 3 3
118790500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118818000
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118795500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118795500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x761c4, rank/bank/row 1 3 3
118795500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118823000
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118800500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118800500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76204, rank/bank/row 1 3 3
118800500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118828000
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118805500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118805500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76244, rank/bank/row 1 3 3
118805500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118833000
118809000: DRAM: system.mem_ctrl.dram: Address: 0x2b050 Rank 0 Bank 5 Row 1
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118810500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118810500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76284, rank/bank/row 1 3 3
118810500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118838000
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118815500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118815500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x762c4, rank/bank/row 1 3 3
118815500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118843000
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118820500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118820500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76304, rank/bank/row 1 3 3
118820500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118848000
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118825500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118825500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76344, rank/bank/row 1 3 3
118825500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118853000
118825500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 118886750, now got 0 active
118825500: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 11
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
118830500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
118830500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75508, rank/bank/row 1 2 3
118830500: DRAM: system.mem_ctrl.dram: Activate at tick 118830500
118830500: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 118830500, now got 1 active
118830500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118858000
118835500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
118835500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
118835500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
118835500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fd8, rank/bank/row 1 2 3
118835500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118863000
118840500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b050, rank/bank/row 0 5 1
118840500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118870500
118889250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118920000: DRAM: system.mem_ctrl.dram: Address: 0x2b054 Rank 0 Bank 5 Row 1
118920000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b054, rank/bank/row 0 5 1
118920000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118920000
118938750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
118969000: DRAM: system.mem_ctrl.dram: Address: 0x2b058 Rank 0 Bank 5 Row 1
118969000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b058, rank/bank/row 0 5 1
118969000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 118969000
118987750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119018000: DRAM: system.mem_ctrl.dram: Address: 0x2b05c Rank 0 Bank 5 Row 1
119018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b05c, rank/bank/row 0 5 1
119018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119018000
119018000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 119025500, now got 0 active
119018000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 5
119036750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119067000: DRAM: system.mem_ctrl.dram: Address: 0x77bf4 Rank 1 Bank 3 Row 3
119067000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bf4, rank/bank/row 1 3 3
119067000: DRAM: system.mem_ctrl.dram: Activate at tick 119067000
119067000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 119067000, now got 2 active
119067000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119080750
119099500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119130000: DRAM: system.mem_ctrl.dram: Address: 0x77bfc Rank 1 Bank 3 Row 3
119130000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bfc, rank/bank/row 1 3 3
119130000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119130000
119148750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119179000: DRAM: system.mem_ctrl.dram: Address: 0xae98 Rank 0 Bank 5 Row 0
119179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae98, rank/bank/row 0 5 0
119179000: DRAM: system.mem_ctrl.dram: Activate at tick 119179000
119179000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 119179000, now got 1 active
119179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119192750
119211500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119242000: DRAM: system.mem_ctrl.dram: Address: 0xae9c Rank 0 Bank 5 Row 0
119242000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae9c, rank/bank/row 0 5 0
119242000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119242000
119260750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119291000: DRAM: system.mem_ctrl.dram: Address: 0xae68 Rank 0 Bank 5 Row 0
119291000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae68, rank/bank/row 0 5 0
119291000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119291000
119309750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119340000: DRAM: system.mem_ctrl.dram: Address: 0xae6c Rank 0 Bank 5 Row 0
119340000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae6c, rank/bank/row 0 5 0
119340000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119340000
119358750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119389000: DRAM: system.mem_ctrl.dram: Address: 0xae70 Rank 0 Bank 5 Row 0
119389000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae70, rank/bank/row 0 5 0
119389000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119389000
119407750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119438000: DRAM: system.mem_ctrl.dram: Address: 0x77c04 Rank 1 Bank 3 Row 3
119438000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c04, rank/bank/row 1 3 3
119438000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119438000
119456750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119487000: DRAM: system.mem_ctrl.dram: Address: 0x77c0c Rank 1 Bank 3 Row 3
119487000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c0c, rank/bank/row 1 3 3
119487000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119487000
119505750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119536000: DRAM: system.mem_ctrl.dram: Address: 0x995c Rank 0 Bank 4 Row 0
119536000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x995c, rank/bank/row 0 4 0
119536000: DRAM: system.mem_ctrl.dram: Activate at tick 119536000
119536000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 119536000, now got 2 active
119536000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119549750
119568500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119599000: DRAM: system.mem_ctrl.dram: Address: 0x9960 Rank 0 Bank 4 Row 0
119599000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9960, rank/bank/row 0 4 0
119599000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119599000
119617750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119648000: DRAM: system.mem_ctrl.dram: Address: 0x9964 Rank 0 Bank 4 Row 0
119648000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9964, rank/bank/row 0 4 0
119648000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119648000
119666750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119697000: DRAM: system.mem_ctrl.dram: Address: 0x9968 Rank 0 Bank 4 Row 0
119697000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9968, rank/bank/row 0 4 0
119697000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119697000
119715750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119746000: DRAM: system.mem_ctrl.dram: Address: 0x77c14 Rank 1 Bank 3 Row 3
119746000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c14, rank/bank/row 1 3 3
119746000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119746000
119764750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
119795000: DRAM: system.mem_ctrl.dram: Address: 0x6f60 Rank 0 Bank 3 Row 0
119795000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f60, rank/bank/row 0 3 0
119795000: DRAM: system.mem_ctrl.dram: Activate at tick 119795000
119795000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 119795000, now got 3 active
119795000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119808750
119827500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119858000: DRAM: system.mem_ctrl.dram: Address: 0x6f64 Rank 0 Bank 3 Row 0
119858000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f64, rank/bank/row 0 3 0
119858000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119858000
119876750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119907000: DRAM: system.mem_ctrl.dram: Address: 0x6f68 Rank 0 Bank 3 Row 0
119907000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f68, rank/bank/row 0 3 0
119907000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119907000
119925750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
119956000: DRAM: system.mem_ctrl.dram: Address: 0x7294 Rank 0 Bank 3 Row 0
119956000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7294, rank/bank/row 0 3 0
119956000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 119956000
119974750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120005000: DRAM: system.mem_ctrl.dram: Address: 0x6f6c Rank 0 Bank 3 Row 0
120005000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f6c, rank/bank/row 0 3 0
120005000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120005000
120023750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120054000: DRAM: system.mem_ctrl.dram: Address: 0x76034 Rank 1 Bank 3 Row 3
120054000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76034, rank/bank/row 1 3 3
120054000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120054000
120072750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120103000: DRAM: system.mem_ctrl.dram: Address: 0x6f70 Rank 0 Bank 3 Row 0
120103000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f70, rank/bank/row 0 3 0
120103000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120103000
120121750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120152000: DRAM: system.mem_ctrl.dram: Address: 0x6f74 Rank 0 Bank 3 Row 0
120152000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f74, rank/bank/row 0 3 0
120152000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120152000
120170750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120201000: DRAM: system.mem_ctrl.dram: Address: 0x6f7c Rank 0 Bank 3 Row 0
120201000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f7c, rank/bank/row 0 3 0
120201000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120201000
120219750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120250000: DRAM: system.mem_ctrl.dram: Address: 0x6f80 Rank 0 Bank 3 Row 0
120250000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f80, rank/bank/row 0 3 0
120250000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120250000
120268750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120299000: DRAM: system.mem_ctrl.dram: Address: 0x6f84 Rank 0 Bank 3 Row 0
120299000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f84, rank/bank/row 0 3 0
120299000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120299000
120317750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120348000: DRAM: system.mem_ctrl.dram: Address: 0x727c Rank 0 Bank 3 Row 0
120348000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x727c, rank/bank/row 0 3 0
120348000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120348000
120366750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120397000: DRAM: system.mem_ctrl.dram: Address: 0x6f88 Rank 0 Bank 3 Row 0
120397000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f88, rank/bank/row 0 3 0
120397000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120397000
120415750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120446000: DRAM: system.mem_ctrl.dram: Address: 0x7264 Rank 0 Bank 3 Row 0
120446000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7264, rank/bank/row 0 3 0
120446000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120446000
120464750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120495000: DRAM: system.mem_ctrl.dram: Address: 0x6f8c Rank 0 Bank 3 Row 0
120495000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f8c, rank/bank/row 0 3 0
120495000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120495000
120513750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120544000: DRAM: system.mem_ctrl.dram: Address: 0x764b0 Rank 1 Bank 3 Row 3
120544000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764b0, rank/bank/row 1 3 3
120544000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120544000
120562750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120593000: DRAM: system.mem_ctrl.dram: Address: 0x6f90 Rank 0 Bank 3 Row 0
120593000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f90, rank/bank/row 0 3 0
120593000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120593000
120611750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120642000: DRAM: system.mem_ctrl.dram: Address: 0x6f94 Rank 0 Bank 3 Row 0
120642000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f94, rank/bank/row 0 3 0
120642000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120642000
120642000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 120649500, now got 2 active
120642000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
120660750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120691000: DRAM: system.mem_ctrl.dram: Address: 0x6f98 Rank 0 Bank 3 Row 0
120691000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f98, rank/bank/row 0 3 0
120691000: DRAM: system.mem_ctrl.dram: Activate at tick 120691000
120691000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 120691000, now got 3 active
120691000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120704750
120723500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120754000: DRAM: system.mem_ctrl.dram: Address: 0x7647c Rank 1 Bank 3 Row 3
120754000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7647c, rank/bank/row 1 3 3
120754000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120754000
120772750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120803000: DRAM: system.mem_ctrl.dram: Address: 0x6f9c Rank 0 Bank 3 Row 0
120803000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6f9c, rank/bank/row 0 3 0
120803000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120803000
120821750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120873000: DRAM: system.mem_ctrl.dram: Address: 0x6fa0 Rank 0 Bank 3 Row 0
120873000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6fa0, rank/bank/row 0 3 0
120873000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120873000
120891750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
120922000: DRAM: system.mem_ctrl.dram: Address: 0x77c30 Rank 1 Bank 3 Row 3
120922000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c30, rank/bank/row 1 3 3
120922000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120922000
120940750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
120971000: DRAM: system.mem_ctrl.dram: Address: 0x6fa4 Rank 0 Bank 3 Row 0
120971000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6fa4, rank/bank/row 0 3 0
120971000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 120971000
120989750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121020000: DRAM: system.mem_ctrl.dram: Address: 0x6fa8 Rank 0 Bank 3 Row 0
121020000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6fa8, rank/bank/row 0 3 0
121020000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121020000
121038750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121069000: DRAM: system.mem_ctrl.dram: Address: 0x6fac Rank 0 Bank 3 Row 0
121069000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6fac, rank/bank/row 0 3 0
121069000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121069000
121087750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121118000: DRAM: system.mem_ctrl.dram: Address: 0x6fb0 Rank 0 Bank 3 Row 0
121118000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6fb0, rank/bank/row 0 3 0
121118000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121118000
121136750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121167000: DRAM: system.mem_ctrl.dram: Address: 0x6fb4 Rank 0 Bank 3 Row 0
121167000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6fb4, rank/bank/row 0 3 0
121167000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121167000
121185750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121216000: DRAM: system.mem_ctrl.dram: Address: 0x6fb8 Rank 0 Bank 3 Row 0
121216000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6fb8, rank/bank/row 0 3 0
121216000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121216000
121234750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121265000: DRAM: system.mem_ctrl.dram: Address: 0x6fbc Rank 0 Bank 3 Row 0
121265000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6fbc, rank/bank/row 0 3 0
121265000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121265000
121283750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121335000: DRAM: system.mem_ctrl.dram: Address: 0x6fc0 Rank 0 Bank 3 Row 0
121335000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6fc0, rank/bank/row 0 3 0
121335000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121335000
121353750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121384000: DRAM: system.mem_ctrl.dram: Address: 0x7020 Rank 0 Bank 3 Row 0
121384000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7020, rank/bank/row 0 3 0
121384000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121384000
121402750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121433000: DRAM: system.mem_ctrl.dram: Address: 0x7264 Rank 0 Bank 3 Row 0
121433000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7264, rank/bank/row 0 3 0
121433000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121433000
121451750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121482000: DRAM: system.mem_ctrl.dram: Address: 0x7024 Rank 0 Bank 3 Row 0
121482000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7024, rank/bank/row 0 3 0
121482000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121482000
121500750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121551000: DRAM: system.mem_ctrl.dram: Address: 0x7028 Rank 0 Bank 3 Row 0
121551000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7028, rank/bank/row 0 3 0
121551000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121551000
121569750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121600000: DRAM: system.mem_ctrl.dram: Address: 0x77c30 Rank 1 Bank 3 Row 3
121600000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c30, rank/bank/row 1 3 3
121600000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121600000
121618750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
121649000: DRAM: system.mem_ctrl.dram: Address: 0x702c Rank 0 Bank 3 Row 0
121649000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x702c, rank/bank/row 0 3 0
121649000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121649000
121649000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 121656500, now got 2 active
121649000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
121667750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121698000: DRAM: system.mem_ctrl.dram: Address: 0x7030 Rank 0 Bank 3 Row 0
121698000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7030, rank/bank/row 0 3 0
121698000: DRAM: system.mem_ctrl.dram: Activate at tick 121698000
121698000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 121698000, now got 3 active
121698000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121711750
121730500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121761000: DRAM: system.mem_ctrl.dram: Address: 0x7034 Rank 0 Bank 3 Row 0
121761000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7034, rank/bank/row 0 3 0
121761000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121761000
121779750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121810000: DRAM: system.mem_ctrl.dram: Address: 0x7038 Rank 0 Bank 3 Row 0
121810000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7038, rank/bank/row 0 3 0
121810000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121810000
121828750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121859000: DRAM: system.mem_ctrl.dram: Address: 0x703c Rank 0 Bank 3 Row 0
121859000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x703c, rank/bank/row 0 3 0
121859000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121859000
121877750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121908000: DRAM: system.mem_ctrl.dram: Address: 0x7040 Rank 0 Bank 3 Row 0
121908000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7040, rank/bank/row 0 3 0
121908000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121908000
121926750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
121957000: DRAM: system.mem_ctrl.dram: Address: 0x7044 Rank 0 Bank 3 Row 0
121957000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7044, rank/bank/row 0 3 0
121957000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 121957000
121975750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122006000: DRAM: system.mem_ctrl.dram: Address: 0x7150 Rank 0 Bank 3 Row 0
122006000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7150, rank/bank/row 0 3 0
122006000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122006000
122024750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122055000: DRAM: system.mem_ctrl.dram: Address: 0x7154 Rank 0 Bank 3 Row 0
122055000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7154, rank/bank/row 0 3 0
122055000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122055000
122073750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122104000: DRAM: system.mem_ctrl.dram: Address: 0x7050 Rank 0 Bank 3 Row 0
122104000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7050, rank/bank/row 0 3 0
122104000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122104000
122122750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122153000: DRAM: system.mem_ctrl.dram: Address: 0x7054 Rank 0 Bank 3 Row 0
122153000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7054, rank/bank/row 0 3 0
122153000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122153000
122171750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122202000: DRAM: system.mem_ctrl.dram: Address: 0x7058 Rank 0 Bank 3 Row 0
122202000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7058, rank/bank/row 0 3 0
122202000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122202000
122220750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122251000: DRAM: system.mem_ctrl.dram: Address: 0x705c Rank 0 Bank 3 Row 0
122251000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x705c, rank/bank/row 0 3 0
122251000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122251000
122269750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122300000: DRAM: system.mem_ctrl.dram: Address: 0x7060 Rank 0 Bank 3 Row 0
122300000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7060, rank/bank/row 0 3 0
122300000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122300000
122318750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122349000: DRAM: system.mem_ctrl.dram: Address: 0x77c30 Rank 1 Bank 3 Row 3
122349000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c30, rank/bank/row 1 3 3
122349000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122349000
122367750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
122398000: DRAM: system.mem_ctrl.dram: Address: 0x7064 Rank 0 Bank 3 Row 0
122398000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7064, rank/bank/row 0 3 0
122398000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122398000
122416750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122447000: DRAM: system.mem_ctrl.dram: Address: 0x7068 Rank 0 Bank 3 Row 0
122447000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7068, rank/bank/row 0 3 0
122447000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122447000
122465750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122496000: DRAM: system.mem_ctrl.dram: Address: 0x706c Rank 0 Bank 3 Row 0
122496000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x706c, rank/bank/row 0 3 0
122496000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122496000
122496000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 122503500, now got 2 active
122496000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
122514750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122545000: DRAM: system.mem_ctrl.dram: Address: 0x7070 Rank 0 Bank 3 Row 0
122545000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7070, rank/bank/row 0 3 0
122545000: DRAM: system.mem_ctrl.dram: Activate at tick 122545000
122545000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 122545000, now got 3 active
122545000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122558750
122577500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122608000: DRAM: system.mem_ctrl.dram: Address: 0x7074 Rank 0 Bank 3 Row 0
122608000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7074, rank/bank/row 0 3 0
122608000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122608000
122626750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122657000: DRAM: system.mem_ctrl.dram: Address: 0x7078 Rank 0 Bank 3 Row 0
122657000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7078, rank/bank/row 0 3 0
122657000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122657000
122675750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122706000: DRAM: system.mem_ctrl.dram: Address: 0x707c Rank 0 Bank 3 Row 0
122706000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x707c, rank/bank/row 0 3 0
122706000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122706000
122724750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122755000: DRAM: system.mem_ctrl.dram: Address: 0x7080 Rank 0 Bank 3 Row 0
122755000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7080, rank/bank/row 0 3 0
122755000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122755000
122773750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122804000: DRAM: system.mem_ctrl.dram: Address: 0x77c34 Rank 1 Bank 3 Row 3
122804000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c34, rank/bank/row 1 3 3
122804000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122804000
122822750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
122853000: DRAM: system.mem_ctrl.dram: Address: 0x7084 Rank 0 Bank 3 Row 0
122853000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7084, rank/bank/row 0 3 0
122853000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122853000
122871750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122902000: DRAM: system.mem_ctrl.dram: Address: 0x7088 Rank 0 Bank 3 Row 0
122902000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7088, rank/bank/row 0 3 0
122902000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122902000
122920750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
122951000: DRAM: system.mem_ctrl.dram: Address: 0x708c Rank 0 Bank 3 Row 0
122951000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x708c, rank/bank/row 0 3 0
122951000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 122951000
122969750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123000000: DRAM: system.mem_ctrl.dram: Address: 0x7090 Rank 0 Bank 3 Row 0
123000000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7090, rank/bank/row 0 3 0
123000000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123000000
123018750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123049000: DRAM: system.mem_ctrl.dram: Address: 0x77c3c Rank 1 Bank 3 Row 3
123049000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c3c, rank/bank/row 1 3 3
123049000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123049000
123067750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
123098000: DRAM: system.mem_ctrl.dram: Address: 0x7094 Rank 0 Bank 3 Row 0
123098000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7094, rank/bank/row 0 3 0
123098000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123098000
123116750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123147000: DRAM: system.mem_ctrl.dram: Address: 0x7098 Rank 0 Bank 3 Row 0
123147000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7098, rank/bank/row 0 3 0
123147000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123147000
123165750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123196000: DRAM: system.mem_ctrl.dram: Address: 0x709c Rank 0 Bank 3 Row 0
123196000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x709c, rank/bank/row 0 3 0
123196000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123196000
123214750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123245000: DRAM: system.mem_ctrl.dram: Address: 0x70a0 Rank 0 Bank 3 Row 0
123245000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70a0, rank/bank/row 0 3 0
123245000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123245000
123263750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123294000: DRAM: system.mem_ctrl.dram: Address: 0x70a4 Rank 0 Bank 3 Row 0
123294000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70a4, rank/bank/row 0 3 0
123294000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123294000
123312750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123343000: DRAM: system.mem_ctrl.dram: Address: 0x7290 Rank 0 Bank 3 Row 0
123343000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7290, rank/bank/row 0 3 0
123343000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123343000
123361750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123392000: DRAM: system.mem_ctrl.dram: Address: 0x70a8 Rank 0 Bank 3 Row 0
123392000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70a8, rank/bank/row 0 3 0
123392000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123392000
123392000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 123399500, now got 2 active
123392000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
123410750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123441000: DRAM: system.mem_ctrl.dram: Address: 0x70ac Rank 0 Bank 3 Row 0
123441000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70ac, rank/bank/row 0 3 0
123441000: DRAM: system.mem_ctrl.dram: Activate at tick 123441000
123441000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 123441000, now got 3 active
123441000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123454750
123473500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123504000: DRAM: system.mem_ctrl.dram: Address: 0x70b0 Rank 0 Bank 3 Row 0
123504000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70b0, rank/bank/row 0 3 0
123504000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123504000
123522750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123553000: DRAM: system.mem_ctrl.dram: Address: 0x754a4 Rank 1 Bank 2 Row 3
123553000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x754a4, rank/bank/row 1 2 3
123553000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123553000
123571750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
123602000: DRAM: system.mem_ctrl.dram: Address: 0x9950 Rank 0 Bank 4 Row 0
123602000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9950, rank/bank/row 0 4 0
123602000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123602000
123620750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123672000: DRAM: system.mem_ctrl.dram: Address: 0x9954 Rank 0 Bank 4 Row 0
123672000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9954, rank/bank/row 0 4 0
123672000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123672000
123690750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123721000: DRAM: system.mem_ctrl.dram: Address: 0x9958 Rank 0 Bank 4 Row 0
123721000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9958, rank/bank/row 0 4 0
123721000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123721000
123739750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123770000: DRAM: system.mem_ctrl.dram: Address: 0xae30 Rank 0 Bank 5 Row 0
123770000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae30, rank/bank/row 0 5 0
123770000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123770000
123788750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123882000: DRAM: system.mem_ctrl.dram: Address: 0xae34 Rank 0 Bank 5 Row 0
123882000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae34, rank/bank/row 0 5 0
123882000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123882000
123900750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123931000: DRAM: system.mem_ctrl.dram: Address: 0xaea4 Rank 0 Bank 5 Row 0
123931000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaea4, rank/bank/row 0 5 0
123931000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123931000
123949750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
123980000: DRAM: system.mem_ctrl.dram: Address: 0xae38 Rank 0 Bank 5 Row 0
123980000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae38, rank/bank/row 0 5 0
123980000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 123980000
123998750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124029000: DRAM: system.mem_ctrl.dram: Address: 0xae3c Rank 0 Bank 5 Row 0
124029000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae3c, rank/bank/row 0 5 0
124029000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124029000
124047750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124078000: DRAM: system.mem_ctrl.dram: Address: 0xae40 Rank 0 Bank 5 Row 0
124078000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae40, rank/bank/row 0 5 0
124078000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124078000
124096750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124147000: DRAM: system.mem_ctrl.dram: Address: 0xae44 Rank 0 Bank 5 Row 0
124147000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae44, rank/bank/row 0 5 0
124147000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124147000
124165750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124196000: DRAM: system.mem_ctrl.dram: Address: 0xae48 Rank 0 Bank 5 Row 0
124196000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae48, rank/bank/row 0 5 0
124196000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124196000
124214750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124245000: DRAM: system.mem_ctrl.dram: Address: 0xae4c Rank 0 Bank 5 Row 0
124245000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae4c, rank/bank/row 0 5 0
124245000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124245000
124263750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124294000: DRAM: system.mem_ctrl.dram: Address: 0xaea8 Rank 0 Bank 5 Row 0
124294000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaea8, rank/bank/row 0 5 0
124294000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124294000
124312750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124343000: DRAM: system.mem_ctrl.dram: Address: 0xae50 Rank 0 Bank 5 Row 0
124343000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae50, rank/bank/row 0 5 0
124343000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124343000
124343000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 124350500, now got 2 active
124343000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 5
124361750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124392000: DRAM: system.mem_ctrl.dram: Address: 0x75508 Rank 1 Bank 2 Row 3
124392000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75508, rank/bank/row 1 2 3
124392000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124392000
124410750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
124441000: DRAM: system.mem_ctrl.dram: Address: 0xae54 Rank 0 Bank 5 Row 0
124441000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae54, rank/bank/row 0 5 0
124441000: DRAM: system.mem_ctrl.dram: Activate at tick 124441000
124441000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 124441000, now got 3 active
124441000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124454750
124473500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124504000: DRAM: system.mem_ctrl.dram: Address: 0xae58 Rank 0 Bank 5 Row 0
124504000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae58, rank/bank/row 0 5 0
124504000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124504000
124522750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124553000: DRAM: system.mem_ctrl.dram: Address: 0xae5c Rank 0 Bank 5 Row 0
124553000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae5c, rank/bank/row 0 5 0
124553000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124553000
124571750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124580000: DRAM: 1: Refresh due
124580000: DRAM: 1: Precharging all
124580000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 124580000, now got 1 active
124580000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 124580000, now got 0 active
124580000: DRAM: 0: Refresh due
124580000: DRAM: 0: Precharging all
124580000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 124580000, now got 2 active
124580000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 124580000, now got 1 active
124580000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 124580000, now got 0 active
124602000: DRAM: system.mem_ctrl.dram: Address: 0xae60 Rank 0 Bank 5 Row 0
124853750: DRAM: 1: Scheduling next request after refreshing rank 1
124853750: DRAM: 0: Scheduling next request after refreshing rank 0
124853750: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae60, rank/bank/row 0 5 0
124853750: DRAM: system.mem_ctrl.dram: Activate at tick 124853750
124853750: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 124853750, now got 1 active
124853750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124867500
124886250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124917000: DRAM: system.mem_ctrl.dram: Address: 0xae64 Rank 0 Bank 5 Row 0
124917000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae64, rank/bank/row 0 5 0
124917000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124917000
124935750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
124966000: DRAM: system.mem_ctrl.dram: Address: 0xae8c Rank 0 Bank 5 Row 0
124966000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae8c, rank/bank/row 0 5 0
124966000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 124966000
124984750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125035000: DRAM: system.mem_ctrl.dram: Address: 0xae90 Rank 0 Bank 5 Row 0
125035000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae90, rank/bank/row 0 5 0
125035000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125035000
125053750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125084000: DRAM: system.mem_ctrl.dram: Address: 0xae94 Rank 0 Bank 5 Row 0
125084000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae94, rank/bank/row 0 5 0
125084000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125084000
125102750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125133000: DRAM: system.mem_ctrl.dram: Address: 0x2b024 Rank 0 Bank 5 Row 1
125133000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b024, rank/bank/row 0 5 1
125133000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 125133000, now got 0 active
125133000: DRAM: system.mem_ctrl.dram: Activate at tick 125146750
125133000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 125146750, now got 1 active
125133000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125160500
125179250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125210000: DRAM: system.mem_ctrl.dram: Address: 0x77bf4 Rank 1 Bank 3 Row 3
125273000: DRAM: system.mem_ctrl.dram: Address: 0x2b028 Rank 0 Bank 5 Row 1
125273000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b028, rank/bank/row 0 5 1
125273000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125273000
125291750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125322000: DRAM: system.mem_ctrl.dram: Address: 0x2b02c Rank 0 Bank 5 Row 1
125322000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b02c, rank/bank/row 0 5 1
125322000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125322000
125340750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125371000: DRAM: system.mem_ctrl.dram: Address: 0x2b030 Rank 0 Bank 5 Row 1
125371000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b030, rank/bank/row 0 5 1
125371000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125371000
125389750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125420000: DRAM: system.mem_ctrl.dram: Address: 0x2b034 Rank 0 Bank 5 Row 1
125420000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b034, rank/bank/row 0 5 1
125420000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125420000
125438750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125469000: DRAM: system.mem_ctrl.dram: Address: 0x2b038 Rank 0 Bank 5 Row 1
125469000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b038, rank/bank/row 0 5 1
125469000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125469000
125487750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125518000: DRAM: system.mem_ctrl.dram: Address: 0x2b03c Rank 0 Bank 5 Row 1
125518000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b03c, rank/bank/row 0 5 1
125518000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125518000
125536750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125567000: DRAM: system.mem_ctrl.dram: Address: 0x2b040 Rank 0 Bank 5 Row 1
125567000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b040, rank/bank/row 0 5 1
125567000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125567000
125585750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125616000: DRAM: system.mem_ctrl.dram: Address: 0x2b044 Rank 0 Bank 5 Row 1
125616000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b044, rank/bank/row 0 5 1
125616000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125616000
125634750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125665000: DRAM: system.mem_ctrl.dram: Address: 0x2b098 Rank 0 Bank 5 Row 1
125665000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b098, rank/bank/row 0 5 1
125665000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125665000
125683750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125714000: DRAM: system.mem_ctrl.dram: Address: 0x2b048 Rank 0 Bank 5 Row 1
125714000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b048, rank/bank/row 0 5 1
125714000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125714000
125732750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125763000: DRAM: system.mem_ctrl.dram: Address: 0x2b04c Rank 0 Bank 5 Row 1
125763000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b04c, rank/bank/row 0 5 1
125763000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125763000
125781750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125833000: DRAM: system.mem_ctrl.dram: Address: 0x2b050 Rank 0 Bank 5 Row 1
125833000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b050, rank/bank/row 0 5 1
125833000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125833000
125851750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125882000: DRAM: system.mem_ctrl.dram: Address: 0x2b054 Rank 0 Bank 5 Row 1
125882000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b054, rank/bank/row 0 5 1
125882000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125882000
125900750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125931000: DRAM: system.mem_ctrl.dram: Address: 0x2b058 Rank 0 Bank 5 Row 1
125931000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b058, rank/bank/row 0 5 1
125931000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125931000
125949750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
125980000: DRAM: system.mem_ctrl.dram: Address: 0x2b05c Rank 0 Bank 5 Row 1
125980000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b05c, rank/bank/row 0 5 1
125980000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 125980000
125980000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 125987500, now got 0 active
125980000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 5
125998750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126029000: DRAM: system.mem_ctrl.dram: Address: 0x77bf4 Rank 1 Bank 3 Row 3
126029000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bf4, rank/bank/row 1 3 3
126029000: DRAM: system.mem_ctrl.dram: Activate at tick 126029000
126029000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 126029000, now got 1 active
126029000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126042750
126061500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126092000: DRAM: system.mem_ctrl.dram: Address: 0x77bfc Rank 1 Bank 3 Row 3
126092000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77bfc, rank/bank/row 1 3 3
126092000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126092000
126110750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126141000: DRAM: system.mem_ctrl.dram: Address: 0xae98 Rank 0 Bank 5 Row 0
126141000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae98, rank/bank/row 0 5 0
126141000: DRAM: system.mem_ctrl.dram: Activate at tick 126141000
126141000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 126141000, now got 1 active
126141000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126154750
126173500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126204000: DRAM: system.mem_ctrl.dram: Address: 0xae9c Rank 0 Bank 5 Row 0
126204000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae9c, rank/bank/row 0 5 0
126204000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126204000
126222750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126253000: DRAM: system.mem_ctrl.dram: Address: 0xae68 Rank 0 Bank 5 Row 0
126253000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae68, rank/bank/row 0 5 0
126253000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126253000
126271750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126302000: DRAM: system.mem_ctrl.dram: Address: 0xae6c Rank 0 Bank 5 Row 0
126302000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae6c, rank/bank/row 0 5 0
126302000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126302000
126320750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126351000: DRAM: system.mem_ctrl.dram: Address: 0xae70 Rank 0 Bank 5 Row 0
126351000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xae70, rank/bank/row 0 5 0
126351000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126351000
126369750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126400000: DRAM: system.mem_ctrl.dram: Address: 0x77c04 Rank 1 Bank 3 Row 3
126400000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c04, rank/bank/row 1 3 3
126400000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126400000
126418750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126449000: DRAM: system.mem_ctrl.dram: Address: 0x77c0c Rank 1 Bank 3 Row 3
126449000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c0c, rank/bank/row 1 3 3
126449000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126449000
126467750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126498000: DRAM: system.mem_ctrl.dram: Address: 0x995c Rank 0 Bank 4 Row 0
126498000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x995c, rank/bank/row 0 4 0
126498000: DRAM: system.mem_ctrl.dram: Activate at tick 126498000
126498000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 126498000, now got 2 active
126498000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126511750
126530500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126561000: DRAM: system.mem_ctrl.dram: Address: 0x9960 Rank 0 Bank 4 Row 0
126561000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9960, rank/bank/row 0 4 0
126561000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126561000
126579750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126610000: DRAM: system.mem_ctrl.dram: Address: 0x9964 Rank 0 Bank 4 Row 0
126610000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9964, rank/bank/row 0 4 0
126610000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126610000
126628750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126659000: DRAM: system.mem_ctrl.dram: Address: 0x9968 Rank 0 Bank 4 Row 0
126659000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9968, rank/bank/row 0 4 0
126659000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126659000
126677750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126708000: DRAM: system.mem_ctrl.dram: Address: 0x77c14 Rank 1 Bank 3 Row 3
126708000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c14, rank/bank/row 1 3 3
126708000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126708000
126726750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
126757000: DRAM: system.mem_ctrl.dram: Address: 0x70b4 Rank 0 Bank 3 Row 0
126757000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70b4, rank/bank/row 0 3 0
126757000: DRAM: system.mem_ctrl.dram: Activate at tick 126757000
126757000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 126757000, now got 3 active
126757000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126770750
126789500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126820000: DRAM: system.mem_ctrl.dram: Address: 0x70b8 Rank 0 Bank 3 Row 0
126820000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70b8, rank/bank/row 0 3 0
126820000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126820000
126838750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126869000: DRAM: system.mem_ctrl.dram: Address: 0x70bc Rank 0 Bank 3 Row 0
126869000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70bc, rank/bank/row 0 3 0
126869000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126869000
126887750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126918000: DRAM: system.mem_ctrl.dram: Address: 0x7294 Rank 0 Bank 3 Row 0
126918000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7294, rank/bank/row 0 3 0
126918000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126918000
126936750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
126967000: DRAM: system.mem_ctrl.dram: Address: 0x70c0 Rank 0 Bank 3 Row 0
126967000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70c0, rank/bank/row 0 3 0
126967000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 126967000
126985750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127016000: DRAM: system.mem_ctrl.dram: Address: 0x76034 Rank 1 Bank 3 Row 3
127016000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76034, rank/bank/row 1 3 3
127016000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127016000
127034750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127065000: DRAM: system.mem_ctrl.dram: Address: 0x70c4 Rank 0 Bank 3 Row 0
127065000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70c4, rank/bank/row 0 3 0
127065000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127065000
127083750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127114000: DRAM: system.mem_ctrl.dram: Address: 0x70c8 Rank 0 Bank 3 Row 0
127114000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70c8, rank/bank/row 0 3 0
127114000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127114000
127132750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127163000: DRAM: system.mem_ctrl.dram: Address: 0x70d0 Rank 0 Bank 3 Row 0
127163000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70d0, rank/bank/row 0 3 0
127163000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127163000
127181750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127212000: DRAM: system.mem_ctrl.dram: Address: 0x70d4 Rank 0 Bank 3 Row 0
127212000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70d4, rank/bank/row 0 3 0
127212000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127212000
127230750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127261000: DRAM: system.mem_ctrl.dram: Address: 0x70d8 Rank 0 Bank 3 Row 0
127261000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70d8, rank/bank/row 0 3 0
127261000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127261000
127279750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127310000: DRAM: system.mem_ctrl.dram: Address: 0x70dc Rank 0 Bank 3 Row 0
127310000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70dc, rank/bank/row 0 3 0
127310000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127310000
127328750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127359000: DRAM: system.mem_ctrl.dram: Address: 0x79ce4 Rank 1 Bank 4 Row 3
127380000: DRAM: system.mem_ctrl.dram: Address: 0x70e0 Rank 0 Bank 3 Row 0
127380000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70e0, rank/bank/row 0 3 0
127380000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127380000
127398750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127429000: DRAM: system.mem_ctrl.dram: Address: 0x7264 Rank 0 Bank 3 Row 0
127429000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7264, rank/bank/row 0 3 0
127429000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127429000
127447750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127478000: DRAM: system.mem_ctrl.dram: Address: 0x70e4 Rank 0 Bank 3 Row 0
127478000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70e4, rank/bank/row 0 3 0
127478000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127478000
127496750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127527000: DRAM: system.mem_ctrl.dram: Address: 0x70e8 Rank 0 Bank 3 Row 0
127527000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70e8, rank/bank/row 0 3 0
127527000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127527000
127545750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127576000: DRAM: system.mem_ctrl.dram: Address: 0x7647c Rank 1 Bank 3 Row 3
127576000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7647c, rank/bank/row 1 3 3
127576000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127576000
127594750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
127625000: DRAM: system.mem_ctrl.dram: Address: 0x70ec Rank 0 Bank 3 Row 0
127625000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70ec, rank/bank/row 0 3 0
127625000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127625000
127625000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 127632500, now got 2 active
127625000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
127643750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127674000: DRAM: system.mem_ctrl.dram: Address: 0x76068 Rank 1 Bank 3 Row 3
127695000: DRAM: system.mem_ctrl.dram: Address: 0x70f0 Rank 0 Bank 3 Row 0
127695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70f0, rank/bank/row 0 3 0
127695000: DRAM: system.mem_ctrl.dram: Activate at tick 127695000
127695000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 127695000, now got 3 active
127695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127708750
127727500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127758000: DRAM: system.mem_ctrl.dram: Address: 0x70f4 Rank 0 Bank 3 Row 0
127758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70f4, rank/bank/row 0 3 0
127758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127758000
127776750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127828000: DRAM: system.mem_ctrl.dram: Address: 0x70f8 Rank 0 Bank 3 Row 0
127828000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x70f8, rank/bank/row 0 3 0
127828000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127828000
127846750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127877000: DRAM: system.mem_ctrl.dram: Address: 0x7018 Rank 0 Bank 3 Row 0
127877000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7018, rank/bank/row 0 3 0
127877000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127877000
127895750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127946000: DRAM: system.mem_ctrl.dram: Address: 0x701c Rank 0 Bank 3 Row 0
127946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x701c, rank/bank/row 0 3 0
127946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127946000
127964750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
127995000: DRAM: system.mem_ctrl.dram: Address: 0x6cb4 Rank 0 Bank 3 Row 0
127995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cb4, rank/bank/row 0 3 0
127995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 127995000
128013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128044000: DRAM: system.mem_ctrl.dram: Address: 0x7647c Rank 1 Bank 3 Row 3
128044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7647c, rank/bank/row 1 3 3
128044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128044000
128062750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
128093000: DRAM: system.mem_ctrl.dram: Address: 0x6cb8 Rank 0 Bank 3 Row 0
128093000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cb8, rank/bank/row 0 3 0
128093000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128093000
128111750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128142000: DRAM: system.mem_ctrl.dram: Address: 0x76480 Rank 1 Bank 3 Row 3
128142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76480, rank/bank/row 1 3 3
128142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128142000
128160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
128191000: DRAM: system.mem_ctrl.dram: Address: 0x6cbc Rank 0 Bank 3 Row 0
128191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cbc, rank/bank/row 0 3 0
128191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128191000
128209750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128240000: DRAM: system.mem_ctrl.dram: Address: 0x77c38 Rank 1 Bank 3 Row 3
128240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c38, rank/bank/row 1 3 3
128240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128240000
128258750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
128289000: DRAM: system.mem_ctrl.dram: Address: 0x6cc0 Rank 0 Bank 3 Row 0
128289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cc0, rank/bank/row 0 3 0
128289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128289000
128307750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128338000: DRAM: system.mem_ctrl.dram: Address: 0x6cc4 Rank 0 Bank 3 Row 0
128338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cc4, rank/bank/row 0 3 0
128338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128338000
128356750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128408000: DRAM: system.mem_ctrl.dram: Address: 0x6cc8 Rank 0 Bank 3 Row 0
128408000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cc8, rank/bank/row 0 3 0
128408000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128408000
128426750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128477000: DRAM: system.mem_ctrl.dram: Address: 0x6ccc Rank 0 Bank 3 Row 0
128477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6ccc, rank/bank/row 0 3 0
128477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128477000
128495750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128526000: DRAM: system.mem_ctrl.dram: Address: 0x6cd0 Rank 0 Bank 3 Row 0
128526000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cd0, rank/bank/row 0 3 0
128526000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128526000
128544750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128575000: DRAM: system.mem_ctrl.dram: Address: 0x6cd4 Rank 0 Bank 3 Row 0
128575000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cd4, rank/bank/row 0 3 0
128575000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128575000
128593750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128624000: DRAM: system.mem_ctrl.dram: Address: 0x6cd8 Rank 0 Bank 3 Row 0
128624000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cd8, rank/bank/row 0 3 0
128624000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128624000
128642750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128673000: DRAM: system.mem_ctrl.dram: Address: 0x7264 Rank 0 Bank 3 Row 0
128673000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7264, rank/bank/row 0 3 0
128673000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128673000
128673000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 128680500, now got 2 active
128673000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
128691750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128722000: DRAM: system.mem_ctrl.dram: Address: 0x6cdc Rank 0 Bank 3 Row 0
128722000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cdc, rank/bank/row 0 3 0
128722000: DRAM: system.mem_ctrl.dram: Activate at tick 128722000
128722000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 128722000, now got 3 active
128722000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128735750
128754500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128785000: DRAM: system.mem_ctrl.dram: Address: 0x6ce0 Rank 0 Bank 3 Row 0
128785000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6ce0, rank/bank/row 0 3 0
128785000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128785000
128803750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128834000: DRAM: system.mem_ctrl.dram: Address: 0x6ce4 Rank 0 Bank 3 Row 0
128834000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6ce4, rank/bank/row 0 3 0
128834000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128834000
128852750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128883000: DRAM: system.mem_ctrl.dram: Address: 0x6ce8 Rank 0 Bank 3 Row 0
128883000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6ce8, rank/bank/row 0 3 0
128883000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128883000
128901750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128932000: DRAM: system.mem_ctrl.dram: Address: 0x6cec Rank 0 Bank 3 Row 0
128932000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cec, rank/bank/row 0 3 0
128932000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128932000
128950750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
128981000: DRAM: system.mem_ctrl.dram: Address: 0x6cf0 Rank 0 Bank 3 Row 0
128981000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cf0, rank/bank/row 0 3 0
128981000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 128981000
128999750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129030000: DRAM: system.mem_ctrl.dram: Address: 0x6cf4 Rank 0 Bank 3 Row 0
129030000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cf4, rank/bank/row 0 3 0
129030000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129030000
129048750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129079000: DRAM: system.mem_ctrl.dram: Address: 0x6cf8 Rank 0 Bank 3 Row 0
129079000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cf8, rank/bank/row 0 3 0
129079000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129079000
129097750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129128000: DRAM: system.mem_ctrl.dram: Address: 0x6cfc Rank 0 Bank 3 Row 0
129128000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6cfc, rank/bank/row 0 3 0
129128000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129128000
129146750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129177000: DRAM: system.mem_ctrl.dram: Address: 0x6d00 Rank 0 Bank 3 Row 0
129177000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6d00, rank/bank/row 0 3 0
129177000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129177000
129195750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129247000: DRAM: system.mem_ctrl.dram: Address: 0x6d04 Rank 0 Bank 3 Row 0
129247000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6d04, rank/bank/row 0 3 0
129247000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129247000
129265750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129317000: DRAM: system.mem_ctrl.dram: Address: 0x6d08 Rank 0 Bank 3 Row 0
129317000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6d08, rank/bank/row 0 3 0
129317000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129317000
129335750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129387000: DRAM: system.mem_ctrl.dram: Address: 0x6d0c Rank 0 Bank 3 Row 0
129387000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6d0c, rank/bank/row 0 3 0
129387000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129387000
129405750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129436000: DRAM: system.mem_ctrl.dram: Address: 0x6d10 Rank 0 Bank 3 Row 0
129436000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6d10, rank/bank/row 0 3 0
129436000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129436000
129454750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129485000: DRAM: system.mem_ctrl.dram: Address: 0x6d14 Rank 0 Bank 3 Row 0
129485000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6d14, rank/bank/row 0 3 0
129485000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129485000
129503750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129534000: DRAM: system.mem_ctrl.dram: Address: 0x7260 Rank 0 Bank 3 Row 0
129534000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7260, rank/bank/row 0 3 0
129534000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129534000
129534000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 129541500, now got 2 active
129534000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
129552750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129583000: DRAM: system.mem_ctrl.dram: Address: 0x6d18 Rank 0 Bank 3 Row 0
129583000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6d18, rank/bank/row 0 3 0
129583000: DRAM: system.mem_ctrl.dram: Activate at tick 129583000
129583000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 129583000, now got 3 active
129583000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129596750
129615500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129646000: DRAM: system.mem_ctrl.dram: Address: 0x764b8 Rank 1 Bank 3 Row 3
129646000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764b8, rank/bank/row 1 3 3
129646000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129646000
129664750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
129695000: DRAM: system.mem_ctrl.dram: Address: 0x6d1c Rank 0 Bank 3 Row 0
129695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6d1c, rank/bank/row 0 3 0
129695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129695000
129713750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129744000: DRAM: system.mem_ctrl.dram: Address: 0x6d20 Rank 0 Bank 3 Row 0
129744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6d20, rank/bank/row 0 3 0
129744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129744000
129762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129793000: DRAM: system.mem_ctrl.dram: Address: 0x6d24 Rank 0 Bank 3 Row 0
129793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6d24, rank/bank/row 0 3 0
129793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129793000
129811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129842000: DRAM: system.mem_ctrl.dram: Address: 0x6d28 Rank 0 Bank 3 Row 0
129842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6d28, rank/bank/row 0 3 0
129842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129842000
129860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129891000: DRAM: system.mem_ctrl.dram: Address: 0x64b0 Rank 0 Bank 3 Row 0
129891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64b0, rank/bank/row 0 3 0
129891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129891000
129909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129940000: DRAM: system.mem_ctrl.dram: Address: 0x64b4 Rank 0 Bank 3 Row 0
129940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64b4, rank/bank/row 0 3 0
129940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129940000
129958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
129989000: DRAM: system.mem_ctrl.dram: Address: 0x64b8 Rank 0 Bank 3 Row 0
129989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64b8, rank/bank/row 0 3 0
129989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 129989000
130007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130038000: DRAM: system.mem_ctrl.dram: Address: 0x77c44 Rank 1 Bank 3 Row 3
130038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c44, rank/bank/row 1 3 3
130038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130038000
130056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
130087000: DRAM: system.mem_ctrl.dram: Address: 0x77c4c Rank 1 Bank 3 Row 3
130087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c4c, rank/bank/row 1 3 3
130087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130087000
130105750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
130136000: DRAM: system.mem_ctrl.dram: Address: 0x77c54 Rank 1 Bank 3 Row 3
130136000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c54, rank/bank/row 1 3 3
130136000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130136000
130154750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
130185000: DRAM: system.mem_ctrl.dram: Address: 0x77c5c Rank 1 Bank 3 Row 3
130185000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c5c, rank/bank/row 1 3 3
130185000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130185000
130203750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
130234000: DRAM: system.mem_ctrl.dram: Address: 0x77c64 Rank 1 Bank 3 Row 3
130234000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c64, rank/bank/row 1 3 3
130234000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130234000
130234000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 130241500, now got 0 active
130234000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 11
130252750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
130283000: DRAM: system.mem_ctrl.dram: Address: 0x89a0 Rank 0 Bank 4 Row 0
130283000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89a0, rank/bank/row 0 4 0
130283000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130283000
130301750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130332000: DRAM: system.mem_ctrl.dram: Address: 0x89a4 Rank 0 Bank 4 Row 0
130332000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89a4, rank/bank/row 0 4 0
130332000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130332000
130350750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130381000: DRAM: system.mem_ctrl.dram: Address: 0x89a8 Rank 0 Bank 4 Row 0
130381000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89a8, rank/bank/row 0 4 0
130381000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130381000
130399750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130430000: DRAM: system.mem_ctrl.dram: Address: 0x76038 Rank 1 Bank 3 Row 3
130430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76038, rank/bank/row 1 3 3
130430000: DRAM: system.mem_ctrl.dram: Activate at tick 130430000
130430000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 130430000, now got 1 active
130430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130443750
130462500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
130493000: DRAM: system.mem_ctrl.dram: Address: 0x89ac Rank 0 Bank 4 Row 0
130493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89ac, rank/bank/row 0 4 0
130493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130493000
130511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130542000: DRAM: system.mem_ctrl.dram: Address: 0x89b0 Rank 0 Bank 4 Row 0
130542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89b0, rank/bank/row 0 4 0
130542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130542000
130560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130591000: DRAM: system.mem_ctrl.dram: Address: 0x89b4 Rank 0 Bank 4 Row 0
130591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89b4, rank/bank/row 0 4 0
130591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130591000
130609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130640000: DRAM: system.mem_ctrl.dram: Address: 0x89b8 Rank 0 Bank 4 Row 0
130640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89b8, rank/bank/row 0 4 0
130640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130640000
130658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130689000: DRAM: system.mem_ctrl.dram: Address: 0x76038 Rank 1 Bank 3 Row 3
130689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76038, rank/bank/row 1 3 3
130689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130689000
130707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
130738000: DRAM: system.mem_ctrl.dram: Address: 0x89bc Rank 0 Bank 4 Row 0
130738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89bc, rank/bank/row 0 4 0
130738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130738000
130756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130787000: DRAM: system.mem_ctrl.dram: Address: 0x89c0 Rank 0 Bank 4 Row 0
130787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89c0, rank/bank/row 0 4 0
130787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130787000
130805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130836000: DRAM: system.mem_ctrl.dram: Address: 0x89c4 Rank 0 Bank 4 Row 0
130836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89c4, rank/bank/row 0 4 0
130836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130836000
130854750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130885000: DRAM: system.mem_ctrl.dram: Address: 0x89c8 Rank 0 Bank 4 Row 0
130885000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89c8, rank/bank/row 0 4 0
130885000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130885000
130903750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130934000: DRAM: system.mem_ctrl.dram: Address: 0x89cc Rank 0 Bank 4 Row 0
130934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89cc, rank/bank/row 0 4 0
130934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130934000
130934000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 130941500, now got 2 active
130934000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
130952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
130983000: DRAM: system.mem_ctrl.dram: Address: 0x89d0 Rank 0 Bank 4 Row 0
130983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89d0, rank/bank/row 0 4 0
130983000: DRAM: system.mem_ctrl.dram: Activate at tick 130983000
130983000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 130983000, now got 3 active
130983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 130996750
131015500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131046000: DRAM: system.mem_ctrl.dram: Address: 0x78fc0 Rank 1 Bank 4 Row 3
131046000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc0, rank/bank/row 1 4 3
131046000: DRAM: system.mem_ctrl.dram: Activate at tick 131046000
131046000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 131046000, now got 2 active
131046000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131059750
131078500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131109000: DRAM: system.mem_ctrl.dram: Address: 0x76038 Rank 1 Bank 3 Row 3
131109000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76038, rank/bank/row 1 3 3
131109000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131109000
131127750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131158000: DRAM: system.mem_ctrl.dram: Address: 0x78fc4 Rank 1 Bank 4 Row 3
131158000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc4, rank/bank/row 1 4 3
131158000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131158000
131176750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131207000: DRAM: system.mem_ctrl.dram: Address: 0x78fc8 Rank 1 Bank 4 Row 3
131207000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc8, rank/bank/row 1 4 3
131207000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131207000
131225750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131277000: DRAM: system.mem_ctrl.dram: Address: 0x78fcc Rank 1 Bank 4 Row 3
131277000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fcc, rank/bank/row 1 4 3
131277000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131277000
131295750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131326000: DRAM: system.mem_ctrl.dram: Address: 0x78fd0 Rank 1 Bank 4 Row 3
131326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd0, rank/bank/row 1 4 3
131326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131326000
131344750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131375000: DRAM: system.mem_ctrl.dram: Address: 0x78fd4 Rank 1 Bank 4 Row 3
131375000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd4, rank/bank/row 1 4 3
131375000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131375000
131393750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131424000: DRAM: system.mem_ctrl.dram: Address: 0x78fd8 Rank 1 Bank 4 Row 3
131424000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd8, rank/bank/row 1 4 3
131424000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131424000
131442750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131473000: DRAM: system.mem_ctrl.dram: Address: 0x78fdc Rank 1 Bank 4 Row 3
131473000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fdc, rank/bank/row 1 4 3
131473000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131473000
131491750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
131522000: DRAM: system.mem_ctrl.dram: Address: 0x89d4 Rank 0 Bank 4 Row 0
131522000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89d4, rank/bank/row 0 4 0
131522000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131522000
131540750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131571000: DRAM: system.mem_ctrl.dram: Address: 0x89d8 Rank 0 Bank 4 Row 0
131571000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89d8, rank/bank/row 0 4 0
131571000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131571000
131589750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131620000: DRAM: system.mem_ctrl.dram: Address: 0x89dc Rank 0 Bank 4 Row 0
131620000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89dc, rank/bank/row 0 4 0
131620000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131620000
131638750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131669000: DRAM: system.mem_ctrl.dram: Address: 0x89e0 Rank 0 Bank 4 Row 0
131669000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89e0, rank/bank/row 0 4 0
131669000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131669000
131687750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131718000: DRAM: system.mem_ctrl.dram: Address: 0x89e4 Rank 0 Bank 4 Row 0
131718000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89e4, rank/bank/row 0 4 0
131718000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131718000
131736750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131767000: DRAM: system.mem_ctrl.dram: Address: 0x89e8 Rank 0 Bank 4 Row 0
131767000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89e8, rank/bank/row 0 4 0
131767000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131767000
131785750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131816000: DRAM: system.mem_ctrl.dram: Address: 0x8924 Rank 0 Bank 4 Row 0
131816000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8924, rank/bank/row 0 4 0
131816000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131816000
131834750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131865000: DRAM: system.mem_ctrl.dram: Address: 0x8928 Rank 0 Bank 4 Row 0
131865000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8928, rank/bank/row 0 4 0
131865000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131865000
131883750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131914000: DRAM: system.mem_ctrl.dram: Address: 0x892c Rank 0 Bank 4 Row 0
131914000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x892c, rank/bank/row 0 4 0
131914000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131914000
131932750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
131963000: DRAM: system.mem_ctrl.dram: Address: 0x77c6c Rank 1 Bank 3 Row 3
131963000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c6c, rank/bank/row 1 3 3
131963000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 131963000
131981750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
132012000: DRAM: system.mem_ctrl.dram: Address: 0x77c74 Rank 1 Bank 3 Row 3
132012000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c74, rank/bank/row 1 3 3
132012000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132012000
132030750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
132061000: DRAM: system.mem_ctrl.dram: Address: 0x77c7c Rank 1 Bank 3 Row 3
132061000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c7c, rank/bank/row 1 3 3
132061000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132061000
132062000: DRAM: system.mem_ctrl.dram: Address: 0x77c80 Rank 1 Bank 3 Row 3
132062000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c80, rank/bank/row 1 3 3
132062000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132066000
132079750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 1
132084750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
132115000: DRAM: system.mem_ctrl.dram: Address: 0x77c84 Rank 1 Bank 3 Row 3
132115000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c84, rank/bank/row 1 3 3
132115000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132115000
132133750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
132164000: DRAM: system.mem_ctrl.dram: Address: 0x8920 Rank 0 Bank 4 Row 0
132164000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8920, rank/bank/row 0 4 0
132164000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132164000
132182750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132213000: DRAM: system.mem_ctrl.dram: Address: 0x8924 Rank 0 Bank 4 Row 0
132213000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8924, rank/bank/row 0 4 0
132213000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132213000
132231750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132262000: DRAM: system.mem_ctrl.dram: Address: 0x8928 Rank 0 Bank 4 Row 0
132262000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8928, rank/bank/row 0 4 0
132262000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132262000
132280750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132311000: DRAM: system.mem_ctrl.dram: Address: 0x892c Rank 0 Bank 4 Row 0
132311000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x892c, rank/bank/row 0 4 0
132311000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132311000
132329750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132360000: DRAM: system.mem_ctrl.dram: Address: 0x77c8c Rank 1 Bank 3 Row 3
132360000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c8c, rank/bank/row 1 3 3
132360000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132360000
132366250: DRAM: 0: Refresh due
132366250: DRAM: 0: Precharging all
132366250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 132366250, now got 2 active
132366250: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 132366250, now got 1 active
132366250: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 132366250, now got 0 active
132366250: DRAM: 1: Refresh due
132366250: DRAM: 1: Precharging all
132366250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 132367500, now got 1 active
132366250: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 132367500, now got 0 active
132378750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
132409000: DRAM: system.mem_ctrl.dram: Address: 0x77c94 Rank 1 Bank 3 Row 3
132640000: DRAM: 0: Scheduling next request after refreshing rank 0
132641250: DRAM: 1: Scheduling next request after refreshing rank 1
132641250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c94, rank/bank/row 1 3 3
132641250: DRAM: system.mem_ctrl.dram: Activate at tick 132641250
132641250: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 132641250, now got 1 active
132641250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132655000
132673750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
132704000: DRAM: system.mem_ctrl.dram: Address: 0x77c9c Rank 1 Bank 3 Row 3
132704000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c9c, rank/bank/row 1 3 3
132704000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132704000
132722750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
132753000: DRAM: system.mem_ctrl.dram: Address: 0x77ca4 Rank 1 Bank 3 Row 3
132753000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca4, rank/bank/row 1 3 3
132753000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132753000
132771750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
132802000: DRAM: system.mem_ctrl.dram: Address: 0x2e2a4 Rank 0 Bank 7 Row 1
132802000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2a4, rank/bank/row 0 7 1
132802000: DRAM: system.mem_ctrl.dram: Activate at tick 132802000
132802000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 132802000, now got 1 active
132802000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132815750
132834500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132865000: DRAM: system.mem_ctrl.dram: Address: 0x2e2a8 Rank 0 Bank 7 Row 1
132865000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2a8, rank/bank/row 0 7 1
132865000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132865000
132883750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132914000: DRAM: system.mem_ctrl.dram: Address: 0x2e2ac Rank 0 Bank 7 Row 1
132914000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2ac, rank/bank/row 0 7 1
132914000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132914000
132932750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
132963000: DRAM: system.mem_ctrl.dram: Address: 0x74ff8 Rank 1 Bank 2 Row 3
132984000: DRAM: system.mem_ctrl.dram: Address: 0x2e2b0 Rank 0 Bank 7 Row 1
132984000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2b0, rank/bank/row 0 7 1
132984000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 132984000
133002750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133033000: DRAM: system.mem_ctrl.dram: Address: 0x2e2b4 Rank 0 Bank 7 Row 1
133033000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2b4, rank/bank/row 0 7 1
133033000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133033000
133051750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133082000: DRAM: system.mem_ctrl.dram: Address: 0x2e2b8 Rank 0 Bank 7 Row 1
133082000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2b8, rank/bank/row 0 7 1
133082000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133082000
133100750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133131000: DRAM: system.mem_ctrl.dram: Address: 0x74ff0 Rank 1 Bank 2 Row 3
133131000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74ff0, rank/bank/row 1 2 3
133131000: DRAM: system.mem_ctrl.dram: Activate at tick 133131000
133131000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 133131000, now got 2 active
133131000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133144750
133163500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
133194000: DRAM: system.mem_ctrl.dram: Address: 0x2e2bc Rank 0 Bank 7 Row 1
133194000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2bc, rank/bank/row 0 7 1
133194000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133194000
133212750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133243000: DRAM: system.mem_ctrl.dram: Address: 0x2e510 Rank 0 Bank 7 Row 1
133243000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e510, rank/bank/row 0 7 1
133243000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133243000
133261750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133292000: DRAM: system.mem_ctrl.dram: Address: 0x2e2c0 Rank 0 Bank 7 Row 1
133292000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2c0, rank/bank/row 0 7 1
133292000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133292000
133310750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133341000: DRAM: system.mem_ctrl.dram: Address: 0x2e2c4 Rank 0 Bank 7 Row 1
133341000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2c4, rank/bank/row 0 7 1
133341000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133341000
133359750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133390000: DRAM: system.mem_ctrl.dram: Address: 0x2e2c8 Rank 0 Bank 7 Row 1
133390000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2c8, rank/bank/row 0 7 1
133390000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133390000
133408750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133439000: DRAM: system.mem_ctrl.dram: Address: 0x2e2cc Rank 0 Bank 7 Row 1
133439000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2cc, rank/bank/row 0 7 1
133439000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133439000
133457750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133488000: DRAM: system.mem_ctrl.dram: Address: 0x2e2d0 Rank 0 Bank 7 Row 1
133488000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2d0, rank/bank/row 0 7 1
133488000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133488000
133506750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133537000: DRAM: system.mem_ctrl.dram: Address: 0x2e2d4 Rank 0 Bank 7 Row 1
133537000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2d4, rank/bank/row 0 7 1
133537000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133537000
133555750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133586000: DRAM: system.mem_ctrl.dram: Address: 0x2e2d8 Rank 0 Bank 7 Row 1
133586000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2d8, rank/bank/row 0 7 1
133586000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133586000
133604750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133635000: DRAM: system.mem_ctrl.dram: Address: 0x2e2dc Rank 0 Bank 7 Row 1
133635000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2dc, rank/bank/row 0 7 1
133635000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133635000
133635000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 133642500, now got 0 active
133635000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
133653750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133684000: DRAM: system.mem_ctrl.dram: Address: 0x2e2e0 Rank 0 Bank 7 Row 1
133684000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2e0, rank/bank/row 0 7 1
133684000: DRAM: system.mem_ctrl.dram: Activate at tick 133684000
133684000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 133684000, now got 1 active
133684000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133697750
133716500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133747000: DRAM: system.mem_ctrl.dram: Address: 0x2e2e4 Rank 0 Bank 7 Row 1
133747000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2e4, rank/bank/row 0 7 1
133747000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133747000
133765750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133796000: DRAM: system.mem_ctrl.dram: Address: 0x88fc Rank 0 Bank 4 Row 0
133796000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x88fc, rank/bank/row 0 4 0
133796000: DRAM: system.mem_ctrl.dram: Activate at tick 133796000
133796000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 133796000, now got 2 active
133796000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133809750
133828500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133859000: DRAM: system.mem_ctrl.dram: Address: 0x8c44 Rank 0 Bank 4 Row 0
133859000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c44, rank/bank/row 0 4 0
133859000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133859000
133877750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133908000: DRAM: system.mem_ctrl.dram: Address: 0x8900 Rank 0 Bank 4 Row 0
133908000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8900, rank/bank/row 0 4 0
133908000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 133908000
133926750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
133957000: DRAM: system.mem_ctrl.dram: Address: 0x77c8c Rank 1 Bank 3 Row 3
134104000: DRAM: system.mem_ctrl.dram: Address: 0x8904 Rank 0 Bank 4 Row 0
134104000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8904, rank/bank/row 0 4 0
134104000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134104000
134122750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134153000: DRAM: system.mem_ctrl.dram: Address: 0x8908 Rank 0 Bank 4 Row 0
134153000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8908, rank/bank/row 0 4 0
134153000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134153000
134171750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134222000: DRAM: system.mem_ctrl.dram: Address: 0x890c Rank 0 Bank 4 Row 0
134222000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x890c, rank/bank/row 0 4 0
134222000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134222000
134240750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134271000: DRAM: system.mem_ctrl.dram: Address: 0x8910 Rank 0 Bank 4 Row 0
134271000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8910, rank/bank/row 0 4 0
134271000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134271000
134289750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134320000: DRAM: system.mem_ctrl.dram: Address: 0x8914 Rank 0 Bank 4 Row 0
134320000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8914, rank/bank/row 0 4 0
134320000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134320000
134338750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134369000: DRAM: system.mem_ctrl.dram: Address: 0x8918 Rank 0 Bank 4 Row 0
134369000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8918, rank/bank/row 0 4 0
134369000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134369000
134387750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134418000: DRAM: system.mem_ctrl.dram: Address: 0x8930 Rank 0 Bank 4 Row 0
134418000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8930, rank/bank/row 0 4 0
134418000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134418000
134436750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134467000: DRAM: system.mem_ctrl.dram: Address: 0x8c48 Rank 0 Bank 4 Row 0
134467000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8c48, rank/bank/row 0 4 0
134467000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134467000
134485750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134516000: DRAM: system.mem_ctrl.dram: Address: 0x8934 Rank 0 Bank 4 Row 0
134516000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8934, rank/bank/row 0 4 0
134516000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134516000
134534750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134565000: DRAM: system.mem_ctrl.dram: Address: 0xa50 Rank 0 Bank 0 Row 0
134565000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa50, rank/bank/row 0 0 0
134565000: DRAM: system.mem_ctrl.dram: Activate at tick 134565000
134565000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 134565000, now got 3 active
134565000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134578750
134597500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134628000: DRAM: system.mem_ctrl.dram: Address: 0xa54 Rank 0 Bank 0 Row 0
134628000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa54, rank/bank/row 0 0 0
134628000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134628000
134646750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134677000: DRAM: system.mem_ctrl.dram: Address: 0x78fe0 Rank 1 Bank 4 Row 3
134677000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe0, rank/bank/row 1 4 3
134677000: DRAM: system.mem_ctrl.dram: Activate at tick 134677000
134677000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 134677000, now got 3 active
134677000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134690750
134709500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134740000: DRAM: system.mem_ctrl.dram: Address: 0x78fe4 Rank 1 Bank 4 Row 3
134740000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe4, rank/bank/row 1 4 3
134740000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134740000
134758750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134789000: DRAM: system.mem_ctrl.dram: Address: 0x8938 Rank 0 Bank 4 Row 0
134789000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8938, rank/bank/row 0 4 0
134789000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134789000
134807750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134838000: DRAM: system.mem_ctrl.dram: Address: 0x7500c Rank 1 Bank 2 Row 3
134838000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7500c, rank/bank/row 1 2 3
134838000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134838000
134856750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134887000: DRAM: system.mem_ctrl.dram: Address: 0x893c Rank 0 Bank 4 Row 0
134887000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x893c, rank/bank/row 0 4 0
134887000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134887000
134905750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
134936000: DRAM: system.mem_ctrl.dram: Address: 0x794bc Rank 1 Bank 4 Row 3
134936000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x794bc, rank/bank/row 1 4 3
134936000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134936000
134954750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
134985000: DRAM: system.mem_ctrl.dram: Address: 0x8940 Rank 0 Bank 4 Row 0
134985000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8940, rank/bank/row 0 4 0
134985000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 134985000
135003750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135034000: DRAM: system.mem_ctrl.dram: Address: 0x8944 Rank 0 Bank 4 Row 0
135034000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8944, rank/bank/row 0 4 0
135034000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135034000
135034000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 135041500, now got 2 active
135034000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
135052750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135083000: DRAM: system.mem_ctrl.dram: Address: 0x8948 Rank 0 Bank 4 Row 0
135083000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8948, rank/bank/row 0 4 0
135083000: DRAM: system.mem_ctrl.dram: Activate at tick 135083000
135083000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 135083000, now got 3 active
135083000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135096750
135115500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135146000: DRAM: system.mem_ctrl.dram: Address: 0x894c Rank 0 Bank 4 Row 0
135146000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x894c, rank/bank/row 0 4 0
135146000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135146000
135164750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135195000: DRAM: system.mem_ctrl.dram: Address: 0x8950 Rank 0 Bank 4 Row 0
135195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8950, rank/bank/row 0 4 0
135195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135195000
135213750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135244000: DRAM: system.mem_ctrl.dram: Address: 0x76038 Rank 1 Bank 3 Row 3
135244000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76038, rank/bank/row 1 3 3
135244000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135244000
135262750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
135293000: DRAM: system.mem_ctrl.dram: Address: 0x8954 Rank 0 Bank 4 Row 0
135293000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8954, rank/bank/row 0 4 0
135293000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135293000
135311750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135342000: DRAM: system.mem_ctrl.dram: Address: 0x8958 Rank 0 Bank 4 Row 0
135342000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8958, rank/bank/row 0 4 0
135342000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135342000
135360750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135391000: DRAM: system.mem_ctrl.dram: Address: 0x895c Rank 0 Bank 4 Row 0
135391000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x895c, rank/bank/row 0 4 0
135391000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135391000
135409750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135440000: DRAM: system.mem_ctrl.dram: Address: 0x8960 Rank 0 Bank 4 Row 0
135440000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8960, rank/bank/row 0 4 0
135440000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135440000
135458750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135489000: DRAM: system.mem_ctrl.dram: Address: 0x8964 Rank 0 Bank 4 Row 0
135489000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8964, rank/bank/row 0 4 0
135489000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135489000
135507750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135538000: DRAM: system.mem_ctrl.dram: Address: 0x8968 Rank 0 Bank 4 Row 0
135538000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8968, rank/bank/row 0 4 0
135538000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135538000
135556750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
135587000: DRAM: system.mem_ctrl.dram: Address: 0x78fc0 Rank 1 Bank 4 Row 3
135587000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc0, rank/bank/row 1 4 3
135587000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135587000
135605750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
135636000: DRAM: system.mem_ctrl.dram: Address: 0x76038 Rank 1 Bank 3 Row 3
135636000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76038, rank/bank/row 1 3 3
135636000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135636000
135654750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
135685000: DRAM: system.mem_ctrl.dram: Address: 0x78fc4 Rank 1 Bank 4 Row 3
135685000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc4, rank/bank/row 1 4 3
135685000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135685000
135703750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
135734000: DRAM: system.mem_ctrl.dram: Address: 0x78fc8 Rank 1 Bank 4 Row 3
135734000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc8, rank/bank/row 1 4 3
135734000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135734000
135752750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
135804000: DRAM: system.mem_ctrl.dram: Address: 0x78fcc Rank 1 Bank 4 Row 3
135804000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fcc, rank/bank/row 1 4 3
135804000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135804000
135822750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
135853000: DRAM: system.mem_ctrl.dram: Address: 0x78fd0 Rank 1 Bank 4 Row 3
135853000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd0, rank/bank/row 1 4 3
135853000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135853000
135871750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
135902000: DRAM: system.mem_ctrl.dram: Address: 0x78fd4 Rank 1 Bank 4 Row 3
135902000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd4, rank/bank/row 1 4 3
135902000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135902000
135920750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
135951000: DRAM: system.mem_ctrl.dram: Address: 0x78fd8 Rank 1 Bank 4 Row 3
135951000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd8, rank/bank/row 1 4 3
135951000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 135951000
135969750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
136000000: DRAM: system.mem_ctrl.dram: Address: 0x78fdc Rank 1 Bank 4 Row 3
136000000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fdc, rank/bank/row 1 4 3
136000000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136000000
136018750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
136049000: DRAM: system.mem_ctrl.dram: Address: 0x896c Rank 0 Bank 4 Row 0
136049000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x896c, rank/bank/row 0 4 0
136049000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136049000
136067750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136098000: DRAM: system.mem_ctrl.dram: Address: 0x8970 Rank 0 Bank 4 Row 0
136098000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8970, rank/bank/row 0 4 0
136098000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136098000
136116750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136147000: DRAM: system.mem_ctrl.dram: Address: 0x8974 Rank 0 Bank 4 Row 0
136147000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8974, rank/bank/row 0 4 0
136147000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136147000
136165750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136196000: DRAM: system.mem_ctrl.dram: Address: 0x8978 Rank 0 Bank 4 Row 0
136196000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8978, rank/bank/row 0 4 0
136196000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136196000
136214750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136245000: DRAM: system.mem_ctrl.dram: Address: 0x8994 Rank 0 Bank 4 Row 0
136245000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8994, rank/bank/row 0 4 0
136245000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136245000
136263750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136294000: DRAM: system.mem_ctrl.dram: Address: 0x8998 Rank 0 Bank 4 Row 0
136294000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8998, rank/bank/row 0 4 0
136294000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136294000
136312750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136343000: DRAM: system.mem_ctrl.dram: Address: 0x899c Rank 0 Bank 4 Row 0
136343000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x899c, rank/bank/row 0 4 0
136343000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136343000
136343000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 136350500, now got 2 active
136343000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
136361750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136392000: DRAM: system.mem_ctrl.dram: Address: 0x6420 Rank 0 Bank 3 Row 0
136392000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6420, rank/bank/row 0 3 0
136392000: DRAM: system.mem_ctrl.dram: Activate at tick 136392000
136392000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 136392000, now got 3 active
136392000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136405750
136424500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136455000: DRAM: system.mem_ctrl.dram: Address: 0x77c64 Rank 1 Bank 3 Row 3
136644000: DRAM: system.mem_ctrl.dram: Address: 0x6424 Rank 0 Bank 3 Row 0
136644000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6424, rank/bank/row 0 3 0
136644000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136644000
136662750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136693000: DRAM: system.mem_ctrl.dram: Address: 0x6428 Rank 0 Bank 3 Row 0
136693000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6428, rank/bank/row 0 3 0
136693000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136693000
136711750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136742000: DRAM: system.mem_ctrl.dram: Address: 0x642c Rank 0 Bank 3 Row 0
136742000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x642c, rank/bank/row 0 3 0
136742000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136742000
136760750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136791000: DRAM: system.mem_ctrl.dram: Address: 0x6430 Rank 0 Bank 3 Row 0
136791000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6430, rank/bank/row 0 3 0
136791000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136791000
136809750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136861000: DRAM: system.mem_ctrl.dram: Address: 0x6434 Rank 0 Bank 3 Row 0
136861000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6434, rank/bank/row 0 3 0
136861000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136861000
136879750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136910000: DRAM: system.mem_ctrl.dram: Address: 0x6438 Rank 0 Bank 3 Row 0
136910000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6438, rank/bank/row 0 3 0
136910000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136910000
136928750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
136959000: DRAM: system.mem_ctrl.dram: Address: 0x77c48 Rank 1 Bank 3 Row 3
136959000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c48, rank/bank/row 1 3 3
136959000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 136959000
136977750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
137008000: DRAM: system.mem_ctrl.dram: Address: 0x643c Rank 0 Bank 3 Row 0
137008000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x643c, rank/bank/row 0 3 0
137008000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137008000
137026750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137057000: DRAM: system.mem_ctrl.dram: Address: 0x725c Rank 0 Bank 3 Row 0
137057000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x725c, rank/bank/row 0 3 0
137057000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137057000
137075750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137106000: DRAM: system.mem_ctrl.dram: Address: 0x6440 Rank 0 Bank 3 Row 0
137106000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6440, rank/bank/row 0 3 0
137106000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137106000
137124750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137155000: DRAM: system.mem_ctrl.dram: Address: 0x6444 Rank 0 Bank 3 Row 0
137155000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6444, rank/bank/row 0 3 0
137155000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137155000
137173750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137204000: DRAM: system.mem_ctrl.dram: Address: 0x6448 Rank 0 Bank 3 Row 0
137204000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6448, rank/bank/row 0 3 0
137204000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137204000
137222750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137273000: DRAM: system.mem_ctrl.dram: Address: 0x644c Rank 0 Bank 3 Row 0
137273000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x644c, rank/bank/row 0 3 0
137273000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137273000
137291750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137322000: DRAM: system.mem_ctrl.dram: Address: 0x6450 Rank 0 Bank 3 Row 0
137322000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6450, rank/bank/row 0 3 0
137322000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137322000
137340750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137371000: DRAM: system.mem_ctrl.dram: Address: 0x6454 Rank 0 Bank 3 Row 0
137371000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6454, rank/bank/row 0 3 0
137371000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137371000
137389750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137420000: DRAM: system.mem_ctrl.dram: Address: 0x6458 Rank 0 Bank 3 Row 0
137420000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6458, rank/bank/row 0 3 0
137420000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137420000
137420000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 137427500, now got 2 active
137420000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
137438750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137469000: DRAM: system.mem_ctrl.dram: Address: 0x645c Rank 0 Bank 3 Row 0
137469000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x645c, rank/bank/row 0 3 0
137469000: DRAM: system.mem_ctrl.dram: Activate at tick 137469000
137469000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 137469000, now got 3 active
137469000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137482750
137501500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137553000: DRAM: system.mem_ctrl.dram: Address: 0x6460 Rank 0 Bank 3 Row 0
137553000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6460, rank/bank/row 0 3 0
137553000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137553000
137571750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137602000: DRAM: system.mem_ctrl.dram: Address: 0x64bc Rank 0 Bank 3 Row 0
137602000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64bc, rank/bank/row 0 3 0
137602000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137602000
137620750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137651000: DRAM: system.mem_ctrl.dram: Address: 0x64c0 Rank 0 Bank 3 Row 0
137651000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64c0, rank/bank/row 0 3 0
137651000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137651000
137669750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137700000: DRAM: system.mem_ctrl.dram: Address: 0x653c Rank 0 Bank 3 Row 0
137700000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x653c, rank/bank/row 0 3 0
137700000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137700000
137718750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137749000: DRAM: system.mem_ctrl.dram: Address: 0x6540 Rank 0 Bank 3 Row 0
137749000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6540, rank/bank/row 0 3 0
137749000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137749000
137767750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137798000: DRAM: system.mem_ctrl.dram: Address: 0x6544 Rank 0 Bank 3 Row 0
137798000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6544, rank/bank/row 0 3 0
137798000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137798000
137816750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137847000: DRAM: system.mem_ctrl.dram: Address: 0x6548 Rank 0 Bank 3 Row 0
137847000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6548, rank/bank/row 0 3 0
137847000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137847000
137865750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137896000: DRAM: system.mem_ctrl.dram: Address: 0x654c Rank 0 Bank 3 Row 0
137896000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x654c, rank/bank/row 0 3 0
137896000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137896000
137914750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137945000: DRAM: system.mem_ctrl.dram: Address: 0x6550 Rank 0 Bank 3 Row 0
137945000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6550, rank/bank/row 0 3 0
137945000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137945000
137963750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
137994000: DRAM: system.mem_ctrl.dram: Address: 0x6554 Rank 0 Bank 3 Row 0
137994000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6554, rank/bank/row 0 3 0
137994000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 137994000
138012750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138043000: DRAM: system.mem_ctrl.dram: Address: 0x6558 Rank 0 Bank 3 Row 0
138043000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6558, rank/bank/row 0 3 0
138043000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138043000
138061750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138092000: DRAM: system.mem_ctrl.dram: Address: 0x655c Rank 0 Bank 3 Row 0
138092000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x655c, rank/bank/row 0 3 0
138092000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138092000
138110750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138162000: DRAM: system.mem_ctrl.dram: Address: 0x6560 Rank 0 Bank 3 Row 0
138162000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6560, rank/bank/row 0 3 0
138162000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138162000
138180750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138211000: DRAM: system.mem_ctrl.dram: Address: 0x65a4 Rank 0 Bank 3 Row 0
138211000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65a4, rank/bank/row 0 3 0
138211000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138211000
138229750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138280000: DRAM: system.mem_ctrl.dram: Address: 0x65a8 Rank 0 Bank 3 Row 0
138280000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65a8, rank/bank/row 0 3 0
138280000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138280000
138280000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 138287500, now got 2 active
138280000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
138298750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138329000: DRAM: system.mem_ctrl.dram: Address: 0x65ac Rank 0 Bank 3 Row 0
138329000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65ac, rank/bank/row 0 3 0
138329000: DRAM: system.mem_ctrl.dram: Activate at tick 138329000
138329000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 138329000, now got 3 active
138329000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138342750
138361500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138392000: DRAM: system.mem_ctrl.dram: Address: 0x65b0 Rank 0 Bank 3 Row 0
138392000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65b0, rank/bank/row 0 3 0
138392000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138392000
138410750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138441000: DRAM: system.mem_ctrl.dram: Address: 0x65b4 Rank 0 Bank 3 Row 0
138441000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65b4, rank/bank/row 0 3 0
138441000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138441000
138459750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138490000: DRAM: system.mem_ctrl.dram: Address: 0x7268 Rank 0 Bank 3 Row 0
138490000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7268, rank/bank/row 0 3 0
138490000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138490000
138508750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138539000: DRAM: system.mem_ctrl.dram: Address: 0x65b8 Rank 0 Bank 3 Row 0
138539000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65b8, rank/bank/row 0 3 0
138539000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138539000
138557750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138588000: DRAM: system.mem_ctrl.dram: Address: 0x65bc Rank 0 Bank 3 Row 0
138588000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65bc, rank/bank/row 0 3 0
138588000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138588000
138606750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138637000: DRAM: system.mem_ctrl.dram: Address: 0x65c0 Rank 0 Bank 3 Row 0
138637000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65c0, rank/bank/row 0 3 0
138637000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138637000
138655750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138686000: DRAM: system.mem_ctrl.dram: Address: 0x65c4 Rank 0 Bank 3 Row 0
138686000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65c4, rank/bank/row 0 3 0
138686000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138686000
138704750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138756000: DRAM: system.mem_ctrl.dram: Address: 0x65c8 Rank 0 Bank 3 Row 0
138756000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x65c8, rank/bank/row 0 3 0
138756000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138756000
138774750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138805000: DRAM: system.mem_ctrl.dram: Address: 0x6620 Rank 0 Bank 3 Row 0
138805000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6620, rank/bank/row 0 3 0
138805000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138805000
138823750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138854000: DRAM: system.mem_ctrl.dram: Address: 0x76074 Rank 1 Bank 3 Row 3
138854000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76074, rank/bank/row 1 3 3
138854000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138854000
138872750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
138903000: DRAM: system.mem_ctrl.dram: Address: 0x6624 Rank 0 Bank 3 Row 0
138903000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6624, rank/bank/row 0 3 0
138903000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138903000
138921750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
138952000: DRAM: system.mem_ctrl.dram: Address: 0x6628 Rank 0 Bank 3 Row 0
138952000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6628, rank/bank/row 0 3 0
138952000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 138952000
138970750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139001000: DRAM: system.mem_ctrl.dram: Address: 0x6808 Rank 0 Bank 3 Row 0
139001000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6808, rank/bank/row 0 3 0
139001000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139001000
139019750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139050000: DRAM: system.mem_ctrl.dram: Address: 0x680c Rank 0 Bank 3 Row 0
139050000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x680c, rank/bank/row 0 3 0
139050000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139050000
139068750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139099000: DRAM: system.mem_ctrl.dram: Address: 0x6978 Rank 0 Bank 3 Row 0
139099000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6978, rank/bank/row 0 3 0
139099000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139099000
139117750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139148000: DRAM: system.mem_ctrl.dram: Address: 0x77c4c Rank 1 Bank 3 Row 3
139148000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c4c, rank/bank/row 1 3 3
139148000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139148000
139166750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
139197000: DRAM: system.mem_ctrl.dram: Address: 0x697c Rank 0 Bank 3 Row 0
139197000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x697c, rank/bank/row 0 3 0
139197000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139197000
139197000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 139204500, now got 2 active
139197000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
139215750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139246000: DRAM: system.mem_ctrl.dram: Address: 0x6980 Rank 0 Bank 3 Row 0
139246000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6980, rank/bank/row 0 3 0
139246000: DRAM: system.mem_ctrl.dram: Activate at tick 139246000
139246000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 139246000, now got 3 active
139246000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139259750
139278500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139309000: DRAM: system.mem_ctrl.dram: Address: 0x6984 Rank 0 Bank 3 Row 0
139309000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6984, rank/bank/row 0 3 0
139309000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139309000
139327750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139358000: DRAM: system.mem_ctrl.dram: Address: 0x6988 Rank 0 Bank 3 Row 0
139358000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6988, rank/bank/row 0 3 0
139358000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139358000
139376750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139407000: DRAM: system.mem_ctrl.dram: Address: 0x76368 Rank 1 Bank 3 Row 3
139407000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76368, rank/bank/row 1 3 3
139407000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139407000
139425750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
139456000: DRAM: system.mem_ctrl.dram: Address: 0x698c Rank 0 Bank 3 Row 0
139456000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x698c, rank/bank/row 0 3 0
139456000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139456000
139474750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139505000: DRAM: system.mem_ctrl.dram: Address: 0x6990 Rank 0 Bank 3 Row 0
139505000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6990, rank/bank/row 0 3 0
139505000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139505000
139523750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139554000: DRAM: system.mem_ctrl.dram: Address: 0x6810 Rank 0 Bank 3 Row 0
139554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6810, rank/bank/row 0 3 0
139554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139554000
139572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139603000: DRAM: system.mem_ctrl.dram: Address: 0x77c4c Rank 1 Bank 3 Row 3
139603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c4c, rank/bank/row 1 3 3
139603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139603000
139621750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
139652000: DRAM: system.mem_ctrl.dram: Address: 0x6814 Rank 0 Bank 3 Row 0
139652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6814, rank/bank/row 0 3 0
139652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139652000
139670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139701000: DRAM: system.mem_ctrl.dram: Address: 0x6818 Rank 0 Bank 3 Row 0
139701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6818, rank/bank/row 0 3 0
139701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139701000
139719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139750000: DRAM: system.mem_ctrl.dram: Address: 0x681c Rank 0 Bank 3 Row 0
139750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x681c, rank/bank/row 0 3 0
139750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139750000
139768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139799000: DRAM: system.mem_ctrl.dram: Address: 0x6820 Rank 0 Bank 3 Row 0
139799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6820, rank/bank/row 0 3 0
139799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139799000
139817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139848000: DRAM: system.mem_ctrl.dram: Address: 0x6824 Rank 0 Bank 3 Row 0
139848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6824, rank/bank/row 0 3 0
139848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139848000
139866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139897000: DRAM: system.mem_ctrl.dram: Address: 0x6828 Rank 0 Bank 3 Row 0
139897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6828, rank/bank/row 0 3 0
139897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139897000
139915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139946000: DRAM: system.mem_ctrl.dram: Address: 0x682c Rank 0 Bank 3 Row 0
139946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x682c, rank/bank/row 0 3 0
139946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139946000
139964750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
139995000: DRAM: system.mem_ctrl.dram: Address: 0x6830 Rank 0 Bank 3 Row 0
139995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6830, rank/bank/row 0 3 0
139995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 139995000
140013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140044000: DRAM: system.mem_ctrl.dram: Address: 0x6834 Rank 0 Bank 3 Row 0
140044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6834, rank/bank/row 0 3 0
140044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140044000
140062750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140093000: DRAM: system.mem_ctrl.dram: Address: 0x76474 Rank 1 Bank 3 Row 3
140093000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76474, rank/bank/row 1 3 3
140093000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140093000
140111750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
140142000: DRAM: system.mem_ctrl.dram: Address: 0x6838 Rank 0 Bank 3 Row 0
140142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6838, rank/bank/row 0 3 0
140142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140142000
140142000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 140149500, now got 2 active
140142000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
140152500: DRAM: 1: Refresh due
140152500: DRAM: 1: Precharging all
140152500: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 140152500, now got 2 active
140152500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 140152500, now got 1 active
140152500: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 140152500, now got 0 active
140152500: DRAM: 0: Refresh due
140152500: DRAM: 0: Precharging all
140152500: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 140152500, now got 1 active
140152500: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 140152500, now got 0 active
140160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140191000: DRAM: system.mem_ctrl.dram: Address: 0x683c Rank 0 Bank 3 Row 0
140426250: DRAM: 1: Scheduling next request after refreshing rank 1
140426250: DRAM: 0: Scheduling next request after refreshing rank 0
140426250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x683c, rank/bank/row 0 3 0
140426250: DRAM: system.mem_ctrl.dram: Activate at tick 140426250
140426250: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 140426250, now got 1 active
140426250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140440000
140458750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140489000: DRAM: system.mem_ctrl.dram: Address: 0x6840 Rank 0 Bank 3 Row 0
140489000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6840, rank/bank/row 0 3 0
140489000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140489000
140507750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140538000: DRAM: system.mem_ctrl.dram: Address: 0x6844 Rank 0 Bank 3 Row 0
140538000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6844, rank/bank/row 0 3 0
140538000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140538000
140556750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140587000: DRAM: system.mem_ctrl.dram: Address: 0x6848 Rank 0 Bank 3 Row 0
140587000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6848, rank/bank/row 0 3 0
140587000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140587000
140605750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140636000: DRAM: system.mem_ctrl.dram: Address: 0x684c Rank 0 Bank 3 Row 0
140636000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x684c, rank/bank/row 0 3 0
140636000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140636000
140654750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140685000: DRAM: system.mem_ctrl.dram: Address: 0x6850 Rank 0 Bank 3 Row 0
140685000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6850, rank/bank/row 0 3 0
140685000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140685000
140703750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140734000: DRAM: system.mem_ctrl.dram: Address: 0x6854 Rank 0 Bank 3 Row 0
140734000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6854, rank/bank/row 0 3 0
140734000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140734000
140752750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140783000: DRAM: system.mem_ctrl.dram: Address: 0x6858 Rank 0 Bank 3 Row 0
140783000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6858, rank/bank/row 0 3 0
140783000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140783000
140801750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140832000: DRAM: system.mem_ctrl.dram: Address: 0x685c Rank 0 Bank 3 Row 0
140832000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x685c, rank/bank/row 0 3 0
140832000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140832000
140850750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140881000: DRAM: system.mem_ctrl.dram: Address: 0x6860 Rank 0 Bank 3 Row 0
140881000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6860, rank/bank/row 0 3 0
140881000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140881000
140899750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140930000: DRAM: system.mem_ctrl.dram: Address: 0x6864 Rank 0 Bank 3 Row 0
140930000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6864, rank/bank/row 0 3 0
140930000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140930000
140948750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
140979000: DRAM: system.mem_ctrl.dram: Address: 0x68c4 Rank 0 Bank 3 Row 0
140979000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68c4, rank/bank/row 0 3 0
140979000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 140979000
140997750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141048000: DRAM: system.mem_ctrl.dram: Address: 0x68c8 Rank 0 Bank 3 Row 0
141048000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68c8, rank/bank/row 0 3 0
141048000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141048000
141066750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141097000: DRAM: system.mem_ctrl.dram: Address: 0x68cc Rank 0 Bank 3 Row 0
141097000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68cc, rank/bank/row 0 3 0
141097000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141097000
141115750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141146000: DRAM: system.mem_ctrl.dram: Address: 0x68d0 Rank 0 Bank 3 Row 0
141146000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68d0, rank/bank/row 0 3 0
141146000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141146000
141164750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141195000: DRAM: system.mem_ctrl.dram: Address: 0x79cfc Rank 1 Bank 4 Row 3
141195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x79cfc, rank/bank/row 1 4 3
141195000: DRAM: system.mem_ctrl.dram: Activate at tick 141195000
141195000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 141195000, now got 1 active
141195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141208750
141227500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
141258000: DRAM: system.mem_ctrl.dram: Address: 0x68d4 Rank 0 Bank 3 Row 0
141258000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68d4, rank/bank/row 0 3 0
141258000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141258000
141258000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 141265500, now got 0 active
141258000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
141276750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141328000: DRAM: system.mem_ctrl.dram: Address: 0x68d8 Rank 0 Bank 3 Row 0
141328000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68d8, rank/bank/row 0 3 0
141328000: DRAM: system.mem_ctrl.dram: Activate at tick 141328000
141328000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 141328000, now got 1 active
141328000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141341750
141360500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141391000: DRAM: system.mem_ctrl.dram: Address: 0x68dc Rank 0 Bank 3 Row 0
141391000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68dc, rank/bank/row 0 3 0
141391000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141391000
141409750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141440000: DRAM: system.mem_ctrl.dram: Address: 0x68e0 Rank 0 Bank 3 Row 0
141440000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68e0, rank/bank/row 0 3 0
141440000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141440000
141458750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141510000: DRAM: system.mem_ctrl.dram: Address: 0x68e4 Rank 0 Bank 3 Row 0
141510000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x68e4, rank/bank/row 0 3 0
141510000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141510000
141528750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141559000: DRAM: system.mem_ctrl.dram: Address: 0x6b70 Rank 0 Bank 3 Row 0
141559000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b70, rank/bank/row 0 3 0
141559000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141559000
141577750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141608000: DRAM: system.mem_ctrl.dram: Address: 0x7260 Rank 0 Bank 3 Row 0
141608000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7260, rank/bank/row 0 3 0
141608000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141608000
141626750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141657000: DRAM: system.mem_ctrl.dram: Address: 0x6b74 Rank 0 Bank 3 Row 0
141657000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b74, rank/bank/row 0 3 0
141657000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141657000
141675750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141706000: DRAM: system.mem_ctrl.dram: Address: 0x7264 Rank 0 Bank 3 Row 0
141706000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7264, rank/bank/row 0 3 0
141706000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141706000
141724750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141755000: DRAM: system.mem_ctrl.dram: Address: 0x6b78 Rank 0 Bank 3 Row 0
141755000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b78, rank/bank/row 0 3 0
141755000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141755000
141773750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141804000: DRAM: system.mem_ctrl.dram: Address: 0x6b7c Rank 0 Bank 3 Row 0
141804000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b7c, rank/bank/row 0 3 0
141804000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141804000
141822750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141853000: DRAM: system.mem_ctrl.dram: Address: 0x764b8 Rank 1 Bank 3 Row 3
141853000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764b8, rank/bank/row 1 3 3
141853000: DRAM: system.mem_ctrl.dram: Activate at tick 141853000
141853000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 141853000, now got 2 active
141853000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141866750
141885500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
141916000: DRAM: system.mem_ctrl.dram: Address: 0x6b80 Rank 0 Bank 3 Row 0
141916000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b80, rank/bank/row 0 3 0
141916000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141916000
141934750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
141965000: DRAM: system.mem_ctrl.dram: Address: 0x6b84 Rank 0 Bank 3 Row 0
141965000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b84, rank/bank/row 0 3 0
141965000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 141965000
141983750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142014000: DRAM: system.mem_ctrl.dram: Address: 0x77c50 Rank 1 Bank 3 Row 3
142014000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c50, rank/bank/row 1 3 3
142014000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142014000
142032750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
142063000: DRAM: system.mem_ctrl.dram: Address: 0x6b88 Rank 0 Bank 3 Row 0
142063000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b88, rank/bank/row 0 3 0
142063000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142063000
142081750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142112000: DRAM: system.mem_ctrl.dram: Address: 0x6b8c Rank 0 Bank 3 Row 0
142112000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b8c, rank/bank/row 0 3 0
142112000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142112000
142130750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142161000: DRAM: system.mem_ctrl.dram: Address: 0x6b90 Rank 0 Bank 3 Row 0
142161000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b90, rank/bank/row 0 3 0
142161000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142161000
142179750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142210000: DRAM: system.mem_ctrl.dram: Address: 0x6b94 Rank 0 Bank 3 Row 0
142210000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b94, rank/bank/row 0 3 0
142210000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142210000
142210000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 142217500, now got 0 active
142210000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 3
142228750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142259000: DRAM: system.mem_ctrl.dram: Address: 0x6b98 Rank 0 Bank 3 Row 0
142259000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b98, rank/bank/row 0 3 0
142259000: DRAM: system.mem_ctrl.dram: Activate at tick 142259000
142259000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 0 at tick 142259000, now got 1 active
142259000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142272750
142291500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142322000: DRAM: system.mem_ctrl.dram: Address: 0x6b9c Rank 0 Bank 3 Row 0
142322000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6b9c, rank/bank/row 0 3 0
142322000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142322000
142340750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142371000: DRAM: system.mem_ctrl.dram: Address: 0x6ba0 Rank 0 Bank 3 Row 0
142371000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6ba0, rank/bank/row 0 3 0
142371000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142371000
142389750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142420000: DRAM: system.mem_ctrl.dram: Address: 0x6ba4 Rank 0 Bank 3 Row 0
142420000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6ba4, rank/bank/row 0 3 0
142420000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142420000
142438750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142490000: DRAM: system.mem_ctrl.dram: Address: 0x6ba8 Rank 0 Bank 3 Row 0
142490000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6ba8, rank/bank/row 0 3 0
142490000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142490000
142508750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142560000: DRAM: system.mem_ctrl.dram: Address: 0x6bac Rank 0 Bank 3 Row 0
142560000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6bac, rank/bank/row 0 3 0
142560000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142560000
142578750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142609000: DRAM: system.mem_ctrl.dram: Address: 0x6bac Rank 0 Bank 3 Row 0
142609000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6bac, rank/bank/row 0 3 0
142609000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142609000
142627750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142658000: DRAM: system.mem_ctrl.dram: Address: 0x7a7a4 Rank 1 Bank 5 Row 3
142679000: DRAM: system.mem_ctrl.dram: Address: 0x6bb0 Rank 0 Bank 3 Row 0
142679000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6bb0, rank/bank/row 0 3 0
142679000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142679000
142697750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142728000: DRAM: system.mem_ctrl.dram: Address: 0x6bb4 Rank 0 Bank 3 Row 0
142728000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6bb4, rank/bank/row 0 3 0
142728000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142728000
142746750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142777000: DRAM: system.mem_ctrl.dram: Address: 0x6534 Rank 0 Bank 3 Row 0
142777000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6534, rank/bank/row 0 3 0
142777000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142777000
142795750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142826000: DRAM: system.mem_ctrl.dram: Address: 0x6538 Rank 0 Bank 3 Row 0
142826000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6538, rank/bank/row 0 3 0
142826000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142826000
142844750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142875000: DRAM: system.mem_ctrl.dram: Address: 0x64b0 Rank 0 Bank 3 Row 0
142875000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64b0, rank/bank/row 0 3 0
142875000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142875000
142893750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142924000: DRAM: system.mem_ctrl.dram: Address: 0x64b4 Rank 0 Bank 3 Row 0
142924000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64b4, rank/bank/row 0 3 0
142924000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142924000
142942750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
142973000: DRAM: system.mem_ctrl.dram: Address: 0x64b8 Rank 0 Bank 3 Row 0
142973000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x64b8, rank/bank/row 0 3 0
142973000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 142973000
142991750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143022000: DRAM: system.mem_ctrl.dram: Address: 0x77c64 Rank 1 Bank 3 Row 3
143022000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c64, rank/bank/row 1 3 3
143022000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143022000
143040750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
143071000: DRAM: system.mem_ctrl.dram: Address: 0x77c6c Rank 1 Bank 3 Row 3
143071000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c6c, rank/bank/row 1 3 3
143071000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143071000
143089750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
143120000: DRAM: system.mem_ctrl.dram: Address: 0x77c74 Rank 1 Bank 3 Row 3
143120000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c74, rank/bank/row 1 3 3
143120000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143120000
143138750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
143169000: DRAM: system.mem_ctrl.dram: Address: 0x77c7c Rank 1 Bank 3 Row 3
143169000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c7c, rank/bank/row 1 3 3
143169000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143169000
143170000: DRAM: system.mem_ctrl.dram: Address: 0x77c80 Rank 1 Bank 3 Row 3
143170000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c80, rank/bank/row 1 3 3
143170000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143174000
143187750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 1
143192750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
143223000: DRAM: system.mem_ctrl.dram: Address: 0x77c84 Rank 1 Bank 3 Row 3
143223000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c84, rank/bank/row 1 3 3
143223000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143223000
143241750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
143272000: DRAM: system.mem_ctrl.dram: Address: 0x89a0 Rank 0 Bank 4 Row 0
143272000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89a0, rank/bank/row 0 4 0
143272000: DRAM: system.mem_ctrl.dram: Activate at tick 143272000
143272000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 143272000, now got 2 active
143272000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143285750
143304500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143335000: DRAM: system.mem_ctrl.dram: Address: 0x89a4 Rank 0 Bank 4 Row 0
143335000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89a4, rank/bank/row 0 4 0
143335000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143335000
143353750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143384000: DRAM: system.mem_ctrl.dram: Address: 0x89a8 Rank 0 Bank 4 Row 0
143384000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89a8, rank/bank/row 0 4 0
143384000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143384000
143402750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143433000: DRAM: system.mem_ctrl.dram: Address: 0x76038 Rank 1 Bank 3 Row 3
143433000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76038, rank/bank/row 1 3 3
143433000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143433000
143451750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
143482000: DRAM: system.mem_ctrl.dram: Address: 0x89ac Rank 0 Bank 4 Row 0
143482000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89ac, rank/bank/row 0 4 0
143482000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143482000
143500750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143531000: DRAM: system.mem_ctrl.dram: Address: 0x89b0 Rank 0 Bank 4 Row 0
143531000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89b0, rank/bank/row 0 4 0
143531000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143531000
143549750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143580000: DRAM: system.mem_ctrl.dram: Address: 0x89b4 Rank 0 Bank 4 Row 0
143580000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89b4, rank/bank/row 0 4 0
143580000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143580000
143598750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143629000: DRAM: system.mem_ctrl.dram: Address: 0x89b8 Rank 0 Bank 4 Row 0
143629000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89b8, rank/bank/row 0 4 0
143629000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143629000
143647750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143678000: DRAM: system.mem_ctrl.dram: Address: 0x76038 Rank 1 Bank 3 Row 3
143678000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76038, rank/bank/row 1 3 3
143678000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143678000
143696750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
143727000: DRAM: system.mem_ctrl.dram: Address: 0x89bc Rank 0 Bank 4 Row 0
143727000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89bc, rank/bank/row 0 4 0
143727000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143727000
143745750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143776000: DRAM: system.mem_ctrl.dram: Address: 0x89c0 Rank 0 Bank 4 Row 0
143776000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89c0, rank/bank/row 0 4 0
143776000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143776000
143794750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143825000: DRAM: system.mem_ctrl.dram: Address: 0x89c4 Rank 0 Bank 4 Row 0
143825000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89c4, rank/bank/row 0 4 0
143825000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143825000
143843750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143874000: DRAM: system.mem_ctrl.dram: Address: 0x89c8 Rank 0 Bank 4 Row 0
143874000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89c8, rank/bank/row 0 4 0
143874000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143874000
143892750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143923000: DRAM: system.mem_ctrl.dram: Address: 0x89cc Rank 0 Bank 4 Row 0
143923000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89cc, rank/bank/row 0 4 0
143923000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143923000
143941750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
143972000: DRAM: system.mem_ctrl.dram: Address: 0x89d0 Rank 0 Bank 4 Row 0
143972000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89d0, rank/bank/row 0 4 0
143972000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 143972000
143990750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144021000: DRAM: system.mem_ctrl.dram: Address: 0x78fc0 Rank 1 Bank 4 Row 3
144021000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc0, rank/bank/row 1 4 3
144021000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144021000
144039750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144070000: DRAM: system.mem_ctrl.dram: Address: 0x76038 Rank 1 Bank 3 Row 3
144070000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76038, rank/bank/row 1 3 3
144070000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144070000
144088750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144119000: DRAM: system.mem_ctrl.dram: Address: 0x78fc4 Rank 1 Bank 4 Row 3
144119000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc4, rank/bank/row 1 4 3
144119000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144119000
144137750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144168000: DRAM: system.mem_ctrl.dram: Address: 0x78fc8 Rank 1 Bank 4 Row 3
144168000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc8, rank/bank/row 1 4 3
144168000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144168000
144186750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144238000: DRAM: system.mem_ctrl.dram: Address: 0x78fcc Rank 1 Bank 4 Row 3
144238000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fcc, rank/bank/row 1 4 3
144238000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144238000
144256750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144287000: DRAM: system.mem_ctrl.dram: Address: 0x78fd0 Rank 1 Bank 4 Row 3
144287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd0, rank/bank/row 1 4 3
144287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144287000
144305750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144336000: DRAM: system.mem_ctrl.dram: Address: 0x78fd4 Rank 1 Bank 4 Row 3
144336000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd4, rank/bank/row 1 4 3
144336000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144336000
144354750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144385000: DRAM: system.mem_ctrl.dram: Address: 0x78fd8 Rank 1 Bank 4 Row 3
144385000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd8, rank/bank/row 1 4 3
144385000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144385000
144403750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144434000: DRAM: system.mem_ctrl.dram: Address: 0x78fdc Rank 1 Bank 4 Row 3
144434000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fdc, rank/bank/row 1 4 3
144434000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144434000
144452750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144483000: DRAM: system.mem_ctrl.dram: Address: 0x89d4 Rank 0 Bank 4 Row 0
144483000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89d4, rank/bank/row 0 4 0
144483000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144483000
144501750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144532000: DRAM: system.mem_ctrl.dram: Address: 0x89d8 Rank 0 Bank 4 Row 0
144532000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89d8, rank/bank/row 0 4 0
144532000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144532000
144550750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144581000: DRAM: system.mem_ctrl.dram: Address: 0x89dc Rank 0 Bank 4 Row 0
144581000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89dc, rank/bank/row 0 4 0
144581000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144581000
144581000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 144588500, now got 1 active
144581000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
144599750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144630000: DRAM: system.mem_ctrl.dram: Address: 0x89e0 Rank 0 Bank 4 Row 0
144630000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89e0, rank/bank/row 0 4 0
144630000: DRAM: system.mem_ctrl.dram: Activate at tick 144630000
144630000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 144630000, now got 2 active
144630000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144643750
144662500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144693000: DRAM: system.mem_ctrl.dram: Address: 0x89e4 Rank 0 Bank 4 Row 0
144693000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89e4, rank/bank/row 0 4 0
144693000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144693000
144711750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144742000: DRAM: system.mem_ctrl.dram: Address: 0x89e8 Rank 0 Bank 4 Row 0
144742000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x89e8, rank/bank/row 0 4 0
144742000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144742000
144760750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144791000: DRAM: system.mem_ctrl.dram: Address: 0x8924 Rank 0 Bank 4 Row 0
144791000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8924, rank/bank/row 0 4 0
144791000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144791000
144809750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144840000: DRAM: system.mem_ctrl.dram: Address: 0x8928 Rank 0 Bank 4 Row 0
144840000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x8928, rank/bank/row 0 4 0
144840000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144840000
144858750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144889000: DRAM: system.mem_ctrl.dram: Address: 0x892c Rank 0 Bank 4 Row 0
144889000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x892c, rank/bank/row 0 4 0
144889000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144889000
144907750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
144938000: DRAM: system.mem_ctrl.dram: Address: 0x77c8c Rank 1 Bank 3 Row 3
144938000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c8c, rank/bank/row 1 3 3
144938000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144938000
144956750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
144987000: DRAM: system.mem_ctrl.dram: Address: 0x77c94 Rank 1 Bank 3 Row 3
144987000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c94, rank/bank/row 1 3 3
144987000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 144987000
145005750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
145036000: DRAM: system.mem_ctrl.dram: Address: 0x77c9c Rank 1 Bank 3 Row 3
145036000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c9c, rank/bank/row 1 3 3
145036000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145036000
145054750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
145085000: DRAM: system.mem_ctrl.dram: Address: 0x77ca4 Rank 1 Bank 3 Row 3
145085000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca4, rank/bank/row 1 3 3
145085000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145085000
145103750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
145134000: DRAM: system.mem_ctrl.dram: Address: 0x2e2e8 Rank 0 Bank 7 Row 1
145134000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2e8, rank/bank/row 0 7 1
145134000: DRAM: system.mem_ctrl.dram: Activate at tick 145134000
145134000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 145134000, now got 3 active
145134000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145147750
145166500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145217000: DRAM: system.mem_ctrl.dram: Address: 0x2e2ec Rank 0 Bank 7 Row 1
145217000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2ec, rank/bank/row 0 7 1
145217000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145217000
145235750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145287000: DRAM: system.mem_ctrl.dram: Address: 0x2e2f0 Rank 0 Bank 7 Row 1
145287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2f0, rank/bank/row 0 7 1
145287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145287000
145305750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145336000: DRAM: system.mem_ctrl.dram: Address: 0x79ce8 Rank 1 Bank 4 Row 3
145336000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x79ce8, rank/bank/row 1 4 3
145336000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145336000
145354750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
145385000: DRAM: system.mem_ctrl.dram: Address: 0x2e2f4 Rank 0 Bank 7 Row 1
145385000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2f4, rank/bank/row 0 7 1
145385000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145385000
145403750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145434000: DRAM: system.mem_ctrl.dram: Address: 0x2e2f8 Rank 0 Bank 7 Row 1
145434000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2f8, rank/bank/row 0 7 1
145434000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145434000
145452750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145483000: DRAM: system.mem_ctrl.dram: Address: 0x2e2fc Rank 0 Bank 7 Row 1
145483000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e2fc, rank/bank/row 0 7 1
145483000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145483000
145501750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145532000: DRAM: system.mem_ctrl.dram: Address: 0x2e300 Rank 0 Bank 7 Row 1
145532000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e300, rank/bank/row 0 7 1
145532000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145532000
145550750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145581000: DRAM: system.mem_ctrl.dram: Address: 0x2e304 Rank 0 Bank 7 Row 1
145581000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e304, rank/bank/row 0 7 1
145581000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145581000
145599750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145630000: DRAM: system.mem_ctrl.dram: Address: 0x2e308 Rank 0 Bank 7 Row 1
145630000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e308, rank/bank/row 0 7 1
145630000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145630000
145648750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145679000: DRAM: system.mem_ctrl.dram: Address: 0x2e30c Rank 0 Bank 7 Row 1
145679000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e30c, rank/bank/row 0 7 1
145679000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145679000
145697750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145728000: DRAM: system.mem_ctrl.dram: Address: 0x2e310 Rank 0 Bank 7 Row 1
145728000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e310, rank/bank/row 0 7 1
145728000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145728000
145746750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145798000: DRAM: system.mem_ctrl.dram: Address: 0x2e314 Rank 0 Bank 7 Row 1
145798000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e314, rank/bank/row 0 7 1
145798000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145798000
145816750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145847000: DRAM: system.mem_ctrl.dram: Address: 0x2e514 Rank 0 Bank 7 Row 1
145847000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e514, rank/bank/row 0 7 1
145847000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145847000
145865750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145896000: DRAM: system.mem_ctrl.dram: Address: 0x2e318 Rank 0 Bank 7 Row 1
145896000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e318, rank/bank/row 0 7 1
145896000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145896000
145914750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145945000: DRAM: system.mem_ctrl.dram: Address: 0x2e518 Rank 0 Bank 7 Row 1
145945000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e518, rank/bank/row 0 7 1
145945000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145945000
145963750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
145994000: DRAM: system.mem_ctrl.dram: Address: 0x2e31c Rank 0 Bank 7 Row 1
145994000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e31c, rank/bank/row 0 7 1
145994000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 145994000
145994000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 146001500, now got 2 active
145994000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
146012750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146043000: DRAM: system.mem_ctrl.dram: Address: 0x74ff0 Rank 1 Bank 2 Row 3
146043000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74ff0, rank/bank/row 1 2 3
146043000: DRAM: system.mem_ctrl.dram: Activate at tick 146043000
146043000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 146043000, now got 3 active
146043000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146056750
146075500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
146106000: DRAM: system.mem_ctrl.dram: Address: 0x2e320 Rank 0 Bank 7 Row 1
146106000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e320, rank/bank/row 0 7 1
146106000: DRAM: system.mem_ctrl.dram: Activate at tick 146106000
146106000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 146106000, now got 3 active
146106000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146119750
146138500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146169000: DRAM: system.mem_ctrl.dram: Address: 0x2e324 Rank 0 Bank 7 Row 1
146169000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e324, rank/bank/row 0 7 1
146169000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146169000
146187750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146218000: DRAM: system.mem_ctrl.dram: Address: 0x76ef0 Rank 1 Bank 3 Row 3
146239000: DRAM: system.mem_ctrl.dram: Address: 0x2e328 Rank 0 Bank 7 Row 1
146239000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e328, rank/bank/row 0 7 1
146239000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146239000
146257750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146288000: DRAM: system.mem_ctrl.dram: Address: 0x2e51c Rank 0 Bank 7 Row 1
146288000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e51c, rank/bank/row 0 7 1
146288000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146288000
146306750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146337000: DRAM: system.mem_ctrl.dram: Address: 0x2e32c Rank 0 Bank 7 Row 1
146337000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e32c, rank/bank/row 0 7 1
146337000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146337000
146355750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146386000: DRAM: system.mem_ctrl.dram: Address: 0x79d0c Rank 1 Bank 4 Row 3
146407000: DRAM: system.mem_ctrl.dram: Address: 0x2e330 Rank 0 Bank 7 Row 1
146407000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e330, rank/bank/row 0 7 1
146407000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146407000
146425750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146477000: DRAM: system.mem_ctrl.dram: Address: 0x2e334 Rank 0 Bank 7 Row 1
146477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e334, rank/bank/row 0 7 1
146477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146477000
146495750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146526000: DRAM: system.mem_ctrl.dram: Address: 0x6156c Rank 0 Bank 0 Row 3
146526000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6156c, rank/bank/row 0 0 3
146526000: DRAM: system.mem_ctrl.dram: Activate at tick 146526000
146526000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 146526000, now got 4 active
146526000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146539750
146558500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146589000: DRAM: system.mem_ctrl.dram: Address: 0x2e338 Rank 0 Bank 7 Row 1
146589000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e338, rank/bank/row 0 7 1
146589000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146589000
146607750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146638000: DRAM: system.mem_ctrl.dram: Address: 0x2e520 Rank 0 Bank 7 Row 1
146638000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e520, rank/bank/row 0 7 1
146638000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146638000
146656750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146687000: DRAM: system.mem_ctrl.dram: Address: 0x2e33c Rank 0 Bank 7 Row 1
146687000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e33c, rank/bank/row 0 7 1
146687000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146687000
146705750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146757000: DRAM: system.mem_ctrl.dram: Address: 0x2e340 Rank 0 Bank 7 Row 1
146757000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e340, rank/bank/row 0 7 1
146757000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146757000
146775750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146827000: DRAM: system.mem_ctrl.dram: Address: 0x2e344 Rank 0 Bank 7 Row 1
146827000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e344, rank/bank/row 0 7 1
146827000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146827000
146845750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146876000: DRAM: system.mem_ctrl.dram: Address: 0x61528 Rank 0 Bank 0 Row 3
146876000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x61528, rank/bank/row 0 0 3
146876000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146876000
146894750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146925000: DRAM: system.mem_ctrl.dram: Address: 0x2e348 Rank 0 Bank 7 Row 1
146925000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e348, rank/bank/row 0 7 1
146925000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146925000
146943750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
146974000: DRAM: system.mem_ctrl.dram: Address: 0x2e34c Rank 0 Bank 7 Row 1
146974000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e34c, rank/bank/row 0 7 1
146974000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 146974000
146992750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147023000: DRAM: system.mem_ctrl.dram: Address: 0x2e350 Rank 0 Bank 7 Row 1
147023000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e350, rank/bank/row 0 7 1
147023000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147023000
147041750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147072000: DRAM: system.mem_ctrl.dram: Address: 0x2e354 Rank 0 Bank 7 Row 1
147072000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e354, rank/bank/row 0 7 1
147072000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147072000
147072000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 147079500, now got 3 active
147072000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
147090750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147142000: DRAM: system.mem_ctrl.dram: Address: 0x2e358 Rank 0 Bank 7 Row 1
147142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e358, rank/bank/row 0 7 1
147142000: DRAM: system.mem_ctrl.dram: Activate at tick 147142000
147142000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 147142000, now got 4 active
147142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147155750
147174500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147205000: DRAM: system.mem_ctrl.dram: Address: 0x2e35c Rank 0 Bank 7 Row 1
147205000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e35c, rank/bank/row 0 7 1
147205000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147205000
147223750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147254000: DRAM: system.mem_ctrl.dram: Address: 0x2e360 Rank 0 Bank 7 Row 1
147254000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e360, rank/bank/row 0 7 1
147254000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147254000
147272750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147303000: DRAM: system.mem_ctrl.dram: Address: 0x2e364 Rank 0 Bank 7 Row 1
147303000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e364, rank/bank/row 0 7 1
147303000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147303000
147321750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147352000: DRAM: system.mem_ctrl.dram: Address: 0x2e368 Rank 0 Bank 7 Row 1
147352000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e368, rank/bank/row 0 7 1
147352000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147352000
147370750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147401000: DRAM: system.mem_ctrl.dram: Address: 0x2e36c Rank 0 Bank 7 Row 1
147401000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e36c, rank/bank/row 0 7 1
147401000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147401000
147419750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147450000: DRAM: system.mem_ctrl.dram: Address: 0x2e370 Rank 0 Bank 7 Row 1
147450000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e370, rank/bank/row 0 7 1
147450000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147450000
147468750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147499000: DRAM: system.mem_ctrl.dram: Address: 0x2e374 Rank 0 Bank 7 Row 1
147499000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e374, rank/bank/row 0 7 1
147499000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147499000
147517750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147569000: DRAM: system.mem_ctrl.dram: Address: 0x2e378 Rank 0 Bank 7 Row 1
147569000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e378, rank/bank/row 0 7 1
147569000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147569000
147587750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147618000: DRAM: system.mem_ctrl.dram: Address: 0x2e37c Rank 0 Bank 7 Row 1
147618000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e37c, rank/bank/row 0 7 1
147618000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147618000
147636750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147667000: DRAM: system.mem_ctrl.dram: Address: 0x2e380 Rank 0 Bank 7 Row 1
147667000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e380, rank/bank/row 0 7 1
147667000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147667000
147685750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147716000: DRAM: system.mem_ctrl.dram: Address: 0x2e384 Rank 0 Bank 7 Row 1
147716000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e384, rank/bank/row 0 7 1
147716000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147716000
147734750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147765000: DRAM: system.mem_ctrl.dram: Address: 0x2e388 Rank 0 Bank 7 Row 1
147765000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e388, rank/bank/row 0 7 1
147765000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147765000
147783750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147814000: DRAM: system.mem_ctrl.dram: Address: 0x2e38c Rank 0 Bank 7 Row 1
147814000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e38c, rank/bank/row 0 7 1
147814000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147814000
147832750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147863000: DRAM: system.mem_ctrl.dram: Address: 0x2e390 Rank 0 Bank 7 Row 1
147863000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e390, rank/bank/row 0 7 1
147863000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147863000
147881750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147912000: DRAM: system.mem_ctrl.dram: Address: 0x2e394 Rank 0 Bank 7 Row 1
147912000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e394, rank/bank/row 0 7 1
147912000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 147912000
147912000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 147919500, now got 3 active
147912000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
147930750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
147938750: DRAM: 0: Refresh due
147938750: DRAM: 0: Precharging all
147938750: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 147938750, now got 2 active
147938750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 0 at tick 147938750, now got 1 active
147938750: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 147938750, now got 0 active
147938750: DRAM: 1: Refresh due
147938750: DRAM: 1: Precharging all
147938750: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 147938750, now got 2 active
147938750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 147938750, now got 1 active
147938750: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 147938750, now got 0 active
147961000: DRAM: system.mem_ctrl.dram: Address: 0x2e398 Rank 0 Bank 7 Row 1
148212500: DRAM: 0: Scheduling next request after refreshing rank 0
148212500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e398, rank/bank/row 0 7 1
148212500: DRAM: system.mem_ctrl.dram: Activate at tick 148212500
148212500: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 148212500, now got 1 active
148212500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148226250
148212500: DRAM: 1: Scheduling next request after refreshing rank 1
148245000: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148296000: DRAM: system.mem_ctrl.dram: Address: 0x2e39c Rank 0 Bank 7 Row 1
148296000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e39c, rank/bank/row 0 7 1
148296000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148296000
148314750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148345000: DRAM: system.mem_ctrl.dram: Address: 0x2e328 Rank 0 Bank 7 Row 1
148345000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e328, rank/bank/row 0 7 1
148345000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148345000
148363750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148394000: DRAM: system.mem_ctrl.dram: Address: 0x2e51c Rank 0 Bank 7 Row 1
148394000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e51c, rank/bank/row 0 7 1
148394000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148394000
148412750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148443000: DRAM: system.mem_ctrl.dram: Address: 0x2e32c Rank 0 Bank 7 Row 1
148443000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e32c, rank/bank/row 0 7 1
148443000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148443000
148461750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148513000: DRAM: system.mem_ctrl.dram: Address: 0x2e330 Rank 0 Bank 7 Row 1
148513000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e330, rank/bank/row 0 7 1
148513000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148513000
148531750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148583000: DRAM: system.mem_ctrl.dram: Address: 0x2e334 Rank 0 Bank 7 Row 1
148583000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e334, rank/bank/row 0 7 1
148583000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148583000
148601750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148632000: DRAM: system.mem_ctrl.dram: Address: 0x61570 Rank 0 Bank 0 Row 3
148632000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x61570, rank/bank/row 0 0 3
148632000: DRAM: system.mem_ctrl.dram: Activate at tick 148632000
148632000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 148632000, now got 2 active
148632000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148645750
148664500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148695000: DRAM: system.mem_ctrl.dram: Address: 0x2e338 Rank 0 Bank 7 Row 1
148695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e338, rank/bank/row 0 7 1
148695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148695000
148713750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148744000: DRAM: system.mem_ctrl.dram: Address: 0x2e520 Rank 0 Bank 7 Row 1
148744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e520, rank/bank/row 0 7 1
148744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148744000
148762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148793000: DRAM: system.mem_ctrl.dram: Address: 0x2e33c Rank 0 Bank 7 Row 1
148793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e33c, rank/bank/row 0 7 1
148793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148793000
148811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148863000: DRAM: system.mem_ctrl.dram: Address: 0x2e340 Rank 0 Bank 7 Row 1
148863000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e340, rank/bank/row 0 7 1
148863000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148863000
148881750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148933000: DRAM: system.mem_ctrl.dram: Address: 0x2e344 Rank 0 Bank 7 Row 1
148933000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e344, rank/bank/row 0 7 1
148933000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148933000
148951750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
148982000: DRAM: system.mem_ctrl.dram: Address: 0x6152e Rank 0 Bank 0 Row 3
148982000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x6152e, rank/bank/row 0 0 3
148982000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 148982000
149000750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149031000: DRAM: system.mem_ctrl.dram: Address: 0x2e348 Rank 0 Bank 7 Row 1
149031000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e348, rank/bank/row 0 7 1
149031000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149031000
149049750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149080000: DRAM: system.mem_ctrl.dram: Address: 0x2e34c Rank 0 Bank 7 Row 1
149080000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e34c, rank/bank/row 0 7 1
149080000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149080000
149098750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149129000: DRAM: system.mem_ctrl.dram: Address: 0x2e350 Rank 0 Bank 7 Row 1
149129000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e350, rank/bank/row 0 7 1
149129000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149129000
149147750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149178000: DRAM: system.mem_ctrl.dram: Address: 0x2e354 Rank 0 Bank 7 Row 1
149178000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e354, rank/bank/row 0 7 1
149178000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149178000
149178000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 149185500, now got 1 active
149178000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
149196750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149248000: DRAM: system.mem_ctrl.dram: Address: 0x2e358 Rank 0 Bank 7 Row 1
149248000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e358, rank/bank/row 0 7 1
149248000: DRAM: system.mem_ctrl.dram: Activate at tick 149248000
149248000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 149248000, now got 2 active
149248000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149261750
149280500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149311000: DRAM: system.mem_ctrl.dram: Address: 0x2e35c Rank 0 Bank 7 Row 1
149311000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e35c, rank/bank/row 0 7 1
149311000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149311000
149329750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149360000: DRAM: system.mem_ctrl.dram: Address: 0x2e360 Rank 0 Bank 7 Row 1
149360000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e360, rank/bank/row 0 7 1
149360000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149360000
149378750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149409000: DRAM: system.mem_ctrl.dram: Address: 0x2e364 Rank 0 Bank 7 Row 1
149409000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e364, rank/bank/row 0 7 1
149409000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149409000
149427750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149458000: DRAM: system.mem_ctrl.dram: Address: 0x2e368 Rank 0 Bank 7 Row 1
149458000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e368, rank/bank/row 0 7 1
149458000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149458000
149476750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149507000: DRAM: system.mem_ctrl.dram: Address: 0x2e36c Rank 0 Bank 7 Row 1
149507000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e36c, rank/bank/row 0 7 1
149507000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149507000
149525750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149556000: DRAM: system.mem_ctrl.dram: Address: 0x2e370 Rank 0 Bank 7 Row 1
149556000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e370, rank/bank/row 0 7 1
149556000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149556000
149574750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149605000: DRAM: system.mem_ctrl.dram: Address: 0x2e374 Rank 0 Bank 7 Row 1
149605000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e374, rank/bank/row 0 7 1
149605000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149605000
149623750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149675000: DRAM: system.mem_ctrl.dram: Address: 0x2e378 Rank 0 Bank 7 Row 1
149675000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e378, rank/bank/row 0 7 1
149675000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149675000
149693750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149724000: DRAM: system.mem_ctrl.dram: Address: 0x2e37c Rank 0 Bank 7 Row 1
149724000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e37c, rank/bank/row 0 7 1
149724000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149724000
149742750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149773000: DRAM: system.mem_ctrl.dram: Address: 0x2e380 Rank 0 Bank 7 Row 1
149773000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e380, rank/bank/row 0 7 1
149773000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149773000
149791750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149822000: DRAM: system.mem_ctrl.dram: Address: 0x2e384 Rank 0 Bank 7 Row 1
149822000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e384, rank/bank/row 0 7 1
149822000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149822000
149840750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149871000: DRAM: system.mem_ctrl.dram: Address: 0x2e388 Rank 0 Bank 7 Row 1
149871000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e388, rank/bank/row 0 7 1
149871000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149871000
149889750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149920000: DRAM: system.mem_ctrl.dram: Address: 0x2e38c Rank 0 Bank 7 Row 1
149920000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e38c, rank/bank/row 0 7 1
149920000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149920000
149938750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
149969000: DRAM: system.mem_ctrl.dram: Address: 0x2e390 Rank 0 Bank 7 Row 1
149969000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e390, rank/bank/row 0 7 1
149969000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 149969000
149987750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150018000: DRAM: system.mem_ctrl.dram: Address: 0x2e394 Rank 0 Bank 7 Row 1
150018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e394, rank/bank/row 0 7 1
150018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150018000
150018000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 150025500, now got 1 active
150018000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
150036750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150067000: DRAM: system.mem_ctrl.dram: Address: 0x2e398 Rank 0 Bank 7 Row 1
150067000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e398, rank/bank/row 0 7 1
150067000: DRAM: system.mem_ctrl.dram: Activate at tick 150067000
150067000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 150067000, now got 2 active
150067000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150080750
150099500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150151000: DRAM: system.mem_ctrl.dram: Address: 0x2e39c Rank 0 Bank 7 Row 1
150151000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e39c, rank/bank/row 0 7 1
150151000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150151000
150169750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150200000: DRAM: system.mem_ctrl.dram: Address: 0x2e328 Rank 0 Bank 7 Row 1
150200000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e328, rank/bank/row 0 7 1
150200000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150200000
150218750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150249000: DRAM: system.mem_ctrl.dram: Address: 0x2e51c Rank 0 Bank 7 Row 1
150249000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e51c, rank/bank/row 0 7 1
150249000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150249000
150267750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150298000: DRAM: system.mem_ctrl.dram: Address: 0x2e32c Rank 0 Bank 7 Row 1
150298000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e32c, rank/bank/row 0 7 1
150298000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150298000
150316750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150347000: DRAM: system.mem_ctrl.dram: Address: 0x79d5c Rank 1 Bank 4 Row 3
150368000: DRAM: system.mem_ctrl.dram: Address: 0x2e330 Rank 0 Bank 7 Row 1
150368000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e330, rank/bank/row 0 7 1
150368000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150368000
150386750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150438000: DRAM: system.mem_ctrl.dram: Address: 0x2e334 Rank 0 Bank 7 Row 1
150438000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e334, rank/bank/row 0 7 1
150438000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150438000
150456750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150487000: DRAM: system.mem_ctrl.dram: Address: 0x61574 Rank 0 Bank 0 Row 3
150487000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x61574, rank/bank/row 0 0 3
150487000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150487000
150505750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150536000: DRAM: system.mem_ctrl.dram: Address: 0x2e338 Rank 0 Bank 7 Row 1
150536000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e338, rank/bank/row 0 7 1
150536000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150536000
150554750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150585000: DRAM: system.mem_ctrl.dram: Address: 0x2e520 Rank 0 Bank 7 Row 1
150585000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e520, rank/bank/row 0 7 1
150585000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150585000
150603750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150634000: DRAM: system.mem_ctrl.dram: Address: 0x2e33c Rank 0 Bank 7 Row 1
150634000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e33c, rank/bank/row 0 7 1
150634000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150634000
150652750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150704000: DRAM: system.mem_ctrl.dram: Address: 0x2e340 Rank 0 Bank 7 Row 1
150704000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e340, rank/bank/row 0 7 1
150704000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150704000
150722750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150774000: DRAM: system.mem_ctrl.dram: Address: 0x2e344 Rank 0 Bank 7 Row 1
150774000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e344, rank/bank/row 0 7 1
150774000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150774000
150792750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150823000: DRAM: system.mem_ctrl.dram: Address: 0x61538 Rank 0 Bank 0 Row 3
150823000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x61538, rank/bank/row 0 0 3
150823000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150823000
150841750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150872000: DRAM: system.mem_ctrl.dram: Address: 0x2e348 Rank 0 Bank 7 Row 1
150872000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e348, rank/bank/row 0 7 1
150872000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150872000
150890750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150921000: DRAM: system.mem_ctrl.dram: Address: 0x2e34c Rank 0 Bank 7 Row 1
150921000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e34c, rank/bank/row 0 7 1
150921000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150921000
150939750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
150970000: DRAM: system.mem_ctrl.dram: Address: 0x2e350 Rank 0 Bank 7 Row 1
150970000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e350, rank/bank/row 0 7 1
150970000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 150970000
150988750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151019000: DRAM: system.mem_ctrl.dram: Address: 0x2e354 Rank 0 Bank 7 Row 1
151019000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e354, rank/bank/row 0 7 1
151019000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151019000
151019000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 151026500, now got 1 active
151019000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
151037750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151089000: DRAM: system.mem_ctrl.dram: Address: 0x2e358 Rank 0 Bank 7 Row 1
151089000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e358, rank/bank/row 0 7 1
151089000: DRAM: system.mem_ctrl.dram: Activate at tick 151089000
151089000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 151089000, now got 2 active
151089000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151102750
151121500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151152000: DRAM: system.mem_ctrl.dram: Address: 0x2e35c Rank 0 Bank 7 Row 1
151152000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e35c, rank/bank/row 0 7 1
151152000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151152000
151170750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151201000: DRAM: system.mem_ctrl.dram: Address: 0x2e360 Rank 0 Bank 7 Row 1
151201000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e360, rank/bank/row 0 7 1
151201000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151201000
151219750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151250000: DRAM: system.mem_ctrl.dram: Address: 0x2e364 Rank 0 Bank 7 Row 1
151250000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e364, rank/bank/row 0 7 1
151250000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151250000
151268750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151299000: DRAM: system.mem_ctrl.dram: Address: 0x2e368 Rank 0 Bank 7 Row 1
151299000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e368, rank/bank/row 0 7 1
151299000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151299000
151317750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151348000: DRAM: system.mem_ctrl.dram: Address: 0x2e36c Rank 0 Bank 7 Row 1
151348000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e36c, rank/bank/row 0 7 1
151348000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151348000
151366750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151397000: DRAM: system.mem_ctrl.dram: Address: 0x2e370 Rank 0 Bank 7 Row 1
151397000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e370, rank/bank/row 0 7 1
151397000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151397000
151415750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151446000: DRAM: system.mem_ctrl.dram: Address: 0x2e374 Rank 0 Bank 7 Row 1
151446000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e374, rank/bank/row 0 7 1
151446000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151446000
151464750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151516000: DRAM: system.mem_ctrl.dram: Address: 0x2e378 Rank 0 Bank 7 Row 1
151516000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e378, rank/bank/row 0 7 1
151516000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151516000
151534750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151565000: DRAM: system.mem_ctrl.dram: Address: 0x2e37c Rank 0 Bank 7 Row 1
151565000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e37c, rank/bank/row 0 7 1
151565000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151565000
151583750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151614000: DRAM: system.mem_ctrl.dram: Address: 0x2e380 Rank 0 Bank 7 Row 1
151614000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e380, rank/bank/row 0 7 1
151614000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151614000
151632750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151663000: DRAM: system.mem_ctrl.dram: Address: 0x2e384 Rank 0 Bank 7 Row 1
151663000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e384, rank/bank/row 0 7 1
151663000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151663000
151681750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151712000: DRAM: system.mem_ctrl.dram: Address: 0x2e388 Rank 0 Bank 7 Row 1
151712000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e388, rank/bank/row 0 7 1
151712000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151712000
151730750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151761000: DRAM: system.mem_ctrl.dram: Address: 0x2e38c Rank 0 Bank 7 Row 1
151761000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e38c, rank/bank/row 0 7 1
151761000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151761000
151779750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151810000: DRAM: system.mem_ctrl.dram: Address: 0x2e390 Rank 0 Bank 7 Row 1
151810000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e390, rank/bank/row 0 7 1
151810000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151810000
151828750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151859000: DRAM: system.mem_ctrl.dram: Address: 0x2e394 Rank 0 Bank 7 Row 1
151859000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e394, rank/bank/row 0 7 1
151859000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151859000
151859000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 151866500, now got 1 active
151859000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
151877750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151908000: DRAM: system.mem_ctrl.dram: Address: 0x2e398 Rank 0 Bank 7 Row 1
151908000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e398, rank/bank/row 0 7 1
151908000: DRAM: system.mem_ctrl.dram: Activate at tick 151908000
151908000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 151908000, now got 2 active
151908000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151921750
151940500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
151992000: DRAM: system.mem_ctrl.dram: Address: 0x2e39c Rank 0 Bank 7 Row 1
151992000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e39c, rank/bank/row 0 7 1
151992000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 151992000
152010750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152041000: DRAM: system.mem_ctrl.dram: Address: 0x2e328 Rank 0 Bank 7 Row 1
152041000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e328, rank/bank/row 0 7 1
152041000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152041000
152059750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152090000: DRAM: system.mem_ctrl.dram: Address: 0x2e51c Rank 0 Bank 7 Row 1
152090000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e51c, rank/bank/row 0 7 1
152090000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152090000
152108750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152139000: DRAM: system.mem_ctrl.dram: Address: 0x2e32c Rank 0 Bank 7 Row 1
152139000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e32c, rank/bank/row 0 7 1
152139000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152139000
152157750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152188000: DRAM: system.mem_ctrl.dram: Address: 0x79d84 Rank 1 Bank 4 Row 3
152209000: DRAM: system.mem_ctrl.dram: Address: 0x2e330 Rank 0 Bank 7 Row 1
152209000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e330, rank/bank/row 0 7 1
152209000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152209000
152227750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152279000: DRAM: system.mem_ctrl.dram: Address: 0x2e334 Rank 0 Bank 7 Row 1
152279000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e334, rank/bank/row 0 7 1
152279000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152279000
152297750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152328000: DRAM: system.mem_ctrl.dram: Address: 0x61578 Rank 0 Bank 0 Row 3
152328000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x61578, rank/bank/row 0 0 3
152328000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152328000
152346750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152377000: DRAM: system.mem_ctrl.dram: Address: 0x2e338 Rank 0 Bank 7 Row 1
152377000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e338, rank/bank/row 0 7 1
152377000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152377000
152395750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152426000: DRAM: system.mem_ctrl.dram: Address: 0x2e520 Rank 0 Bank 7 Row 1
152426000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e520, rank/bank/row 0 7 1
152426000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152426000
152444750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152475000: DRAM: system.mem_ctrl.dram: Address: 0x2e33c Rank 0 Bank 7 Row 1
152475000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e33c, rank/bank/row 0 7 1
152475000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152475000
152493750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152545000: DRAM: system.mem_ctrl.dram: Address: 0x2e340 Rank 0 Bank 7 Row 1
152545000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e340, rank/bank/row 0 7 1
152545000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152545000
152563750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152615000: DRAM: system.mem_ctrl.dram: Address: 0x2e344 Rank 0 Bank 7 Row 1
152615000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e344, rank/bank/row 0 7 1
152615000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152615000
152633750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152664000: DRAM: system.mem_ctrl.dram: Address: 0x61550 Rank 0 Bank 0 Row 3
152664000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x61550, rank/bank/row 0 0 3
152664000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152664000
152682750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152713000: DRAM: system.mem_ctrl.dram: Address: 0x2e348 Rank 0 Bank 7 Row 1
152713000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e348, rank/bank/row 0 7 1
152713000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152713000
152731750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152762000: DRAM: system.mem_ctrl.dram: Address: 0x2e34c Rank 0 Bank 7 Row 1
152762000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e34c, rank/bank/row 0 7 1
152762000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152762000
152780750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152811000: DRAM: system.mem_ctrl.dram: Address: 0x2e350 Rank 0 Bank 7 Row 1
152811000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e350, rank/bank/row 0 7 1
152811000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152811000
152829750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152860000: DRAM: system.mem_ctrl.dram: Address: 0x2e354 Rank 0 Bank 7 Row 1
152860000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e354, rank/bank/row 0 7 1
152860000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152860000
152860000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 152867500, now got 1 active
152860000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
152878750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152930000: DRAM: system.mem_ctrl.dram: Address: 0x2e358 Rank 0 Bank 7 Row 1
152930000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e358, rank/bank/row 0 7 1
152930000: DRAM: system.mem_ctrl.dram: Activate at tick 152930000
152930000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 152930000, now got 2 active
152930000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152943750
152962500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
152993000: DRAM: system.mem_ctrl.dram: Address: 0x2e35c Rank 0 Bank 7 Row 1
152993000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e35c, rank/bank/row 0 7 1
152993000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 152993000
153011750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153042000: DRAM: system.mem_ctrl.dram: Address: 0x2e360 Rank 0 Bank 7 Row 1
153042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e360, rank/bank/row 0 7 1
153042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153042000
153060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153091000: DRAM: system.mem_ctrl.dram: Address: 0x2e364 Rank 0 Bank 7 Row 1
153091000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e364, rank/bank/row 0 7 1
153091000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153091000
153109750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153140000: DRAM: system.mem_ctrl.dram: Address: 0x2e368 Rank 0 Bank 7 Row 1
153140000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e368, rank/bank/row 0 7 1
153140000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153140000
153158750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153189000: DRAM: system.mem_ctrl.dram: Address: 0x2e36c Rank 0 Bank 7 Row 1
153189000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e36c, rank/bank/row 0 7 1
153189000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153189000
153207750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153238000: DRAM: system.mem_ctrl.dram: Address: 0x2e370 Rank 0 Bank 7 Row 1
153238000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e370, rank/bank/row 0 7 1
153238000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153238000
153256750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153287000: DRAM: system.mem_ctrl.dram: Address: 0x2e374 Rank 0 Bank 7 Row 1
153287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e374, rank/bank/row 0 7 1
153287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153287000
153305750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153357000: DRAM: system.mem_ctrl.dram: Address: 0x2e378 Rank 0 Bank 7 Row 1
153357000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e378, rank/bank/row 0 7 1
153357000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153357000
153375750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153406000: DRAM: system.mem_ctrl.dram: Address: 0x2e37c Rank 0 Bank 7 Row 1
153406000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e37c, rank/bank/row 0 7 1
153406000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153406000
153424750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153455000: DRAM: system.mem_ctrl.dram: Address: 0x2e380 Rank 0 Bank 7 Row 1
153455000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e380, rank/bank/row 0 7 1
153455000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153455000
153473750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153504000: DRAM: system.mem_ctrl.dram: Address: 0x2e384 Rank 0 Bank 7 Row 1
153504000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e384, rank/bank/row 0 7 1
153504000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153504000
153522750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153553000: DRAM: system.mem_ctrl.dram: Address: 0x2e388 Rank 0 Bank 7 Row 1
153553000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e388, rank/bank/row 0 7 1
153553000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153553000
153571750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153602000: DRAM: system.mem_ctrl.dram: Address: 0x2e3a4 Rank 0 Bank 7 Row 1
153602000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3a4, rank/bank/row 0 7 1
153602000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153602000
153620750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153651000: DRAM: system.mem_ctrl.dram: Address: 0x2e3a8 Rank 0 Bank 7 Row 1
153651000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3a8, rank/bank/row 0 7 1
153651000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153651000
153669750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153721000: DRAM: system.mem_ctrl.dram: Address: 0x2e3ac Rank 0 Bank 7 Row 1
153721000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3ac, rank/bank/row 0 7 1
153721000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153721000
153721000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 153728500, now got 1 active
153721000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
153739750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153770000: DRAM: system.mem_ctrl.dram: Address: 0x77cb4 Rank 1 Bank 3 Row 3
153770000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cb4, rank/bank/row 1 3 3
153770000: DRAM: system.mem_ctrl.dram: Activate at tick 153770000
153770000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 153770000, now got 1 active
153770000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153783750
153802500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
153833000: DRAM: system.mem_ctrl.dram: Address: 0x2e3b0 Rank 0 Bank 7 Row 1
153833000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3b0, rank/bank/row 0 7 1
153833000: DRAM: system.mem_ctrl.dram: Activate at tick 153833000
153833000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 153833000, now got 2 active
153833000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153846750
153865500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153896000: DRAM: system.mem_ctrl.dram: Address: 0x2e524 Rank 0 Bank 7 Row 1
153896000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e524, rank/bank/row 0 7 1
153896000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153896000
153914750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153945000: DRAM: system.mem_ctrl.dram: Address: 0x2e3b4 Rank 0 Bank 7 Row 1
153945000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3b4, rank/bank/row 0 7 1
153945000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153945000
153963750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
153994000: DRAM: system.mem_ctrl.dram: Address: 0x2e3b8 Rank 0 Bank 7 Row 1
153994000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3b8, rank/bank/row 0 7 1
153994000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 153994000
154012750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154043000: DRAM: system.mem_ctrl.dram: Address: 0x2e3bc Rank 0 Bank 7 Row 1
154043000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3bc, rank/bank/row 0 7 1
154043000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154043000
154061750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154092000: DRAM: system.mem_ctrl.dram: Address: 0x2e3c0 Rank 0 Bank 7 Row 1
154092000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3c0, rank/bank/row 0 7 1
154092000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154092000
154110750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154162000: DRAM: system.mem_ctrl.dram: Address: 0x2e3c4 Rank 0 Bank 7 Row 1
154162000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3c4, rank/bank/row 0 7 1
154162000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154162000
154180750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154232000: DRAM: system.mem_ctrl.dram: Address: 0x2e3c8 Rank 0 Bank 7 Row 1
154232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3c8, rank/bank/row 0 7 1
154232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154232000
154250750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154281000: DRAM: system.mem_ctrl.dram: Address: 0x2e3dc Rank 0 Bank 7 Row 1
154281000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3dc, rank/bank/row 0 7 1
154281000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154281000
154299750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154330000: DRAM: system.mem_ctrl.dram: Address: 0x2e528 Rank 0 Bank 7 Row 1
154330000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e528, rank/bank/row 0 7 1
154330000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154330000
154348750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154379000: DRAM: system.mem_ctrl.dram: Address: 0x2e3e0 Rank 0 Bank 7 Row 1
154379000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3e0, rank/bank/row 0 7 1
154379000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154379000
154397750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154428000: DRAM: system.mem_ctrl.dram: Address: 0x2e3e4 Rank 0 Bank 7 Row 1
154428000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3e4, rank/bank/row 0 7 1
154428000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154428000
154446750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154498000: DRAM: system.mem_ctrl.dram: Address: 0x2e3e8 Rank 0 Bank 7 Row 1
154498000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3e8, rank/bank/row 0 7 1
154498000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154498000
154516750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154547000: DRAM: system.mem_ctrl.dram: Address: 0x2e518 Rank 0 Bank 7 Row 1
154547000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e518, rank/bank/row 0 7 1
154547000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154547000
154565750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154596000: DRAM: system.mem_ctrl.dram: Address: 0x2e3ec Rank 0 Bank 7 Row 1
154596000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3ec, rank/bank/row 0 7 1
154596000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154596000
154614750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154665000: DRAM: system.mem_ctrl.dram: Address: 0x2e3f0 Rank 0 Bank 7 Row 1
154665000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3f0, rank/bank/row 0 7 1
154665000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154665000
154665000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 154672500, now got 1 active
154665000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 7
154683750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154714000: DRAM: system.mem_ctrl.dram: Address: 0x2e52c Rank 0 Bank 7 Row 1
154714000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e52c, rank/bank/row 0 7 1
154714000: DRAM: system.mem_ctrl.dram: Activate at tick 154714000
154714000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 0 at tick 154714000, now got 2 active
154714000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154727750
154746500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154777000: DRAM: system.mem_ctrl.dram: Address: 0x2e3f4 Rank 0 Bank 7 Row 1
154777000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3f4, rank/bank/row 0 7 1
154777000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154777000
154795750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154847000: DRAM: system.mem_ctrl.dram: Address: 0x2e3f8 Rank 0 Bank 7 Row 1
154847000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3f8, rank/bank/row 0 7 1
154847000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154847000
154865750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154896000: DRAM: system.mem_ctrl.dram: Address: 0x2e3fc Rank 0 Bank 7 Row 1
154896000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e3fc, rank/bank/row 0 7 1
154896000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154896000
154914750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
154945000: DRAM: system.mem_ctrl.dram: Address: 0x77cbc Rank 1 Bank 3 Row 3
154945000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cbc, rank/bank/row 1 3 3
154945000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154945000
154946000: DRAM: system.mem_ctrl.dram: Address: 0x77cc0 Rank 1 Bank 3 Row 3
154946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cc0, rank/bank/row 1 3 3
154946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154950000
154963750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 1
154968750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
154999000: DRAM: system.mem_ctrl.dram: Address: 0x77cc4 Rank 1 Bank 3 Row 3
154999000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cc4, rank/bank/row 1 3 3
154999000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 154999000
155017750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
155048000: DRAM: system.mem_ctrl.dram: Address: 0x77ccc Rank 1 Bank 3 Row 3
155048000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ccc, rank/bank/row 1 3 3
155048000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155048000
155066750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
155097000: DRAM: system.mem_ctrl.dram: Address: 0x77cd4 Rank 1 Bank 3 Row 3
155097000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd4, rank/bank/row 1 3 3
155097000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155097000
155115750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
155146000: DRAM: system.mem_ctrl.dram: Address: 0x77cdc Rank 1 Bank 3 Row 3
155146000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cdc, rank/bank/row 1 3 3
155146000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155146000
155164750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
155195000: DRAM: system.mem_ctrl.dram: Address: 0xc718 Rank 0 Bank 6 Row 0
155195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc718, rank/bank/row 0 6 0
155195000: DRAM: system.mem_ctrl.dram: Activate at tick 155195000
155195000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 155195000, now got 3 active
155195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155208750
155227500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155258000: DRAM: system.mem_ctrl.dram: Address: 0xc9a4 Rank 0 Bank 6 Row 0
155258000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9a4, rank/bank/row 0 6 0
155258000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155258000
155276750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155307000: DRAM: system.mem_ctrl.dram: Address: 0xc71c Rank 0 Bank 6 Row 0
155307000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc71c, rank/bank/row 0 6 0
155307000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155307000
155325750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155356000: DRAM: system.mem_ctrl.dram: Address: 0x12218 Rank 1 Bank 1 Row 0
155356000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12218, rank/bank/row 1 1 0
155356000: DRAM: system.mem_ctrl.dram: Activate at tick 155356000
155356000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 155356000, now got 2 active
155356000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155369750
155388500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
155419000: DRAM: system.mem_ctrl.dram: Address: 0x77cd0 Rank 1 Bank 3 Row 3
155545000: DRAM: system.mem_ctrl.dram: Address: 0x1221c Rank 1 Bank 1 Row 0
155545000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1221c, rank/bank/row 1 1 0
155545000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155545000
155563750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
155594000: DRAM: system.mem_ctrl.dram: Address: 0x12220 Rank 1 Bank 1 Row 0
155594000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12220, rank/bank/row 1 1 0
155594000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155594000
155612750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
155643000: DRAM: system.mem_ctrl.dram: Address: 0x9970 Rank 0 Bank 4 Row 0
155643000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9970, rank/bank/row 0 4 0
155643000: DRAM: system.mem_ctrl.dram: Activate at tick 155643000
155643000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 155643000, now got 4 active
155643000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155656750
155675500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155706000: DRAM: system.mem_ctrl.dram: Address: 0x9974 Rank 0 Bank 4 Row 0
155706000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9974, rank/bank/row 0 4 0
155706000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 155706000
155724750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
155725000: DRAM: 1: Refresh due
155725000: DRAM: 1: Precharging all
155725000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 155725000, now got 1 active
155725000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 155725000, now got 0 active
155725000: DRAM: 0: Refresh due
155725000: DRAM: 0: Precharging all
155725000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 155725000, now got 3 active
155725000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 155725000, now got 2 active
155725000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 155725000, now got 1 active
155725000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 0 at tick 155725000, now got 0 active
155755000: DRAM: system.mem_ctrl.dram: Address: 0x5e7a0 Rank 1 Bank 7 Row 2
155998750: DRAM: 1: Scheduling next request after refreshing rank 1
155998750: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7a0, rank/bank/row 1 7 2
155998750: DRAM: system.mem_ctrl.dram: Activate at tick 155998750
155998750: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 155998750, now got 1 active
155998750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156012500
155998750: DRAM: 0: Scheduling next request after refreshing rank 0
156031250: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
156062000: DRAM: system.mem_ctrl.dram: Address: 0x9978 Rank 0 Bank 4 Row 0
156062000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9978, rank/bank/row 0 4 0
156062000: DRAM: system.mem_ctrl.dram: Activate at tick 156062000
156062000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 156062000, now got 1 active
156062000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156075750
156094500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156125000: DRAM: system.mem_ctrl.dram: Address: 0x997c Rank 0 Bank 4 Row 0
156125000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x997c, rank/bank/row 0 4 0
156125000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156125000
156143750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156174000: DRAM: system.mem_ctrl.dram: Address: 0x9980 Rank 0 Bank 4 Row 0
156174000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9980, rank/bank/row 0 4 0
156174000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156174000
156192750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156223000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
156223000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
156223000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156223000
156241750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156272000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
156272000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
156272000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156272000
156290750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156321000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
156321000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
156321000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156321000
156339750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156370000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
156370000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
156370000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156370000
156388750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156419000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
156419000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
156419000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156419000
156437750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156468000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
156468000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
156468000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156468000
156486750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156517000: DRAM: system.mem_ctrl.dram: Address: 0x5e7a4 Rank 1 Bank 7 Row 2
156517000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7a4, rank/bank/row 1 7 2
156517000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156517000
156535750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
156566000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
156566000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
156566000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156566000
156584750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156615000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
156615000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
156615000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156615000
156633750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156664000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
156664000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
156664000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156664000
156682750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156713000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
156713000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
156713000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156713000
156731750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156762000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
156762000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
156762000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156762000
156780750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156811000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
156811000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
156811000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156811000
156829750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156860000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
156860000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
156860000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156860000
156860000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 156867500, now got 0 active
156860000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
156878750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
156909000: DRAM: system.mem_ctrl.dram: Address: 0x5e7a8 Rank 1 Bank 7 Row 2
156909000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7a8, rank/bank/row 1 7 2
156909000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156909000
156927750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
156958000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
156958000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
156958000: DRAM: system.mem_ctrl.dram: Activate at tick 156958000
156958000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 156958000, now got 1 active
156958000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 156971750
156990500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157021000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
157021000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
157021000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157021000
157039750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157070000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
157070000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
157070000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157070000
157088750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157119000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
157119000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
157119000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157119000
157137750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157168000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
157168000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
157168000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157168000
157186750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157217000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
157217000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
157217000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157217000
157235750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157266000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
157266000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
157266000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157266000
157284750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157315000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
157315000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
157315000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157315000
157333750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157364000: DRAM: system.mem_ctrl.dram: Address: 0x99b4 Rank 0 Bank 4 Row 0
157364000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b4, rank/bank/row 0 4 0
157364000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157364000
157382750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157413000: DRAM: system.mem_ctrl.dram: Address: 0x99b8 Rank 0 Bank 4 Row 0
157413000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b8, rank/bank/row 0 4 0
157413000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157413000
157431750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157462000: DRAM: system.mem_ctrl.dram: Address: 0x99bc Rank 0 Bank 4 Row 0
157462000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99bc, rank/bank/row 0 4 0
157462000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157462000
157480750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157511000: DRAM: system.mem_ctrl.dram: Address: 0x99c0 Rank 0 Bank 4 Row 0
157511000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c0, rank/bank/row 0 4 0
157511000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157511000
157529750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157560000: DRAM: system.mem_ctrl.dram: Address: 0x99c4 Rank 0 Bank 4 Row 0
157560000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c4, rank/bank/row 0 4 0
157560000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157560000
157578750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157609000: DRAM: system.mem_ctrl.dram: Address: 0x99c8 Rank 0 Bank 4 Row 0
157609000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c8, rank/bank/row 0 4 0
157609000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157609000
157627750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157658000: DRAM: system.mem_ctrl.dram: Address: 0x99cc Rank 0 Bank 4 Row 0
157658000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99cc, rank/bank/row 0 4 0
157658000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157658000
157676750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
157707000: DRAM: system.mem_ctrl.dram: Address: 0x12224 Rank 1 Bank 1 Row 0
157707000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12224, rank/bank/row 1 1 0
157707000: DRAM: system.mem_ctrl.dram: Activate at tick 157707000
157707000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 157707000, now got 2 active
157707000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157720750
157739500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
157770000: DRAM: system.mem_ctrl.dram: Address: 0x1232c Rank 1 Bank 1 Row 0
157770000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1232c, rank/bank/row 1 1 0
157770000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157770000
157788750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
157819000: DRAM: system.mem_ctrl.dram: Address: 0x12228 Rank 1 Bank 1 Row 0
157819000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12228, rank/bank/row 1 1 0
157819000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157819000
157837750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
157868000: DRAM: system.mem_ctrl.dram: Address: 0x764fc Rank 1 Bank 3 Row 3
157868000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764fc, rank/bank/row 1 3 3
157868000: DRAM: system.mem_ctrl.dram: Activate at tick 157868000
157868000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 157868000, now got 3 active
157868000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157881750
157900500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
157931000: DRAM: system.mem_ctrl.dram: Address: 0x1222c Rank 1 Bank 1 Row 0
157931000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1222c, rank/bank/row 1 1 0
157931000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157931000
157949750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
157980000: DRAM: system.mem_ctrl.dram: Address: 0x12230 Rank 1 Bank 1 Row 0
157980000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12230, rank/bank/row 1 1 0
157980000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 157980000
157998750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158029000: DRAM: system.mem_ctrl.dram: Address: 0x1223c Rank 1 Bank 1 Row 0
158029000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1223c, rank/bank/row 1 1 0
158029000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158029000
158047750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158078000: DRAM: system.mem_ctrl.dram: Address: 0x5e7a0 Rank 1 Bank 7 Row 2
158078000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7a0, rank/bank/row 1 7 2
158078000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158078000
158096750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158127000: DRAM: system.mem_ctrl.dram: Address: 0x12240 Rank 1 Bank 1 Row 0
158127000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12240, rank/bank/row 1 1 0
158127000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158127000
158145750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158176000: DRAM: system.mem_ctrl.dram: Address: 0x12244 Rank 1 Bank 1 Row 0
158176000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12244, rank/bank/row 1 1 0
158176000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158176000
158194750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158225000: DRAM: system.mem_ctrl.dram: Address: 0x12248 Rank 1 Bank 1 Row 0
158225000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12248, rank/bank/row 1 1 0
158225000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158225000
158243750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158274000: DRAM: system.mem_ctrl.dram: Address: 0x5e7a1 Rank 1 Bank 7 Row 2
158274000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7a1, rank/bank/row 1 7 2
158274000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158274000
158292750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158323000: DRAM: system.mem_ctrl.dram: Address: 0x1224c Rank 1 Bank 1 Row 0
158323000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1224c, rank/bank/row 1 1 0
158323000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158323000
158341750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158372000: DRAM: system.mem_ctrl.dram: Address: 0x12250 Rank 1 Bank 1 Row 0
158372000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12250, rank/bank/row 1 1 0
158372000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158372000
158390750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158421000: DRAM: system.mem_ctrl.dram: Address: 0x122ac Rank 1 Bank 1 Row 0
158421000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122ac, rank/bank/row 1 1 0
158421000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158421000
158439750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158470000: DRAM: system.mem_ctrl.dram: Address: 0x77e7c Rank 1 Bank 3 Row 3
158470000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e7c, rank/bank/row 1 3 3
158470000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158470000
158488750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158519000: DRAM: system.mem_ctrl.dram: Address: 0x122b0 Rank 1 Bank 1 Row 0
158519000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b0, rank/bank/row 1 1 0
158519000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158519000
158537750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158568000: DRAM: system.mem_ctrl.dram: Address: 0x122b4 Rank 1 Bank 1 Row 0
158568000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b4, rank/bank/row 1 1 0
158568000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158568000
158586750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158617000: DRAM: system.mem_ctrl.dram: Address: 0x122b8 Rank 1 Bank 1 Row 0
158617000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b8, rank/bank/row 1 1 0
158617000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158617000
158635750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158666000: DRAM: system.mem_ctrl.dram: Address: 0x122bc Rank 1 Bank 1 Row 0
158666000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122bc, rank/bank/row 1 1 0
158666000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158666000
158666000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 158673500, now got 2 active
158666000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 9
158684750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158715000: DRAM: system.mem_ctrl.dram: Address: 0x122c0 Rank 1 Bank 1 Row 0
158715000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122c0, rank/bank/row 1 1 0
158715000: DRAM: system.mem_ctrl.dram: Activate at tick 158715000
158715000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 158715000, now got 3 active
158715000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158728750
158747500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158778000: DRAM: system.mem_ctrl.dram: Address: 0x12234 Rank 1 Bank 1 Row 0
158778000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12234, rank/bank/row 1 1 0
158778000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158778000
158796750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158827000: DRAM: system.mem_ctrl.dram: Address: 0x12238 Rank 1 Bank 1 Row 0
158827000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12238, rank/bank/row 1 1 0
158827000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158827000
158845750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158876000: DRAM: system.mem_ctrl.dram: Address: 0x77cd0 Rank 1 Bank 3 Row 3
158876000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd0, rank/bank/row 1 3 3
158876000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158876000
158894750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158925000: DRAM: system.mem_ctrl.dram: Address: 0x77cd8 Rank 1 Bank 3 Row 3
158925000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd8, rank/bank/row 1 3 3
158925000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158925000
158943750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
158974000: DRAM: system.mem_ctrl.dram: Address: 0x77ce0 Rank 1 Bank 3 Row 3
158974000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce0, rank/bank/row 1 3 3
158974000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 158974000
158992750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
159023000: DRAM: system.mem_ctrl.dram: Address: 0xc720 Rank 0 Bank 6 Row 0
159023000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc720, rank/bank/row 0 6 0
159023000: DRAM: system.mem_ctrl.dram: Activate at tick 159023000
159023000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 159023000, now got 2 active
159023000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159036750
159055500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159086000: DRAM: system.mem_ctrl.dram: Address: 0xc724 Rank 0 Bank 6 Row 0
159086000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc724, rank/bank/row 0 6 0
159086000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159086000
159104750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159135000: DRAM: system.mem_ctrl.dram: Address: 0xc728 Rank 0 Bank 6 Row 0
159135000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc728, rank/bank/row 0 6 0
159135000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159135000
159153750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159184000: DRAM: system.mem_ctrl.dram: Address: 0xc72c Rank 0 Bank 6 Row 0
159184000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc72c, rank/bank/row 0 6 0
159184000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159184000
159202750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159233000: DRAM: system.mem_ctrl.dram: Address: 0xc9a8 Rank 0 Bank 6 Row 0
159233000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9a8, rank/bank/row 0 6 0
159233000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159233000
159251750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159282000: DRAM: system.mem_ctrl.dram: Address: 0xc730 Rank 0 Bank 6 Row 0
159282000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc730, rank/bank/row 0 6 0
159282000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159282000
159300750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159331000: DRAM: system.mem_ctrl.dram: Address: 0x61fd0 Rank 0 Bank 0 Row 3
159331000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x61fd0, rank/bank/row 0 0 3
159331000: DRAM: system.mem_ctrl.dram: Activate at tick 159331000
159331000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 159331000, now got 3 active
159331000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159344750
159363500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159394000: DRAM: system.mem_ctrl.dram: Address: 0xc734 Rank 0 Bank 6 Row 0
159394000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc734, rank/bank/row 0 6 0
159394000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159394000
159412750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159443000: DRAM: system.mem_ctrl.dram: Address: 0xc9ac Rank 0 Bank 6 Row 0
159443000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9ac, rank/bank/row 0 6 0
159443000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159443000
159461750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159492000: DRAM: system.mem_ctrl.dram: Address: 0xc738 Rank 0 Bank 6 Row 0
159492000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc738, rank/bank/row 0 6 0
159492000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159492000
159510750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159541000: DRAM: system.mem_ctrl.dram: Address: 0xc73c Rank 0 Bank 6 Row 0
159541000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc73c, rank/bank/row 0 6 0
159541000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159541000
159559750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159590000: DRAM: system.mem_ctrl.dram: Address: 0xc740 Rank 0 Bank 6 Row 0
159590000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc740, rank/bank/row 0 6 0
159590000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159590000
159608750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159660000: DRAM: system.mem_ctrl.dram: Address: 0xc744 Rank 0 Bank 6 Row 0
159660000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc744, rank/bank/row 0 6 0
159660000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159660000
159678750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
159709000: DRAM: system.mem_ctrl.dram: Address: 0x12218 Rank 1 Bank 1 Row 0
159709000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12218, rank/bank/row 1 1 0
159709000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159709000
159727750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
159884000: DRAM: system.mem_ctrl.dram: Address: 0x1221c Rank 1 Bank 1 Row 0
159884000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1221c, rank/bank/row 1 1 0
159884000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159884000
159902750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
159933000: DRAM: system.mem_ctrl.dram: Address: 0x12220 Rank 1 Bank 1 Row 0
159933000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12220, rank/bank/row 1 1 0
159933000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159933000
159951750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
159982000: DRAM: system.mem_ctrl.dram: Address: 0x9970 Rank 0 Bank 4 Row 0
159982000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9970, rank/bank/row 0 4 0
159982000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 159982000
159982000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 159989500, now got 2 active
159982000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
160000750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160031000: DRAM: system.mem_ctrl.dram: Address: 0x9974 Rank 0 Bank 4 Row 0
160031000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9974, rank/bank/row 0 4 0
160031000: DRAM: system.mem_ctrl.dram: Activate at tick 160031000
160031000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 160031000, now got 3 active
160031000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160044750
160063500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160094000: DRAM: system.mem_ctrl.dram: Address: 0x5e7ac Rank 1 Bank 7 Row 2
160094000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7ac, rank/bank/row 1 7 2
160094000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160094000
160112750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
160143000: DRAM: system.mem_ctrl.dram: Address: 0x9978 Rank 0 Bank 4 Row 0
160143000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9978, rank/bank/row 0 4 0
160143000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160143000
160161750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160192000: DRAM: system.mem_ctrl.dram: Address: 0x997c Rank 0 Bank 4 Row 0
160192000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x997c, rank/bank/row 0 4 0
160192000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160192000
160210750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160241000: DRAM: system.mem_ctrl.dram: Address: 0x9980 Rank 0 Bank 4 Row 0
160241000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9980, rank/bank/row 0 4 0
160241000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160241000
160259750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160290000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
160290000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
160290000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160290000
160308750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160339000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
160339000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
160339000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160339000
160357750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160388000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
160388000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
160388000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160388000
160406750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160437000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
160437000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
160437000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160437000
160455750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160486000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
160486000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
160486000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160486000
160504750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160535000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
160535000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
160535000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160535000
160553750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160584000: DRAM: system.mem_ctrl.dram: Address: 0x5e7b0 Rank 1 Bank 7 Row 2
160584000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7b0, rank/bank/row 1 7 2
160584000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160584000
160602750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
160633000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
160633000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
160633000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160633000
160651750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160682000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
160682000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
160682000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160682000
160700750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160731000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
160731000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
160731000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160731000
160749750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160780000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
160780000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
160780000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160780000
160798750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160829000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
160829000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
160829000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160829000
160847750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160878000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
160878000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
160878000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160878000
160878000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 160885500, now got 2 active
160878000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
160896750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160927000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
160927000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
160927000: DRAM: system.mem_ctrl.dram: Activate at tick 160927000
160927000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 160927000, now got 3 active
160927000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160940750
160959500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
160990000: DRAM: system.mem_ctrl.dram: Address: 0x5e7b4 Rank 1 Bank 7 Row 2
160990000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7b4, rank/bank/row 1 7 2
160990000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 160990000
161008750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
161039000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
161039000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
161039000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161039000
161057750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161088000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
161088000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
161088000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161088000
161106750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161137000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
161137000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
161137000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161137000
161155750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161186000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
161186000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
161186000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161186000
161204750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161235000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
161235000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
161235000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161235000
161253750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161284000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
161284000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
161284000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161284000
161302750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161333000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
161333000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
161333000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161333000
161351750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161382000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
161382000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
161382000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161382000
161400750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161431000: DRAM: system.mem_ctrl.dram: Address: 0x99b4 Rank 0 Bank 4 Row 0
161431000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b4, rank/bank/row 0 4 0
161431000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161431000
161449750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161480000: DRAM: system.mem_ctrl.dram: Address: 0x99b8 Rank 0 Bank 4 Row 0
161480000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b8, rank/bank/row 0 4 0
161480000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161480000
161498750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161529000: DRAM: system.mem_ctrl.dram: Address: 0x99bc Rank 0 Bank 4 Row 0
161529000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99bc, rank/bank/row 0 4 0
161529000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161529000
161547750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161578000: DRAM: system.mem_ctrl.dram: Address: 0x99c0 Rank 0 Bank 4 Row 0
161578000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c0, rank/bank/row 0 4 0
161578000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161578000
161596750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161627000: DRAM: system.mem_ctrl.dram: Address: 0x99c4 Rank 0 Bank 4 Row 0
161627000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c4, rank/bank/row 0 4 0
161627000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161627000
161645750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161676000: DRAM: system.mem_ctrl.dram: Address: 0x99c8 Rank 0 Bank 4 Row 0
161676000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c8, rank/bank/row 0 4 0
161676000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161676000
161694750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161725000: DRAM: system.mem_ctrl.dram: Address: 0x99cc Rank 0 Bank 4 Row 0
161725000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99cc, rank/bank/row 0 4 0
161725000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161725000
161725000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 161732500, now got 2 active
161725000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
161743750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
161774000: DRAM: system.mem_ctrl.dram: Address: 0x12224 Rank 1 Bank 1 Row 0
161774000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12224, rank/bank/row 1 1 0
161774000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161774000
161792750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
161823000: DRAM: system.mem_ctrl.dram: Address: 0x1232c Rank 1 Bank 1 Row 0
161823000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1232c, rank/bank/row 1 1 0
161823000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161823000
161841750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
161872000: DRAM: system.mem_ctrl.dram: Address: 0x12228 Rank 1 Bank 1 Row 0
161872000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12228, rank/bank/row 1 1 0
161872000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161872000
161890750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
161921000: DRAM: system.mem_ctrl.dram: Address: 0x764fc Rank 1 Bank 3 Row 3
161921000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764fc, rank/bank/row 1 3 3
161921000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161921000
161939750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
161970000: DRAM: system.mem_ctrl.dram: Address: 0x1222c Rank 1 Bank 1 Row 0
161970000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1222c, rank/bank/row 1 1 0
161970000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 161970000
161988750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162019000: DRAM: system.mem_ctrl.dram: Address: 0x12230 Rank 1 Bank 1 Row 0
162019000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12230, rank/bank/row 1 1 0
162019000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162019000
162037750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162068000: DRAM: system.mem_ctrl.dram: Address: 0x1223c Rank 1 Bank 1 Row 0
162068000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1223c, rank/bank/row 1 1 0
162068000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162068000
162086750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162117000: DRAM: system.mem_ctrl.dram: Address: 0x5e7ac Rank 1 Bank 7 Row 2
162117000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7ac, rank/bank/row 1 7 2
162117000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162117000
162135750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162166000: DRAM: system.mem_ctrl.dram: Address: 0x12240 Rank 1 Bank 1 Row 0
162166000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12240, rank/bank/row 1 1 0
162166000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162166000
162184750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162215000: DRAM: system.mem_ctrl.dram: Address: 0x12244 Rank 1 Bank 1 Row 0
162215000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12244, rank/bank/row 1 1 0
162215000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162215000
162233750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162264000: DRAM: system.mem_ctrl.dram: Address: 0x12248 Rank 1 Bank 1 Row 0
162264000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12248, rank/bank/row 1 1 0
162264000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162264000
162282750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162313000: DRAM: system.mem_ctrl.dram: Address: 0x5e7ad Rank 1 Bank 7 Row 2
162313000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7ad, rank/bank/row 1 7 2
162313000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162313000
162331750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162362000: DRAM: system.mem_ctrl.dram: Address: 0x1224c Rank 1 Bank 1 Row 0
162362000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1224c, rank/bank/row 1 1 0
162362000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162362000
162362000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 162369500, now got 2 active
162362000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 9
162380750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162411000: DRAM: system.mem_ctrl.dram: Address: 0x12250 Rank 1 Bank 1 Row 0
162411000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12250, rank/bank/row 1 1 0
162411000: DRAM: system.mem_ctrl.dram: Activate at tick 162411000
162411000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 162411000, now got 3 active
162411000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162424750
162443500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162474000: DRAM: system.mem_ctrl.dram: Address: 0x122ac Rank 1 Bank 1 Row 0
162474000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122ac, rank/bank/row 1 1 0
162474000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162474000
162492750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162523000: DRAM: system.mem_ctrl.dram: Address: 0x77e7c Rank 1 Bank 3 Row 3
162523000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e7c, rank/bank/row 1 3 3
162523000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162523000
162541750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162572000: DRAM: system.mem_ctrl.dram: Address: 0x122b0 Rank 1 Bank 1 Row 0
162572000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b0, rank/bank/row 1 1 0
162572000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162572000
162590750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162621000: DRAM: system.mem_ctrl.dram: Address: 0x122b4 Rank 1 Bank 1 Row 0
162621000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b4, rank/bank/row 1 1 0
162621000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162621000
162639750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162670000: DRAM: system.mem_ctrl.dram: Address: 0x122b8 Rank 1 Bank 1 Row 0
162670000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b8, rank/bank/row 1 1 0
162670000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162670000
162688750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162719000: DRAM: system.mem_ctrl.dram: Address: 0x122bc Rank 1 Bank 1 Row 0
162719000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122bc, rank/bank/row 1 1 0
162719000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162719000
162737750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162768000: DRAM: system.mem_ctrl.dram: Address: 0x122c0 Rank 1 Bank 1 Row 0
162768000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122c0, rank/bank/row 1 1 0
162768000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162768000
162786750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162817000: DRAM: system.mem_ctrl.dram: Address: 0x12234 Rank 1 Bank 1 Row 0
162817000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12234, rank/bank/row 1 1 0
162817000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162817000
162835750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162866000: DRAM: system.mem_ctrl.dram: Address: 0x12238 Rank 1 Bank 1 Row 0
162866000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12238, rank/bank/row 1 1 0
162866000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162866000
162884750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162915000: DRAM: system.mem_ctrl.dram: Address: 0x77cd0 Rank 1 Bank 3 Row 3
162915000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd0, rank/bank/row 1 3 3
162915000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162915000
162933750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
162964000: DRAM: system.mem_ctrl.dram: Address: 0x77cd8 Rank 1 Bank 3 Row 3
162964000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd8, rank/bank/row 1 3 3
162964000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 162964000
162982750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163013000: DRAM: system.mem_ctrl.dram: Address: 0x77ce0 Rank 1 Bank 3 Row 3
163013000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce0, rank/bank/row 1 3 3
163013000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163013000
163031750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
163062000: DRAM: system.mem_ctrl.dram: Address: 0xc748 Rank 0 Bank 6 Row 0
163062000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc748, rank/bank/row 0 6 0
163062000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163062000
163080750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163111000: DRAM: system.mem_ctrl.dram: Address: 0xc74c Rank 0 Bank 6 Row 0
163111000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc74c, rank/bank/row 0 6 0
163111000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163111000
163129750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163160000: DRAM: system.mem_ctrl.dram: Address: 0xc750 Rank 0 Bank 6 Row 0
163160000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc750, rank/bank/row 0 6 0
163160000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163160000
163178750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163209000: DRAM: system.mem_ctrl.dram: Address: 0xc754 Rank 0 Bank 6 Row 0
163209000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc754, rank/bank/row 0 6 0
163209000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163209000
163209000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 163216500, now got 1 active
163209000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
163227750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163258000: DRAM: system.mem_ctrl.dram: Address: 0xc9b0 Rank 0 Bank 6 Row 0
163258000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9b0, rank/bank/row 0 6 0
163258000: DRAM: system.mem_ctrl.dram: Activate at tick 163258000
163258000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 163258000, now got 2 active
163258000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163271750
163290500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163321000: DRAM: system.mem_ctrl.dram: Address: 0xc758 Rank 0 Bank 6 Row 0
163321000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc758, rank/bank/row 0 6 0
163321000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163321000
163339750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163370000: DRAM: system.mem_ctrl.dram: Address: 0x61fd0 Rank 0 Bank 0 Row 3
163370000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x61fd0, rank/bank/row 0 0 3
163370000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163370000
163388750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163419000: DRAM: system.mem_ctrl.dram: Address: 0xc75c Rank 0 Bank 6 Row 0
163419000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc75c, rank/bank/row 0 6 0
163419000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163419000
163437750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163468000: DRAM: system.mem_ctrl.dram: Address: 0xc9b4 Rank 0 Bank 6 Row 0
163468000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9b4, rank/bank/row 0 6 0
163468000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163468000
163486750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163511250: DRAM: 0: Refresh due
163511250: DRAM: 0: Precharging all
163511250: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 163511250, now got 1 active
163511250: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 163511250, now got 0 active
163511250: DRAM: 1: Refresh due
163511250: DRAM: 1: Precharging all
163511250: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 163511250, now got 2 active
163511250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 163511250, now got 1 active
163511250: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 163511250, now got 0 active
163517000: DRAM: system.mem_ctrl.dram: Address: 0xc760 Rank 0 Bank 6 Row 0
163785000: DRAM: 0: Scheduling next request after refreshing rank 0
163785000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc760, rank/bank/row 0 6 0
163785000: DRAM: system.mem_ctrl.dram: Activate at tick 163785000
163785000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 163785000, now got 1 active
163785000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163798750
163785000: DRAM: 1: Scheduling next request after refreshing rank 1
163817500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163848000: DRAM: system.mem_ctrl.dram: Address: 0xc764 Rank 0 Bank 6 Row 0
163848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc764, rank/bank/row 0 6 0
163848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163848000
163866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163897000: DRAM: system.mem_ctrl.dram: Address: 0xc768 Rank 0 Bank 6 Row 0
163897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc768, rank/bank/row 0 6 0
163897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163897000
163915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
163946000: DRAM: system.mem_ctrl.dram: Address: 0x76eb8 Rank 1 Bank 3 Row 3
163967000: DRAM: system.mem_ctrl.dram: Address: 0xc76c Rank 0 Bank 6 Row 0
163967000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc76c, rank/bank/row 0 6 0
163967000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 163967000
163985750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164016000: DRAM: system.mem_ctrl.dram: Address: 0x12218 Rank 1 Bank 1 Row 0
164016000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12218, rank/bank/row 1 1 0
164016000: DRAM: system.mem_ctrl.dram: Activate at tick 164016000
164016000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 164016000, now got 1 active
164016000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164029750
164048500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164205000: DRAM: system.mem_ctrl.dram: Address: 0x1221c Rank 1 Bank 1 Row 0
164205000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1221c, rank/bank/row 1 1 0
164205000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164205000
164223750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164254000: DRAM: system.mem_ctrl.dram: Address: 0x12220 Rank 1 Bank 1 Row 0
164254000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12220, rank/bank/row 1 1 0
164254000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164254000
164272750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164303000: DRAM: system.mem_ctrl.dram: Address: 0x9970 Rank 0 Bank 4 Row 0
164303000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9970, rank/bank/row 0 4 0
164303000: DRAM: system.mem_ctrl.dram: Activate at tick 164303000
164303000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 164303000, now got 2 active
164303000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164316750
164335500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164366000: DRAM: system.mem_ctrl.dram: Address: 0x9974 Rank 0 Bank 4 Row 0
164366000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9974, rank/bank/row 0 4 0
164366000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164366000
164384750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164415000: DRAM: system.mem_ctrl.dram: Address: 0x5e7b8 Rank 1 Bank 7 Row 2
164415000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7b8, rank/bank/row 1 7 2
164415000: DRAM: system.mem_ctrl.dram: Activate at tick 164415000
164415000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 164415000, now got 2 active
164415000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164428750
164447500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164478000: DRAM: system.mem_ctrl.dram: Address: 0x9978 Rank 0 Bank 4 Row 0
164478000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9978, rank/bank/row 0 4 0
164478000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164478000
164496750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164527000: DRAM: system.mem_ctrl.dram: Address: 0x997c Rank 0 Bank 4 Row 0
164527000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x997c, rank/bank/row 0 4 0
164527000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164527000
164545750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164576000: DRAM: system.mem_ctrl.dram: Address: 0x9980 Rank 0 Bank 4 Row 0
164576000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9980, rank/bank/row 0 4 0
164576000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164576000
164594750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164625000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
164625000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
164625000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164625000
164643750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164674000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
164674000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
164674000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164674000
164692750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164723000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
164723000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
164723000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164723000
164741750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164772000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
164772000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
164772000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164772000
164790750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164821000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
164821000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
164821000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164821000
164839750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164870000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
164870000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
164870000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164870000
164888750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
164919000: DRAM: system.mem_ctrl.dram: Address: 0x5e7bc Rank 1 Bank 7 Row 2
164919000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7bc, rank/bank/row 1 7 2
164919000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164919000
164937750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
164968000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
164968000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
164968000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 164968000
164986750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165017000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
165017000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
165017000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165017000
165035750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165066000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
165066000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
165066000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165066000
165084750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165115000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
165115000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
165115000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165115000
165133750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165164000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
165164000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
165164000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165164000
165164000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 165171500, now got 1 active
165164000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
165182750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165213000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
165213000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
165213000: DRAM: system.mem_ctrl.dram: Activate at tick 165213000
165213000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 165213000, now got 2 active
165213000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165226750
165245500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165276000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
165276000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
165276000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165276000
165294750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165325000: DRAM: system.mem_ctrl.dram: Address: 0x5e7c0 Rank 1 Bank 7 Row 2
165325000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7c0, rank/bank/row 1 7 2
165325000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165325000
165343750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165374000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
165374000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
165374000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165374000
165392750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165423000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
165423000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
165423000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165423000
165441750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165472000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
165472000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
165472000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165472000
165490750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165521000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
165521000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
165521000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165521000
165539750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165570000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
165570000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
165570000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165570000
165588750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165619000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
165619000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
165619000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165619000
165637750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165668000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
165668000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
165668000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165668000
165686750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165717000: DRAM: system.mem_ctrl.dram: Address: 0x5e7c4 Rank 1 Bank 7 Row 2
165717000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7c4, rank/bank/row 1 7 2
165717000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165717000
165735750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
165766000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
165766000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
165766000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165766000
165784750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165815000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
165815000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
165815000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165815000
165833750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165864000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
165864000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
165864000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165864000
165882750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165913000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
165913000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
165913000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165913000
165931750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
165962000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
165962000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
165962000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 165962000
165980750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
166011000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
166011000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
166011000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166011000
166029750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
166060000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
166060000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
166060000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166060000
166060000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 166067500, now got 1 active
166060000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
166078750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
166109000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
166109000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
166109000: DRAM: system.mem_ctrl.dram: Activate at tick 166109000
166109000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 166109000, now got 2 active
166109000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166122750
166141500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
166172000: DRAM: system.mem_ctrl.dram: Address: 0x99b4 Rank 0 Bank 4 Row 0
166172000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b4, rank/bank/row 0 4 0
166172000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166172000
166190750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
166221000: DRAM: system.mem_ctrl.dram: Address: 0x99b8 Rank 0 Bank 4 Row 0
166221000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b8, rank/bank/row 0 4 0
166221000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166221000
166239750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
166270000: DRAM: system.mem_ctrl.dram: Address: 0x99bc Rank 0 Bank 4 Row 0
166270000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99bc, rank/bank/row 0 4 0
166270000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166270000
166288750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
166319000: DRAM: system.mem_ctrl.dram: Address: 0x99c0 Rank 0 Bank 4 Row 0
166319000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c0, rank/bank/row 0 4 0
166319000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166319000
166337750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
166368000: DRAM: system.mem_ctrl.dram: Address: 0x99c4 Rank 0 Bank 4 Row 0
166368000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c4, rank/bank/row 0 4 0
166368000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166368000
166386750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
166417000: DRAM: system.mem_ctrl.dram: Address: 0x99c8 Rank 0 Bank 4 Row 0
166417000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c8, rank/bank/row 0 4 0
166417000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166417000
166435750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
166466000: DRAM: system.mem_ctrl.dram: Address: 0x99cc Rank 0 Bank 4 Row 0
166466000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99cc, rank/bank/row 0 4 0
166466000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166466000
166484750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
166515000: DRAM: system.mem_ctrl.dram: Address: 0x12224 Rank 1 Bank 1 Row 0
166515000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12224, rank/bank/row 1 1 0
166515000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166515000
166533750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166564000: DRAM: system.mem_ctrl.dram: Address: 0x1232c Rank 1 Bank 1 Row 0
166564000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1232c, rank/bank/row 1 1 0
166564000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166564000
166582750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166613000: DRAM: system.mem_ctrl.dram: Address: 0x12228 Rank 1 Bank 1 Row 0
166613000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12228, rank/bank/row 1 1 0
166613000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166613000
166631750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166662000: DRAM: system.mem_ctrl.dram: Address: 0x764fc Rank 1 Bank 3 Row 3
166662000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764fc, rank/bank/row 1 3 3
166662000: DRAM: system.mem_ctrl.dram: Activate at tick 166662000
166662000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 166662000, now got 3 active
166662000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166675750
166694500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166725000: DRAM: system.mem_ctrl.dram: Address: 0x1222c Rank 1 Bank 1 Row 0
166725000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1222c, rank/bank/row 1 1 0
166725000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166725000
166743750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166774000: DRAM: system.mem_ctrl.dram: Address: 0x12230 Rank 1 Bank 1 Row 0
166774000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12230, rank/bank/row 1 1 0
166774000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166774000
166792750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166823000: DRAM: system.mem_ctrl.dram: Address: 0x1223c Rank 1 Bank 1 Row 0
166823000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1223c, rank/bank/row 1 1 0
166823000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166823000
166841750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166872000: DRAM: system.mem_ctrl.dram: Address: 0x5e7b8 Rank 1 Bank 7 Row 2
166872000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7b8, rank/bank/row 1 7 2
166872000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166872000
166890750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166921000: DRAM: system.mem_ctrl.dram: Address: 0x12240 Rank 1 Bank 1 Row 0
166921000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12240, rank/bank/row 1 1 0
166921000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166921000
166939750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
166970000: DRAM: system.mem_ctrl.dram: Address: 0x12244 Rank 1 Bank 1 Row 0
166970000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12244, rank/bank/row 1 1 0
166970000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 166970000
166988750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167019000: DRAM: system.mem_ctrl.dram: Address: 0x12248 Rank 1 Bank 1 Row 0
167019000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12248, rank/bank/row 1 1 0
167019000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167019000
167037750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167068000: DRAM: system.mem_ctrl.dram: Address: 0x5e7b9 Rank 1 Bank 7 Row 2
167068000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7b9, rank/bank/row 1 7 2
167068000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167068000
167086750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167117000: DRAM: system.mem_ctrl.dram: Address: 0x1224c Rank 1 Bank 1 Row 0
167117000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1224c, rank/bank/row 1 1 0
167117000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167117000
167135750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167166000: DRAM: system.mem_ctrl.dram: Address: 0x12250 Rank 1 Bank 1 Row 0
167166000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12250, rank/bank/row 1 1 0
167166000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167166000
167184750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167215000: DRAM: system.mem_ctrl.dram: Address: 0x122ac Rank 1 Bank 1 Row 0
167215000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122ac, rank/bank/row 1 1 0
167215000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167215000
167233750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167264000: DRAM: system.mem_ctrl.dram: Address: 0x77e7c Rank 1 Bank 3 Row 3
167264000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e7c, rank/bank/row 1 3 3
167264000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167264000
167282750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167313000: DRAM: system.mem_ctrl.dram: Address: 0x122b0 Rank 1 Bank 1 Row 0
167313000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b0, rank/bank/row 1 1 0
167313000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167313000
167313000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 167320500, now got 2 active
167313000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 9
167331750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167362000: DRAM: system.mem_ctrl.dram: Address: 0x122b4 Rank 1 Bank 1 Row 0
167362000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b4, rank/bank/row 1 1 0
167362000: DRAM: system.mem_ctrl.dram: Activate at tick 167362000
167362000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 167362000, now got 3 active
167362000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167375750
167394500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167425000: DRAM: system.mem_ctrl.dram: Address: 0x122b8 Rank 1 Bank 1 Row 0
167425000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b8, rank/bank/row 1 1 0
167425000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167425000
167443750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167474000: DRAM: system.mem_ctrl.dram: Address: 0x122bc Rank 1 Bank 1 Row 0
167474000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122bc, rank/bank/row 1 1 0
167474000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167474000
167492750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167523000: DRAM: system.mem_ctrl.dram: Address: 0x122c0 Rank 1 Bank 1 Row 0
167523000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122c0, rank/bank/row 1 1 0
167523000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167523000
167541750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167572000: DRAM: system.mem_ctrl.dram: Address: 0x12234 Rank 1 Bank 1 Row 0
167572000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12234, rank/bank/row 1 1 0
167572000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167572000
167590750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167621000: DRAM: system.mem_ctrl.dram: Address: 0x12238 Rank 1 Bank 1 Row 0
167621000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12238, rank/bank/row 1 1 0
167621000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167621000
167639750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167670000: DRAM: system.mem_ctrl.dram: Address: 0x77cd0 Rank 1 Bank 3 Row 3
167670000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd0, rank/bank/row 1 3 3
167670000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167670000
167688750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167719000: DRAM: system.mem_ctrl.dram: Address: 0x77cd8 Rank 1 Bank 3 Row 3
167719000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd8, rank/bank/row 1 3 3
167719000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167719000
167737750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167768000: DRAM: system.mem_ctrl.dram: Address: 0x77ce0 Rank 1 Bank 3 Row 3
167768000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce0, rank/bank/row 1 3 3
167768000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167768000
167786750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
167817000: DRAM: system.mem_ctrl.dram: Address: 0xc770 Rank 0 Bank 6 Row 0
167817000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc770, rank/bank/row 0 6 0
167817000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167817000
167835750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
167866000: DRAM: system.mem_ctrl.dram: Address: 0xc774 Rank 0 Bank 6 Row 0
167866000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc774, rank/bank/row 0 6 0
167866000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167866000
167884750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
167915000: DRAM: system.mem_ctrl.dram: Address: 0xc778 Rank 0 Bank 6 Row 0
167915000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc778, rank/bank/row 0 6 0
167915000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167915000
167933750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
167964000: DRAM: system.mem_ctrl.dram: Address: 0xc77c Rank 0 Bank 6 Row 0
167964000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc77c, rank/bank/row 0 6 0
167964000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 167964000
167982750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168013000: DRAM: system.mem_ctrl.dram: Address: 0xc9b8 Rank 0 Bank 6 Row 0
168013000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9b8, rank/bank/row 0 6 0
168013000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168013000
168031750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168062000: DRAM: system.mem_ctrl.dram: Address: 0xc780 Rank 0 Bank 6 Row 0
168062000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc780, rank/bank/row 0 6 0
168062000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168062000
168080750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168111000: DRAM: system.mem_ctrl.dram: Address: 0x61fd0 Rank 0 Bank 0 Row 3
168111000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x61fd0, rank/bank/row 0 0 3
168111000: DRAM: system.mem_ctrl.dram: Activate at tick 168111000
168111000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 168111000, now got 3 active
168111000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168124750
168143500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168174000: DRAM: system.mem_ctrl.dram: Address: 0xc784 Rank 0 Bank 6 Row 0
168174000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc784, rank/bank/row 0 6 0
168174000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168174000
168192750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168223000: DRAM: system.mem_ctrl.dram: Address: 0xc9bc Rank 0 Bank 6 Row 0
168223000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9bc, rank/bank/row 0 6 0
168223000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168223000
168241750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168272000: DRAM: system.mem_ctrl.dram: Address: 0xc788 Rank 0 Bank 6 Row 0
168272000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc788, rank/bank/row 0 6 0
168272000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168272000
168290750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168321000: DRAM: system.mem_ctrl.dram: Address: 0xc78c Rank 0 Bank 6 Row 0
168321000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc78c, rank/bank/row 0 6 0
168321000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168321000
168339750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168370000: DRAM: system.mem_ctrl.dram: Address: 0xc790 Rank 0 Bank 6 Row 0
168370000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc790, rank/bank/row 0 6 0
168370000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168370000
168388750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168440000: DRAM: system.mem_ctrl.dram: Address: 0xc794 Rank 0 Bank 6 Row 0
168440000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc794, rank/bank/row 0 6 0
168440000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168440000
168440000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 168447500, now got 2 active
168440000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
168458750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168489000: DRAM: system.mem_ctrl.dram: Address: 0x12218 Rank 1 Bank 1 Row 0
168489000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12218, rank/bank/row 1 1 0
168489000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168489000
168507750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168664000: DRAM: system.mem_ctrl.dram: Address: 0x1221c Rank 1 Bank 1 Row 0
168664000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1221c, rank/bank/row 1 1 0
168664000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168664000
168682750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168713000: DRAM: system.mem_ctrl.dram: Address: 0x12220 Rank 1 Bank 1 Row 0
168713000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12220, rank/bank/row 1 1 0
168713000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168713000
168731750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168762000: DRAM: system.mem_ctrl.dram: Address: 0x9970 Rank 0 Bank 4 Row 0
168762000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9970, rank/bank/row 0 4 0
168762000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168762000
168780750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168811000: DRAM: system.mem_ctrl.dram: Address: 0x9974 Rank 0 Bank 4 Row 0
168811000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9974, rank/bank/row 0 4 0
168811000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168811000
168829750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168860000: DRAM: system.mem_ctrl.dram: Address: 0x5e7c8 Rank 1 Bank 7 Row 2
168860000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7c8, rank/bank/row 1 7 2
168860000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168860000
168878750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
168909000: DRAM: system.mem_ctrl.dram: Address: 0x9978 Rank 0 Bank 4 Row 0
168909000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9978, rank/bank/row 0 4 0
168909000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168909000
168927750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
168958000: DRAM: system.mem_ctrl.dram: Address: 0x997c Rank 0 Bank 4 Row 0
168958000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x997c, rank/bank/row 0 4 0
168958000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 168958000
168976750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169007000: DRAM: system.mem_ctrl.dram: Address: 0x9980 Rank 0 Bank 4 Row 0
169007000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9980, rank/bank/row 0 4 0
169007000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169007000
169025750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169056000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
169056000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
169056000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169056000
169074750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169105000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
169105000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
169105000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169105000
169123750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169154000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
169154000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
169154000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169154000
169154000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 169161500, now got 1 active
169154000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
169172750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169203000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
169203000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
169203000: DRAM: system.mem_ctrl.dram: Activate at tick 169203000
169203000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 169203000, now got 2 active
169203000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169216750
169235500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169266000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
169266000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
169266000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169266000
169284750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169315000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
169315000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
169315000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169315000
169333750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169364000: DRAM: system.mem_ctrl.dram: Address: 0x5e7cc Rank 1 Bank 7 Row 2
169364000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7cc, rank/bank/row 1 7 2
169364000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169364000
169382750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
169413000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
169413000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
169413000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169413000
169431750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169462000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
169462000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
169462000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169462000
169480750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169511000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
169511000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
169511000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169511000
169529750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169560000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
169560000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
169560000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169560000
169578750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169609000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
169609000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
169609000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169609000
169627750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169658000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
169658000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
169658000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169658000
169676750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169707000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
169707000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
169707000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169707000
169725750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169756000: DRAM: system.mem_ctrl.dram: Address: 0x5e7d0 Rank 1 Bank 7 Row 2
169756000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7d0, rank/bank/row 1 7 2
169756000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169756000
169774750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
169805000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
169805000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
169805000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169805000
169823750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169854000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
169854000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
169854000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169854000
169872750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169903000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
169903000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
169903000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169903000
169921750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
169952000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
169952000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
169952000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 169952000
169970750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170001000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
170001000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
170001000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170001000
170019750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170050000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
170050000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
170050000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170050000
170050000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 170057500, now got 1 active
170050000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
170068750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170099000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
170099000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
170099000: DRAM: system.mem_ctrl.dram: Activate at tick 170099000
170099000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 170099000, now got 2 active
170099000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170112750
170131500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170162000: DRAM: system.mem_ctrl.dram: Address: 0x5e7d4 Rank 1 Bank 7 Row 2
170162000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7d4, rank/bank/row 1 7 2
170162000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170162000
170180750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
170211000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
170211000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
170211000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170211000
170229750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170260000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
170260000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
170260000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170260000
170278750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170309000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
170309000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
170309000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170309000
170327750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170358000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
170358000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
170358000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170358000
170376750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170407000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
170407000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
170407000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170407000
170425750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170456000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
170456000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
170456000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170456000
170474750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170505000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
170505000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
170505000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170505000
170523750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170554000: DRAM: system.mem_ctrl.dram: Address: 0x5e7d8 Rank 1 Bank 7 Row 2
170554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7d8, rank/bank/row 1 7 2
170554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170554000
170572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
170603000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
170603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
170603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170603000
170621750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170652000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
170652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
170652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170652000
170670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170701000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
170701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
170701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170701000
170719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170750000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
170750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
170750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170750000
170768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170799000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
170799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
170799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170799000
170817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170848000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
170848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
170848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170848000
170866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170897000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
170897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
170897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170897000
170915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170946000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
170946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
170946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 170946000
170946000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 170953500, now got 1 active
170946000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
170964750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
170995000: DRAM: system.mem_ctrl.dram: Address: 0x99b4 Rank 0 Bank 4 Row 0
170995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b4, rank/bank/row 0 4 0
170995000: DRAM: system.mem_ctrl.dram: Activate at tick 170995000
170995000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 170995000, now got 2 active
170995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171008750
171027500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171058000: DRAM: system.mem_ctrl.dram: Address: 0x99b8 Rank 0 Bank 4 Row 0
171058000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b8, rank/bank/row 0 4 0
171058000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171058000
171076750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171107000: DRAM: system.mem_ctrl.dram: Address: 0x99bc Rank 0 Bank 4 Row 0
171107000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99bc, rank/bank/row 0 4 0
171107000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171107000
171125750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171156000: DRAM: system.mem_ctrl.dram: Address: 0x99c0 Rank 0 Bank 4 Row 0
171156000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c0, rank/bank/row 0 4 0
171156000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171156000
171174750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171205000: DRAM: system.mem_ctrl.dram: Address: 0x99c4 Rank 0 Bank 4 Row 0
171205000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c4, rank/bank/row 0 4 0
171205000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171205000
171223750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171254000: DRAM: system.mem_ctrl.dram: Address: 0x99c8 Rank 0 Bank 4 Row 0
171254000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c8, rank/bank/row 0 4 0
171254000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171254000
171272750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171297500: DRAM: 1: Refresh due
171297500: DRAM: 1: Precharging all
171297500: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 171297500, now got 2 active
171297500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 171297500, now got 1 active
171297500: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 171297500, now got 0 active
171297500: DRAM: 0: Refresh due
171297500: DRAM: 0: Precharging all
171297500: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 171297500, now got 1 active
171297500: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 171297500, now got 0 active
171303000: DRAM: system.mem_ctrl.dram: Address: 0x99cc Rank 0 Bank 4 Row 0
171571250: DRAM: 1: Scheduling next request after refreshing rank 1
171571250: DRAM: 0: Scheduling next request after refreshing rank 0
171571250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99cc, rank/bank/row 0 4 0
171571250: DRAM: system.mem_ctrl.dram: Activate at tick 171571250
171571250: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 171571250, now got 1 active
171571250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171585000
171603750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
171634000: DRAM: system.mem_ctrl.dram: Address: 0x12224 Rank 1 Bank 1 Row 0
171634000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12224, rank/bank/row 1 1 0
171634000: DRAM: system.mem_ctrl.dram: Activate at tick 171634000
171634000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 171634000, now got 1 active
171634000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171647750
171666500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
171697000: DRAM: system.mem_ctrl.dram: Address: 0x1232c Rank 1 Bank 1 Row 0
171697000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1232c, rank/bank/row 1 1 0
171697000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171697000
171715750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
171746000: DRAM: system.mem_ctrl.dram: Address: 0x12228 Rank 1 Bank 1 Row 0
171746000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12228, rank/bank/row 1 1 0
171746000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171746000
171764750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
171795000: DRAM: system.mem_ctrl.dram: Address: 0x764fc Rank 1 Bank 3 Row 3
171795000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764fc, rank/bank/row 1 3 3
171795000: DRAM: system.mem_ctrl.dram: Activate at tick 171795000
171795000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 171795000, now got 2 active
171795000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171808750
171827500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
171858000: DRAM: system.mem_ctrl.dram: Address: 0x1222c Rank 1 Bank 1 Row 0
171858000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1222c, rank/bank/row 1 1 0
171858000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171858000
171876750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
171907000: DRAM: system.mem_ctrl.dram: Address: 0x12230 Rank 1 Bank 1 Row 0
171907000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12230, rank/bank/row 1 1 0
171907000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171907000
171925750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
171956000: DRAM: system.mem_ctrl.dram: Address: 0x1223c Rank 1 Bank 1 Row 0
171956000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1223c, rank/bank/row 1 1 0
171956000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 171956000
171974750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172005000: DRAM: system.mem_ctrl.dram: Address: 0x5e7c8 Rank 1 Bank 7 Row 2
172005000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7c8, rank/bank/row 1 7 2
172005000: DRAM: system.mem_ctrl.dram: Activate at tick 172005000
172005000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 172005000, now got 3 active
172005000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172018750
172037500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172068000: DRAM: system.mem_ctrl.dram: Address: 0x12240 Rank 1 Bank 1 Row 0
172068000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12240, rank/bank/row 1 1 0
172068000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172068000
172086750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172117000: DRAM: system.mem_ctrl.dram: Address: 0x12244 Rank 1 Bank 1 Row 0
172117000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12244, rank/bank/row 1 1 0
172117000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172117000
172135750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172166000: DRAM: system.mem_ctrl.dram: Address: 0x12248 Rank 1 Bank 1 Row 0
172166000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12248, rank/bank/row 1 1 0
172166000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172166000
172184750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172215000: DRAM: system.mem_ctrl.dram: Address: 0x5e7c9 Rank 1 Bank 7 Row 2
172215000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7c9, rank/bank/row 1 7 2
172215000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172215000
172233750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172264000: DRAM: system.mem_ctrl.dram: Address: 0x1224c Rank 1 Bank 1 Row 0
172264000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1224c, rank/bank/row 1 1 0
172264000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172264000
172282750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172313000: DRAM: system.mem_ctrl.dram: Address: 0x12250 Rank 1 Bank 1 Row 0
172313000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12250, rank/bank/row 1 1 0
172313000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172313000
172331750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172362000: DRAM: system.mem_ctrl.dram: Address: 0x122ac Rank 1 Bank 1 Row 0
172362000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122ac, rank/bank/row 1 1 0
172362000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172362000
172380750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172411000: DRAM: system.mem_ctrl.dram: Address: 0x77e7c Rank 1 Bank 3 Row 3
172411000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e7c, rank/bank/row 1 3 3
172411000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172411000
172429750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172460000: DRAM: system.mem_ctrl.dram: Address: 0x122b0 Rank 1 Bank 1 Row 0
172460000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b0, rank/bank/row 1 1 0
172460000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172460000
172478750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172509000: DRAM: system.mem_ctrl.dram: Address: 0x122b4 Rank 1 Bank 1 Row 0
172509000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b4, rank/bank/row 1 1 0
172509000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172509000
172527750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172558000: DRAM: system.mem_ctrl.dram: Address: 0x122b8 Rank 1 Bank 1 Row 0
172558000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b8, rank/bank/row 1 1 0
172558000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172558000
172576750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172607000: DRAM: system.mem_ctrl.dram: Address: 0x122bc Rank 1 Bank 1 Row 0
172607000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122bc, rank/bank/row 1 1 0
172607000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172607000
172607000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 172614500, now got 2 active
172607000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 9
172625750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172656000: DRAM: system.mem_ctrl.dram: Address: 0x122c0 Rank 1 Bank 1 Row 0
172656000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122c0, rank/bank/row 1 1 0
172656000: DRAM: system.mem_ctrl.dram: Activate at tick 172656000
172656000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 172656000, now got 3 active
172656000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172669750
172688500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172719000: DRAM: system.mem_ctrl.dram: Address: 0x12234 Rank 1 Bank 1 Row 0
172719000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12234, rank/bank/row 1 1 0
172719000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172719000
172737750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172768000: DRAM: system.mem_ctrl.dram: Address: 0x12238 Rank 1 Bank 1 Row 0
172768000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12238, rank/bank/row 1 1 0
172768000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172768000
172786750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172817000: DRAM: system.mem_ctrl.dram: Address: 0x77cd0 Rank 1 Bank 3 Row 3
172817000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd0, rank/bank/row 1 3 3
172817000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172817000
172835750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172866000: DRAM: system.mem_ctrl.dram: Address: 0x77cd8 Rank 1 Bank 3 Row 3
172866000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd8, rank/bank/row 1 3 3
172866000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172866000
172884750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172915000: DRAM: system.mem_ctrl.dram: Address: 0x77ce0 Rank 1 Bank 3 Row 3
172915000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce0, rank/bank/row 1 3 3
172915000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172915000
172933750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
172964000: DRAM: system.mem_ctrl.dram: Address: 0xc798 Rank 0 Bank 6 Row 0
172964000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc798, rank/bank/row 0 6 0
172964000: DRAM: system.mem_ctrl.dram: Activate at tick 172964000
172964000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 172964000, now got 2 active
172964000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 172977750
172996500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173027000: DRAM: system.mem_ctrl.dram: Address: 0xc9c0 Rank 0 Bank 6 Row 0
173027000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9c0, rank/bank/row 0 6 0
173027000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173027000
173045750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173076000: DRAM: system.mem_ctrl.dram: Address: 0xc79c Rank 0 Bank 6 Row 0
173076000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc79c, rank/bank/row 0 6 0
173076000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173076000
173094750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173125000: DRAM: system.mem_ctrl.dram: Address: 0xc7a0 Rank 0 Bank 6 Row 0
173125000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc7a0, rank/bank/row 0 6 0
173125000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173125000
173143750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173195000: DRAM: system.mem_ctrl.dram: Address: 0xc7a4 Rank 0 Bank 6 Row 0
173195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc7a4, rank/bank/row 0 6 0
173195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173195000
173213750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173244000: DRAM: system.mem_ctrl.dram: Address: 0xc908 Rank 0 Bank 6 Row 0
173244000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc908, rank/bank/row 0 6 0
173244000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173244000
173262750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173293000: DRAM: system.mem_ctrl.dram: Address: 0xc9c4 Rank 0 Bank 6 Row 0
173293000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9c4, rank/bank/row 0 6 0
173293000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173293000
173311750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173342000: DRAM: system.mem_ctrl.dram: Address: 0xc90c Rank 0 Bank 6 Row 0
173342000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc90c, rank/bank/row 0 6 0
173342000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173342000
173360750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173391000: DRAM: system.mem_ctrl.dram: Address: 0xc9ec Rank 0 Bank 6 Row 0
173391000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9ec, rank/bank/row 0 6 0
173391000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173391000
173409750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173440000: DRAM: system.mem_ctrl.dram: Address: 0xc910 Rank 0 Bank 6 Row 0
173440000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc910, rank/bank/row 0 6 0
173440000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173440000
173458750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173489000: DRAM: system.mem_ctrl.dram: Address: 0x74fdc Rank 1 Bank 2 Row 3
173489000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fdc, rank/bank/row 1 2 3
173489000: DRAM: system.mem_ctrl.dram: Activate at tick 173489000
173489000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 173489000, now got 4 active
173489000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173502750
173521500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
173552000: DRAM: system.mem_ctrl.dram: Address: 0xc914 Rank 0 Bank 6 Row 0
173552000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc914, rank/bank/row 0 6 0
173552000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173552000
173570750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173601000: DRAM: system.mem_ctrl.dram: Address: 0xc918 Rank 0 Bank 6 Row 0
173601000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc918, rank/bank/row 0 6 0
173601000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173601000
173619750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173650000: DRAM: system.mem_ctrl.dram: Address: 0xc91c Rank 0 Bank 6 Row 0
173650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc91c, rank/bank/row 0 6 0
173650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173650000
173668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173699000: DRAM: system.mem_ctrl.dram: Address: 0xc920 Rank 0 Bank 6 Row 0
173699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc920, rank/bank/row 0 6 0
173699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173699000
173717750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173769000: DRAM: system.mem_ctrl.dram: Address: 0xc924 Rank 0 Bank 6 Row 0
173769000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc924, rank/bank/row 0 6 0
173769000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173769000
173787750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173818000: DRAM: system.mem_ctrl.dram: Address: 0xc7b8 Rank 0 Bank 6 Row 0
173818000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc7b8, rank/bank/row 0 6 0
173818000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173818000
173818000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 173825500, now got 1 active
173818000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
173836750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173867000: DRAM: system.mem_ctrl.dram: Address: 0x74fdc Rank 1 Bank 2 Row 3
173867000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fdc, rank/bank/row 1 2 3
173867000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173867000
173885750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
173916000: DRAM: system.mem_ctrl.dram: Address: 0xc7bc Rank 0 Bank 6 Row 0
173916000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc7bc, rank/bank/row 0 6 0
173916000: DRAM: system.mem_ctrl.dram: Activate at tick 173916000
173916000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 173916000, now got 2 active
173916000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173929750
173948500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
173979000: DRAM: system.mem_ctrl.dram: Address: 0xc7c0 Rank 0 Bank 6 Row 0
173979000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc7c0, rank/bank/row 0 6 0
173979000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 173979000
173997750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174028000: DRAM: system.mem_ctrl.dram: Address: 0xc810 Rank 0 Bank 6 Row 0
174028000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc810, rank/bank/row 0 6 0
174028000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174028000
174046750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174077000: DRAM: system.mem_ctrl.dram: Address: 0xc9d0 Rank 0 Bank 6 Row 0
174077000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9d0, rank/bank/row 0 6 0
174077000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174077000
174095750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174126000: DRAM: system.mem_ctrl.dram: Address: 0xc814 Rank 0 Bank 6 Row 0
174126000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc814, rank/bank/row 0 6 0
174126000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174126000
174144750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174175000: DRAM: system.mem_ctrl.dram: Address: 0x76ebc Rank 1 Bank 3 Row 3
174175000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ebc, rank/bank/row 1 3 3
174175000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174175000
174193750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
174224000: DRAM: system.mem_ctrl.dram: Address: 0xc818 Rank 0 Bank 6 Row 0
174224000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc818, rank/bank/row 0 6 0
174224000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174224000
174242750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174273000: DRAM: system.mem_ctrl.dram: Address: 0xc81c Rank 0 Bank 6 Row 0
174273000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc81c, rank/bank/row 0 6 0
174273000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174273000
174291750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174322000: DRAM: system.mem_ctrl.dram: Address: 0xc82c Rank 0 Bank 6 Row 0
174322000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc82c, rank/bank/row 0 6 0
174322000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174322000
174340750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174371000: DRAM: system.mem_ctrl.dram: Address: 0xc9d4 Rank 0 Bank 6 Row 0
174371000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9d4, rank/bank/row 0 6 0
174371000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174371000
174389750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174420000: DRAM: system.mem_ctrl.dram: Address: 0xc830 Rank 0 Bank 6 Row 0
174420000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc830, rank/bank/row 0 6 0
174420000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174420000
174438750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174469000: DRAM: system.mem_ctrl.dram: Address: 0x12218 Rank 1 Bank 1 Row 0
174469000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12218, rank/bank/row 1 1 0
174469000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174469000
174487750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
174644000: DRAM: system.mem_ctrl.dram: Address: 0x1221c Rank 1 Bank 1 Row 0
174644000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1221c, rank/bank/row 1 1 0
174644000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174644000
174662750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
174693000: DRAM: system.mem_ctrl.dram: Address: 0x12220 Rank 1 Bank 1 Row 0
174693000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12220, rank/bank/row 1 1 0
174693000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174693000
174711750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
174742000: DRAM: system.mem_ctrl.dram: Address: 0x9970 Rank 0 Bank 4 Row 0
174742000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9970, rank/bank/row 0 4 0
174742000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174742000
174760750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174791000: DRAM: system.mem_ctrl.dram: Address: 0x9974 Rank 0 Bank 4 Row 0
174791000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9974, rank/bank/row 0 4 0
174791000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174791000
174809750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174840000: DRAM: system.mem_ctrl.dram: Address: 0x5e7fc Rank 1 Bank 7 Row 2
174840000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7fc, rank/bank/row 1 7 2
174840000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174840000
174858750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
174889000: DRAM: system.mem_ctrl.dram: Address: 0x9978 Rank 0 Bank 4 Row 0
174889000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9978, rank/bank/row 0 4 0
174889000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174889000
174907750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174938000: DRAM: system.mem_ctrl.dram: Address: 0x997c Rank 0 Bank 4 Row 0
174938000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x997c, rank/bank/row 0 4 0
174938000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174938000
174956750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
174987000: DRAM: system.mem_ctrl.dram: Address: 0x9980 Rank 0 Bank 4 Row 0
174987000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9980, rank/bank/row 0 4 0
174987000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 174987000
175005750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175036000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
175036000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
175036000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175036000
175054750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175085000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
175085000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
175085000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175085000
175103750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175134000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
175134000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
175134000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175134000
175152750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175183000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
175183000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
175183000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175183000
175201750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175232000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
175232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
175232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175232000
175250750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175281000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
175281000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
175281000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175281000
175299750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175330000: DRAM: system.mem_ctrl.dram: Address: 0x5e800 Rank 1 Bank 7 Row 2
175330000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e800, rank/bank/row 1 7 2
175330000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175330000
175348750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
175379000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
175379000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
175379000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175379000
175397750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175428000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
175428000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
175428000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175428000
175446750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175477000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
175477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
175477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175477000
175495750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175526000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
175526000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
175526000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175526000
175526000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 175533500, now got 1 active
175526000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
175544750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175575000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
175575000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
175575000: DRAM: system.mem_ctrl.dram: Activate at tick 175575000
175575000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 175575000, now got 2 active
175575000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175588750
175607500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175638000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
175638000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
175638000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175638000
175656750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175687000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
175687000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
175687000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175687000
175705750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175736000: DRAM: system.mem_ctrl.dram: Address: 0x5e804 Rank 1 Bank 7 Row 2
175736000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e804, rank/bank/row 1 7 2
175736000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175736000
175754750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
175785000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
175785000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
175785000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175785000
175803750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175834000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
175834000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
175834000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175834000
175852750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175883000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
175883000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
175883000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175883000
175901750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175932000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
175932000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
175932000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175932000
175950750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
175981000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
175981000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
175981000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 175981000
175999750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176030000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
176030000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
176030000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176030000
176048750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176079000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
176079000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
176079000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176079000
176097750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176128000: DRAM: system.mem_ctrl.dram: Address: 0x5e808 Rank 1 Bank 7 Row 2
176128000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e808, rank/bank/row 1 7 2
176128000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176128000
176146750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
176177000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
176177000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
176177000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176177000
176195750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176226000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
176226000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
176226000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176226000
176244750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176275000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
176275000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
176275000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176275000
176293750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176324000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
176324000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
176324000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176324000
176342750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176373000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
176373000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
176373000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176373000
176391750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176422000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
176422000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
176422000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176422000
176422000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 176429500, now got 1 active
176422000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
176440750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176471000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
176471000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
176471000: DRAM: system.mem_ctrl.dram: Activate at tick 176471000
176471000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 176471000, now got 2 active
176471000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176484750
176503500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176534000: DRAM: system.mem_ctrl.dram: Address: 0x5e80c Rank 1 Bank 7 Row 2
176534000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e80c, rank/bank/row 1 7 2
176534000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176534000
176552750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
176583000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
176583000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
176583000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176583000
176601750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176632000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
176632000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
176632000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176632000
176650750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176681000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
176681000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
176681000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176681000
176699750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176730000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
176730000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
176730000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176730000
176748750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176779000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
176779000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
176779000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176779000
176797750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176828000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
176828000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
176828000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176828000
176846750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176877000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
176877000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
176877000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176877000
176895750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176926000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
176926000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
176926000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176926000
176944750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
176975000: DRAM: system.mem_ctrl.dram: Address: 0x99b4 Rank 0 Bank 4 Row 0
176975000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b4, rank/bank/row 0 4 0
176975000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 176975000
176993750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177024000: DRAM: system.mem_ctrl.dram: Address: 0x99b8 Rank 0 Bank 4 Row 0
177024000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b8, rank/bank/row 0 4 0
177024000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177024000
177042750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177073000: DRAM: system.mem_ctrl.dram: Address: 0x99bc Rank 0 Bank 4 Row 0
177073000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99bc, rank/bank/row 0 4 0
177073000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177073000
177091750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177122000: DRAM: system.mem_ctrl.dram: Address: 0x99c0 Rank 0 Bank 4 Row 0
177122000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c0, rank/bank/row 0 4 0
177122000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177122000
177140750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177171000: DRAM: system.mem_ctrl.dram: Address: 0x99c4 Rank 0 Bank 4 Row 0
177171000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c4, rank/bank/row 0 4 0
177171000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177171000
177189750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177220000: DRAM: system.mem_ctrl.dram: Address: 0x99c8 Rank 0 Bank 4 Row 0
177220000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c8, rank/bank/row 0 4 0
177220000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177220000
177238750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177269000: DRAM: system.mem_ctrl.dram: Address: 0x99cc Rank 0 Bank 4 Row 0
177269000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99cc, rank/bank/row 0 4 0
177269000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177269000
177269000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 177276500, now got 1 active
177269000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
177287750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
177318000: DRAM: system.mem_ctrl.dram: Address: 0x12224 Rank 1 Bank 1 Row 0
177318000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12224, rank/bank/row 1 1 0
177318000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177318000
177336750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177367000: DRAM: system.mem_ctrl.dram: Address: 0x1232c Rank 1 Bank 1 Row 0
177367000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1232c, rank/bank/row 1 1 0
177367000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177367000
177385750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177416000: DRAM: system.mem_ctrl.dram: Address: 0x12228 Rank 1 Bank 1 Row 0
177416000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12228, rank/bank/row 1 1 0
177416000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177416000
177434750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177465000: DRAM: system.mem_ctrl.dram: Address: 0x764fc Rank 1 Bank 3 Row 3
177465000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764fc, rank/bank/row 1 3 3
177465000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177465000
177483750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177514000: DRAM: system.mem_ctrl.dram: Address: 0x1222c Rank 1 Bank 1 Row 0
177514000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1222c, rank/bank/row 1 1 0
177514000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177514000
177532750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177563000: DRAM: system.mem_ctrl.dram: Address: 0x12230 Rank 1 Bank 1 Row 0
177563000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12230, rank/bank/row 1 1 0
177563000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177563000
177581750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177612000: DRAM: system.mem_ctrl.dram: Address: 0x1223c Rank 1 Bank 1 Row 0
177612000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1223c, rank/bank/row 1 1 0
177612000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177612000
177630750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177661000: DRAM: system.mem_ctrl.dram: Address: 0x5e7fc Rank 1 Bank 7 Row 2
177661000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7fc, rank/bank/row 1 7 2
177661000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177661000
177679750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177710000: DRAM: system.mem_ctrl.dram: Address: 0x12240 Rank 1 Bank 1 Row 0
177710000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12240, rank/bank/row 1 1 0
177710000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177710000
177728750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177759000: DRAM: system.mem_ctrl.dram: Address: 0x12244 Rank 1 Bank 1 Row 0
177759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12244, rank/bank/row 1 1 0
177759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177759000
177777750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177808000: DRAM: system.mem_ctrl.dram: Address: 0x12248 Rank 1 Bank 1 Row 0
177808000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12248, rank/bank/row 1 1 0
177808000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177808000
177826750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177857000: DRAM: system.mem_ctrl.dram: Address: 0x5e7fd Rank 1 Bank 7 Row 2
177857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e7fd, rank/bank/row 1 7 2
177857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177857000
177875750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177906000: DRAM: system.mem_ctrl.dram: Address: 0x1224c Rank 1 Bank 1 Row 0
177906000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1224c, rank/bank/row 1 1 0
177906000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177906000
177906000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 177913500, now got 3 active
177906000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 9
177924750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
177955000: DRAM: system.mem_ctrl.dram: Address: 0x12250 Rank 1 Bank 1 Row 0
177955000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12250, rank/bank/row 1 1 0
177955000: DRAM: system.mem_ctrl.dram: Activate at tick 177955000
177955000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 177955000, now got 4 active
177955000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 177968750
177987500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178018000: DRAM: system.mem_ctrl.dram: Address: 0x122ac Rank 1 Bank 1 Row 0
178018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122ac, rank/bank/row 1 1 0
178018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178018000
178036750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178067000: DRAM: system.mem_ctrl.dram: Address: 0x77e7c Rank 1 Bank 3 Row 3
178067000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e7c, rank/bank/row 1 3 3
178067000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178067000
178085750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178116000: DRAM: system.mem_ctrl.dram: Address: 0x122b0 Rank 1 Bank 1 Row 0
178116000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b0, rank/bank/row 1 1 0
178116000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178116000
178134750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178165000: DRAM: system.mem_ctrl.dram: Address: 0x122b4 Rank 1 Bank 1 Row 0
178165000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b4, rank/bank/row 1 1 0
178165000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178165000
178183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178214000: DRAM: system.mem_ctrl.dram: Address: 0x122b8 Rank 1 Bank 1 Row 0
178214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122b8, rank/bank/row 1 1 0
178214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178214000
178232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178263000: DRAM: system.mem_ctrl.dram: Address: 0x122bc Rank 1 Bank 1 Row 0
178263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122bc, rank/bank/row 1 1 0
178263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178263000
178281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178312000: DRAM: system.mem_ctrl.dram: Address: 0x122c0 Rank 1 Bank 1 Row 0
178312000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x122c0, rank/bank/row 1 1 0
178312000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178312000
178330750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178361000: DRAM: system.mem_ctrl.dram: Address: 0x12234 Rank 1 Bank 1 Row 0
178361000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12234, rank/bank/row 1 1 0
178361000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178361000
178379750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178410000: DRAM: system.mem_ctrl.dram: Address: 0x12238 Rank 1 Bank 1 Row 0
178410000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12238, rank/bank/row 1 1 0
178410000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178410000
178428750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178459000: DRAM: system.mem_ctrl.dram: Address: 0x77cd0 Rank 1 Bank 3 Row 3
178459000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd0, rank/bank/row 1 3 3
178459000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178459000
178477750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178508000: DRAM: system.mem_ctrl.dram: Address: 0x77cd8 Rank 1 Bank 3 Row 3
178508000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd8, rank/bank/row 1 3 3
178508000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178508000
178526750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178557000: DRAM: system.mem_ctrl.dram: Address: 0x77ce0 Rank 1 Bank 3 Row 3
178557000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce0, rank/bank/row 1 3 3
178557000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178557000
178575750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178606000: DRAM: system.mem_ctrl.dram: Address: 0xc834 Rank 0 Bank 6 Row 0
178606000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc834, rank/bank/row 0 6 0
178606000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178606000
178624750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178655000: DRAM: system.mem_ctrl.dram: Address: 0xc838 Rank 0 Bank 6 Row 0
178655000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc838, rank/bank/row 0 6 0
178655000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178655000
178673750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178704000: DRAM: system.mem_ctrl.dram: Address: 0xc88c Rank 0 Bank 6 Row 0
178704000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc88c, rank/bank/row 0 6 0
178704000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178704000
178722750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178753000: DRAM: system.mem_ctrl.dram: Address: 0x76ebc Rank 1 Bank 3 Row 3
178753000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ebc, rank/bank/row 1 3 3
178753000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178753000
178771750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
178802000: DRAM: system.mem_ctrl.dram: Address: 0xc890 Rank 0 Bank 6 Row 0
178802000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc890, rank/bank/row 0 6 0
178802000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178802000
178820750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178851000: DRAM: system.mem_ctrl.dram: Address: 0xc894 Rank 0 Bank 6 Row 0
178851000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc894, rank/bank/row 0 6 0
178851000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178851000
178869750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178900000: DRAM: system.mem_ctrl.dram: Address: 0xc8a4 Rank 0 Bank 6 Row 0
178900000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8a4, rank/bank/row 0 6 0
178900000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178900000
178900000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 178907500, now got 0 active
178900000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
178918750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
178949000: DRAM: system.mem_ctrl.dram: Address: 0xc9e0 Rank 0 Bank 6 Row 0
178949000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9e0, rank/bank/row 0 6 0
178949000: DRAM: system.mem_ctrl.dram: Activate at tick 178949000
178949000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 178949000, now got 1 active
178949000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 178962750
178981500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179012000: DRAM: system.mem_ctrl.dram: Address: 0xc8a8 Rank 0 Bank 6 Row 0
179012000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8a8, rank/bank/row 0 6 0
179012000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179012000
179030750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179061000: DRAM: system.mem_ctrl.dram: Address: 0x76ec4 Rank 1 Bank 3 Row 3
179061000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ec4, rank/bank/row 1 3 3
179061000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179061000
179079750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
179083750: DRAM: 0: Refresh due
179083750: DRAM: 0: Precharging all
179083750: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 179083750, now got 0 active
179083750: DRAM: 1: Refresh due
179083750: DRAM: 1: Precharging all
179083750: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 179083750, now got 3 active
179083750: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 179083750, now got 2 active
179083750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 179083750, now got 1 active
179083750: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 179083750, now got 0 active
179110000: DRAM: system.mem_ctrl.dram: Address: 0xc8ac Rank 0 Bank 6 Row 0
179357500: DRAM: 0: Scheduling next request after refreshing rank 0
179357500: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8ac, rank/bank/row 0 6 0
179357500: DRAM: system.mem_ctrl.dram: Activate at tick 179357500
179357500: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 179357500, now got 1 active
179357500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179371250
179357500: DRAM: 1: Scheduling next request after refreshing rank 1
179390000: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179420000: DRAM: system.mem_ctrl.dram: Address: 0xc8b0 Rank 0 Bank 6 Row 0
179420000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8b0, rank/bank/row 0 6 0
179420000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179420000
179438750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179469000: DRAM: system.mem_ctrl.dram: Address: 0xc8b4 Rank 0 Bank 6 Row 0
179469000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8b4, rank/bank/row 0 6 0
179469000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179469000
179487750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179518000: DRAM: system.mem_ctrl.dram: Address: 0xc9e4 Rank 0 Bank 6 Row 0
179518000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9e4, rank/bank/row 0 6 0
179518000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179518000
179536750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179567000: DRAM: system.mem_ctrl.dram: Address: 0xc8b8 Rank 0 Bank 6 Row 0
179567000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8b8, rank/bank/row 0 6 0
179567000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179567000
179585750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179616000: DRAM: system.mem_ctrl.dram: Address: 0x76ee4 Rank 1 Bank 3 Row 3
179616000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ee4, rank/bank/row 1 3 3
179616000: DRAM: system.mem_ctrl.dram: Activate at tick 179616000
179616000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 179616000, now got 1 active
179616000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179629750
179648500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
179679000: DRAM: system.mem_ctrl.dram: Address: 0xc8bc Rank 0 Bank 6 Row 0
179679000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8bc, rank/bank/row 0 6 0
179679000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179679000
179697750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179728000: DRAM: system.mem_ctrl.dram: Address: 0xc8c0 Rank 0 Bank 6 Row 0
179728000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8c0, rank/bank/row 0 6 0
179728000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179728000
179746750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179777000: DRAM: system.mem_ctrl.dram: Address: 0xc8c4 Rank 0 Bank 6 Row 0
179777000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8c4, rank/bank/row 0 6 0
179777000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179777000
179795750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179826000: DRAM: system.mem_ctrl.dram: Address: 0xc9e8 Rank 0 Bank 6 Row 0
179826000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9e8, rank/bank/row 0 6 0
179826000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179826000
179844750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179875000: DRAM: system.mem_ctrl.dram: Address: 0xc8c8 Rank 0 Bank 6 Row 0
179875000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8c8, rank/bank/row 0 6 0
179875000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179875000
179893750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179924000: DRAM: system.mem_ctrl.dram: Address: 0x34 Rank 0 Bank 0 Row 0
179924000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x34, rank/bank/row 0 0 0
179924000: DRAM: system.mem_ctrl.dram: Activate at tick 179924000
179924000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 179924000, now got 2 active
179924000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179937750
179956500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
179987000: DRAM: system.mem_ctrl.dram: Address: 0xc8cc Rank 0 Bank 6 Row 0
179987000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8cc, rank/bank/row 0 6 0
179987000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 179987000
180005750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180036000: DRAM: system.mem_ctrl.dram: Address: 0xc8d0 Rank 0 Bank 6 Row 0
180036000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8d0, rank/bank/row 0 6 0
180036000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180036000
180054750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180085000: DRAM: system.mem_ctrl.dram: Address: 0xc8d4 Rank 0 Bank 6 Row 0
180085000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8d4, rank/bank/row 0 6 0
180085000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180085000
180103750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180134000: DRAM: system.mem_ctrl.dram: Address: 0xc8d8 Rank 0 Bank 6 Row 0
180134000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8d8, rank/bank/row 0 6 0
180134000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180134000
180152750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180183000: DRAM: system.mem_ctrl.dram: Address: 0xc8dc Rank 0 Bank 6 Row 0
180183000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8dc, rank/bank/row 0 6 0
180183000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180183000
180201750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180232000: DRAM: system.mem_ctrl.dram: Address: 0xc8f0 Rank 0 Bank 6 Row 0
180232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f0, rank/bank/row 0 6 0
180232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180232000
180232000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 180239500, now got 1 active
180232000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
180250750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180281000: DRAM: system.mem_ctrl.dram: Address: 0xc8f4 Rank 0 Bank 6 Row 0
180281000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f4, rank/bank/row 0 6 0
180281000: DRAM: system.mem_ctrl.dram: Activate at tick 180281000
180281000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 180281000, now got 2 active
180281000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180294750
180313500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180344000: DRAM: system.mem_ctrl.dram: Address: 0xc8f8 Rank 0 Bank 6 Row 0
180344000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f8, rank/bank/row 0 6 0
180344000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180344000
180362750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180393000: DRAM: system.mem_ctrl.dram: Address: 0xc8fc Rank 0 Bank 6 Row 0
180393000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8fc, rank/bank/row 0 6 0
180393000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180393000
180411750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180442000: DRAM: system.mem_ctrl.dram: Address: 0xc8e4 Rank 0 Bank 6 Row 0
180442000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8e4, rank/bank/row 0 6 0
180442000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180442000
180460750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180491000: DRAM: system.mem_ctrl.dram: Address: 0x54 Rank 0 Bank 0 Row 0
180491000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x54, rank/bank/row 0 0 0
180491000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180491000
180509750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180540000: DRAM: system.mem_ctrl.dram: Address: 0xc8e8 Rank 0 Bank 6 Row 0
180540000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8e8, rank/bank/row 0 6 0
180540000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180540000
180558750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180589000: DRAM: system.mem_ctrl.dram: Address: 0xc8ec Rank 0 Bank 6 Row 0
180589000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8ec, rank/bank/row 0 6 0
180589000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180589000
180607750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180638000: DRAM: system.mem_ctrl.dram: Address: 0xc8f0 Rank 0 Bank 6 Row 0
180638000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f0, rank/bank/row 0 6 0
180638000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180638000
180656750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180687000: DRAM: system.mem_ctrl.dram: Address: 0xc8f4 Rank 0 Bank 6 Row 0
180687000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f4, rank/bank/row 0 6 0
180687000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180687000
180705750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180736000: DRAM: system.mem_ctrl.dram: Address: 0xc8f8 Rank 0 Bank 6 Row 0
180736000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f8, rank/bank/row 0 6 0
180736000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180736000
180754750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180785000: DRAM: system.mem_ctrl.dram: Address: 0xc8fc Rank 0 Bank 6 Row 0
180785000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8fc, rank/bank/row 0 6 0
180785000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180785000
180803750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180834000: DRAM: system.mem_ctrl.dram: Address: 0xc8e4 Rank 0 Bank 6 Row 0
180834000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8e4, rank/bank/row 0 6 0
180834000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180834000
180852750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180883000: DRAM: system.mem_ctrl.dram: Address: 0x74 Rank 0 Bank 0 Row 0
180883000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74, rank/bank/row 0 0 0
180883000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180883000
180901750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180932000: DRAM: system.mem_ctrl.dram: Address: 0xc8e8 Rank 0 Bank 6 Row 0
180932000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8e8, rank/bank/row 0 6 0
180932000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180932000
180950750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
180981000: DRAM: system.mem_ctrl.dram: Address: 0xc8ec Rank 0 Bank 6 Row 0
180981000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8ec, rank/bank/row 0 6 0
180981000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 180981000
180999750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181030000: DRAM: system.mem_ctrl.dram: Address: 0xc8f0 Rank 0 Bank 6 Row 0
181030000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f0, rank/bank/row 0 6 0
181030000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181030000
181048750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181079000: DRAM: system.mem_ctrl.dram: Address: 0xc8f4 Rank 0 Bank 6 Row 0
181079000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f4, rank/bank/row 0 6 0
181079000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181079000
181097750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181128000: DRAM: system.mem_ctrl.dram: Address: 0xc8f8 Rank 0 Bank 6 Row 0
181128000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f8, rank/bank/row 0 6 0
181128000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181128000
181128000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 181135500, now got 1 active
181128000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
181146750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181177000: DRAM: system.mem_ctrl.dram: Address: 0xc8fc Rank 0 Bank 6 Row 0
181177000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8fc, rank/bank/row 0 6 0
181177000: DRAM: system.mem_ctrl.dram: Activate at tick 181177000
181177000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 181177000, now got 2 active
181177000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181190750
181209500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181240000: DRAM: system.mem_ctrl.dram: Address: 0xc8e4 Rank 0 Bank 6 Row 0
181240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8e4, rank/bank/row 0 6 0
181240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181240000
181258750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181289000: DRAM: system.mem_ctrl.dram: Address: 0x94 Rank 0 Bank 0 Row 0
181289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x94, rank/bank/row 0 0 0
181289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181289000
181307750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181338000: DRAM: system.mem_ctrl.dram: Address: 0xc8e8 Rank 0 Bank 6 Row 0
181338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8e8, rank/bank/row 0 6 0
181338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181338000
181356750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181387000: DRAM: system.mem_ctrl.dram: Address: 0xc8ec Rank 0 Bank 6 Row 0
181387000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8ec, rank/bank/row 0 6 0
181387000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181387000
181405750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181436000: DRAM: system.mem_ctrl.dram: Address: 0xc8f0 Rank 0 Bank 6 Row 0
181436000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f0, rank/bank/row 0 6 0
181436000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181436000
181454750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181485000: DRAM: system.mem_ctrl.dram: Address: 0xc8f4 Rank 0 Bank 6 Row 0
181485000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f4, rank/bank/row 0 6 0
181485000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181485000
181503750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181534000: DRAM: system.mem_ctrl.dram: Address: 0xc8f8 Rank 0 Bank 6 Row 0
181534000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f8, rank/bank/row 0 6 0
181534000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181534000
181552750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181583000: DRAM: system.mem_ctrl.dram: Address: 0xc8fc Rank 0 Bank 6 Row 0
181583000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8fc, rank/bank/row 0 6 0
181583000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181583000
181601750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181632000: DRAM: system.mem_ctrl.dram: Address: 0xc8e4 Rank 0 Bank 6 Row 0
181632000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8e4, rank/bank/row 0 6 0
181632000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181632000
181650750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181681000: DRAM: system.mem_ctrl.dram: Address: 0xb4 Rank 0 Bank 0 Row 0
181681000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb4, rank/bank/row 0 0 0
181681000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181681000
181699750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181730000: DRAM: system.mem_ctrl.dram: Address: 0xc8e8 Rank 0 Bank 6 Row 0
181730000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8e8, rank/bank/row 0 6 0
181730000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181730000
181748750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181779000: DRAM: system.mem_ctrl.dram: Address: 0xc8ec Rank 0 Bank 6 Row 0
181779000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8ec, rank/bank/row 0 6 0
181779000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181779000
181797750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181828000: DRAM: system.mem_ctrl.dram: Address: 0xc8f0 Rank 0 Bank 6 Row 0
181828000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f0, rank/bank/row 0 6 0
181828000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181828000
181846750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181877000: DRAM: system.mem_ctrl.dram: Address: 0xc8f4 Rank 0 Bank 6 Row 0
181877000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f4, rank/bank/row 0 6 0
181877000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181877000
181895750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181926000: DRAM: system.mem_ctrl.dram: Address: 0xc8f8 Rank 0 Bank 6 Row 0
181926000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8f8, rank/bank/row 0 6 0
181926000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181926000
181944750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
181975000: DRAM: system.mem_ctrl.dram: Address: 0xc8fc Rank 0 Bank 6 Row 0
181975000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8fc, rank/bank/row 0 6 0
181975000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 181975000
181993750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182024000: DRAM: system.mem_ctrl.dram: Address: 0xc8e4 Rank 0 Bank 6 Row 0
182024000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8e4, rank/bank/row 0 6 0
182024000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182024000
182024000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 182031500, now got 1 active
182024000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 6
182042750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182073000: DRAM: system.mem_ctrl.dram: Address: 0xd4 Rank 0 Bank 0 Row 0
182073000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd4, rank/bank/row 0 0 0
182073000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182073000
182091750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182122000: DRAM: system.mem_ctrl.dram: Address: 0xc8e8 Rank 0 Bank 6 Row 0
182122000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8e8, rank/bank/row 0 6 0
182122000: DRAM: system.mem_ctrl.dram: Activate at tick 182122000
182122000: DRAM: system.mem_ctrl.dram: Activate bank 6, rank 0 at tick 182122000, now got 2 active
182122000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182135750
182154500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182185000: DRAM: system.mem_ctrl.dram: Address: 0xc8ec Rank 0 Bank 6 Row 0
182185000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc8ec, rank/bank/row 0 6 0
182185000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182185000
182203750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182234000: DRAM: system.mem_ctrl.dram: Address: 0xc968 Rank 0 Bank 6 Row 0
182234000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc968, rank/bank/row 0 6 0
182234000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182234000
182252750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182283000: DRAM: system.mem_ctrl.dram: Address: 0xec Rank 0 Bank 0 Row 0
182283000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xec, rank/bank/row 0 0 0
182283000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182283000
182301750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182332000: DRAM: system.mem_ctrl.dram: Address: 0xc96c Rank 0 Bank 6 Row 0
182332000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc96c, rank/bank/row 0 6 0
182332000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182332000
182350750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182381000: DRAM: system.mem_ctrl.dram: Address: 0xc9f0 Rank 0 Bank 6 Row 0
182381000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc9f0, rank/bank/row 0 6 0
182381000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182381000
182399750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182430000: DRAM: system.mem_ctrl.dram: Address: 0xc970 Rank 0 Bank 6 Row 0
182430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc970, rank/bank/row 0 6 0
182430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182430000
182448750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182479000: DRAM: system.mem_ctrl.dram: Address: 0x754e8 Rank 1 Bank 2 Row 3
182500000: DRAM: system.mem_ctrl.dram: Address: 0xc974 Rank 0 Bank 6 Row 0
182500000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc974, rank/bank/row 0 6 0
182500000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182500000
182518750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182549000: DRAM: system.mem_ctrl.dram: Address: 0xc900 Rank 0 Bank 6 Row 0
182549000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc900, rank/bank/row 0 6 0
182549000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182549000
182567750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182598000: DRAM: system.mem_ctrl.dram: Address: 0xc904 Rank 0 Bank 6 Row 0
182598000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xc904, rank/bank/row 0 6 0
182598000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182598000
182616750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182647000: DRAM: system.mem_ctrl.dram: Address: 0x77cf4 Rank 1 Bank 3 Row 3
182647000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf4, rank/bank/row 1 3 3
182647000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182647000
182665750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182696000: DRAM: system.mem_ctrl.dram: Address: 0x77cfc Rank 1 Bank 3 Row 3
182696000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cfc, rank/bank/row 1 3 3
182696000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182696000
182697000: DRAM: system.mem_ctrl.dram: Address: 0x77d00 Rank 1 Bank 3 Row 3
182697000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d00, rank/bank/row 1 3 3
182697000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182701000
182714750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 1
182719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182750000: DRAM: system.mem_ctrl.dram: Address: 0x77d04 Rank 1 Bank 3 Row 3
182750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d04, rank/bank/row 1 3 3
182750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182750000
182768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182799000: DRAM: system.mem_ctrl.dram: Address: 0x77d0c Rank 1 Bank 3 Row 3
182799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d0c, rank/bank/row 1 3 3
182799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182799000
182817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
182848000: DRAM: system.mem_ctrl.dram: Address: 0xcfc8 Rank 0 Bank 6 Row 0
182848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfc8, rank/bank/row 0 6 0
182848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182848000
182866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182897000: DRAM: system.mem_ctrl.dram: Address: 0xcfcc Rank 0 Bank 6 Row 0
182897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfcc, rank/bank/row 0 6 0
182897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182897000
182915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182946000: DRAM: system.mem_ctrl.dram: Address: 0xcfd0 Rank 0 Bank 6 Row 0
182946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfd0, rank/bank/row 0 6 0
182946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182946000
182964750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
182995000: DRAM: system.mem_ctrl.dram: Address: 0xcfd4 Rank 0 Bank 6 Row 0
182995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfd4, rank/bank/row 0 6 0
182995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 182995000
183013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183044000: DRAM: system.mem_ctrl.dram: Address: 0x77d10 Rank 1 Bank 3 Row 3
183044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d10, rank/bank/row 1 3 3
183044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183044000
183062750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183093000: DRAM: system.mem_ctrl.dram: Address: 0x77d18 Rank 1 Bank 3 Row 3
183093000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d18, rank/bank/row 1 3 3
183093000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183093000
183111750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183142000: DRAM: system.mem_ctrl.dram: Address: 0xcfd8 Rank 0 Bank 6 Row 0
183142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xcfd8, rank/bank/row 0 6 0
183142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183142000
183160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183191000: DRAM: system.mem_ctrl.dram: Address: 0xb980 Rank 0 Bank 5 Row 0
183191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb980, rank/bank/row 0 5 0
183191000: DRAM: system.mem_ctrl.dram: Activate at tick 183191000
183191000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 183191000, now got 3 active
183191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183204750
183223500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183254000: DRAM: system.mem_ctrl.dram: Address: 0x77d14 Rank 1 Bank 3 Row 3
183317000: DRAM: system.mem_ctrl.dram: Address: 0xb984 Rank 0 Bank 5 Row 0
183317000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb984, rank/bank/row 0 5 0
183317000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183317000
183335750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183366000: DRAM: system.mem_ctrl.dram: Address: 0xb988 Rank 0 Bank 5 Row 0
183366000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb988, rank/bank/row 0 5 0
183366000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183366000
183384750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183415000: DRAM: system.mem_ctrl.dram: Address: 0xb98c Rank 0 Bank 5 Row 0
183415000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb98c, rank/bank/row 0 5 0
183415000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183415000
183433750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183464000: DRAM: system.mem_ctrl.dram: Address: 0xb990 Rank 0 Bank 5 Row 0
183464000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb990, rank/bank/row 0 5 0
183464000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183464000
183482750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183513000: DRAM: system.mem_ctrl.dram: Address: 0x77e74 Rank 1 Bank 3 Row 3
183513000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e74, rank/bank/row 1 3 3
183513000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183513000
183531750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
183562000: DRAM: system.mem_ctrl.dram: Address: 0xb994 Rank 0 Bank 5 Row 0
183562000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb994, rank/bank/row 0 5 0
183562000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183562000
183580750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183611000: DRAM: system.mem_ctrl.dram: Address: 0xb998 Rank 0 Bank 5 Row 0
183611000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb998, rank/bank/row 0 5 0
183611000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183611000
183629750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183660000: DRAM: system.mem_ctrl.dram: Address: 0xb99c Rank 0 Bank 5 Row 0
183660000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb99c, rank/bank/row 0 5 0
183660000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183660000
183678750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183709000: DRAM: system.mem_ctrl.dram: Address: 0xb9a0 Rank 0 Bank 5 Row 0
183709000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9a0, rank/bank/row 0 5 0
183709000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183709000
183727750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183758000: DRAM: system.mem_ctrl.dram: Address: 0xb9a4 Rank 0 Bank 5 Row 0
183758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9a4, rank/bank/row 0 5 0
183758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183758000
183776750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183807000: DRAM: system.mem_ctrl.dram: Address: 0x23ba8 Rank 0 Bank 1 Row 1
183807000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23ba8, rank/bank/row 0 1 1
183807000: DRAM: system.mem_ctrl.dram: Activate at tick 183807000
183807000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 183807000, now got 4 active
183807000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183820750
183839500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183933000: DRAM: system.mem_ctrl.dram: Address: 0x23bac Rank 0 Bank 1 Row 1
183933000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bac, rank/bank/row 0 1 1
183933000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183933000
183951750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
183982000: DRAM: system.mem_ctrl.dram: Address: 0x23bb0 Rank 0 Bank 1 Row 1
183982000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bb0, rank/bank/row 0 1 1
183982000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 183982000
184000750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184031000: DRAM: system.mem_ctrl.dram: Address: 0x23bb4 Rank 0 Bank 1 Row 1
184031000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bb4, rank/bank/row 0 1 1
184031000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184031000
184049750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184080000: DRAM: system.mem_ctrl.dram: Address: 0x23bb8 Rank 0 Bank 1 Row 1
184080000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bb8, rank/bank/row 0 1 1
184080000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184080000
184098750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184129000: DRAM: system.mem_ctrl.dram: Address: 0x23bbc Rank 0 Bank 1 Row 1
184129000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bbc, rank/bank/row 0 1 1
184129000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184129000
184147750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184178000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
184178000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
184178000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184178000
184196750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184227000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
184227000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
184227000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184227000
184245750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184276000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
184276000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
184276000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184276000
184294750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184325000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
184325000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
184325000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184325000
184343750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184374000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
184374000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
184374000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184374000
184392750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184465000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
184465000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
184465000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184465000
184483750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184514000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
184514000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
184514000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184514000
184532750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184563000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
184563000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
184563000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184563000
184581750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184612000: DRAM: system.mem_ctrl.dram: Address: 0x77f2a Rank 1 Bank 3 Row 3
184612000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f2a, rank/bank/row 1 3 3
184612000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184612000
184630750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
184661000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
184661000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
184661000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184661000
184679750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184710000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
184710000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
184710000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184710000
184710000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 184717500, now got 3 active
184710000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
184728750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184759000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
184759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
184759000: DRAM: system.mem_ctrl.dram: Activate at tick 184759000
184759000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 184759000, now got 4 active
184759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184772750
184791500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184822000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
184822000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
184822000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184822000
184840750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
184871000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
184871000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
184871000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184871000
184889750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184920000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
184920000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
184920000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184920000
184938750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
184969000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
184969000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
184969000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 184969000
184987750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185018000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
185018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
185018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185018000
185036750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185067000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
185067000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
185067000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185067000
185085750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185116000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
185116000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
185116000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185116000
185134750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185165000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
185165000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
185165000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185165000
185183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185214000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
185214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
185214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185214000
185232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185263000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
185263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
185263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185263000
185281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185312000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
185312000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
185312000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185312000
185330750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185403000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
185403000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
185403000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185403000
185421750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185452000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
185452000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
185452000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185452000
185470750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185501000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
185501000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
185501000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185501000
185519750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185550000: DRAM: system.mem_ctrl.dram: Address: 0x77f2b Rank 1 Bank 3 Row 3
185550000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f2b, rank/bank/row 1 3 3
185550000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185550000
185568750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
185599000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
185599000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
185599000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185599000
185617750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185648000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
185648000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
185648000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185648000
185648000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 185655500, now got 3 active
185648000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
185666750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185697000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
185697000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
185697000: DRAM: system.mem_ctrl.dram: Activate at tick 185697000
185697000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 185697000, now got 4 active
185697000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185710750
185729500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185760000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
185760000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
185760000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185760000
185778750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185809000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
185809000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
185809000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185809000
185827750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185858000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
185858000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
185858000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185858000
185876750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185907000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
185907000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
185907000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185907000
185925750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
185956000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
185956000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
185956000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 185956000
185974750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186005000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
186005000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
186005000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186005000
186023750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186054000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
186054000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
186054000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186054000
186072750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186103000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
186103000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
186103000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186103000
186121750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186152000: DRAM: system.mem_ctrl.dram: Address: 0x77f2c Rank 1 Bank 3 Row 3
186152000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f2c, rank/bank/row 1 3 3
186152000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186152000
186170750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
186201000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
186201000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
186201000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186201000
186219750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186250000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
186250000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
186250000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186250000
186268750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186299000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
186299000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
186299000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186299000
186317750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186348000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
186348000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
186348000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186348000
186366750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186397000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
186397000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
186397000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186397000
186415750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186446000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
186446000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
186446000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186446000
186464750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186495000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
186495000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
186495000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186495000
186495000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 186502500, now got 3 active
186495000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
186513750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186544000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
186544000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
186544000: DRAM: system.mem_ctrl.dram: Activate at tick 186544000
186544000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 186544000, now got 4 active
186544000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186557750
186576500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186607000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
186607000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
186607000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186607000
186625750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186656000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
186656000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
186656000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186656000
186674750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186705000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
186705000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
186705000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186705000
186723750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186754000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
186754000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
186754000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186754000
186772750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186803000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
186803000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
186803000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186803000
186821750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186852000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
186852000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
186852000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 186852000
186870000: DRAM: 1: Refresh due
186870000: DRAM: 1: Precharging all
186870000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 186870000, now got 0 active
186870000: DRAM: 0: Refresh due
186870000: DRAM: 0: Precharging all
186870000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 186870000, now got 3 active
186870000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 186870000, now got 2 active
186870000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 186870000, now got 1 active
186870000: DRAM: system.mem_ctrl.dram: Precharging bank 6, rank 0 at tick 186870000, now got 0 active
186870750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
186901000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
187143750: DRAM: 1: Scheduling next request after refreshing rank 1
187143750: DRAM: 0: Scheduling next request after refreshing rank 0
187143750: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
187143750: DRAM: system.mem_ctrl.dram: Activate at tick 187143750
187143750: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 187143750, now got 1 active
187143750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187157500
187176250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187207000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
187207000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
187207000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187207000
187225750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187256000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
187256000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
187256000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187256000
187274750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187305000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
187305000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
187305000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187305000
187323750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187354000: DRAM: system.mem_ctrl.dram: Address: 0x77f2c Rank 1 Bank 3 Row 3
187354000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f2c, rank/bank/row 1 3 3
187354000: DRAM: system.mem_ctrl.dram: Activate at tick 187354000
187354000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 187354000, now got 1 active
187354000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187367750
187386500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
187417000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
187417000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
187417000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187417000
187435750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187466000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
187466000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
187466000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187466000
187484750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187515000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
187515000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
187515000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187515000
187533750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187564000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
187564000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
187564000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187564000
187582750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187613000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
187613000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
187613000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187613000
187631750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187662000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
187662000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
187662000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187662000
187680750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187711000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
187711000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
187711000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187711000
187729750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187760000: DRAM: system.mem_ctrl.dram: Address: 0x77f2d Rank 1 Bank 3 Row 3
187760000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f2d, rank/bank/row 1 3 3
187760000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187760000
187778750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
187809000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
187809000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
187809000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187809000
187827750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187858000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
187858000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
187858000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187858000
187876750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187907000: DRAM: system.mem_ctrl.dram: Address: 0x236ac Rank 0 Bank 1 Row 1
187907000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ac, rank/bank/row 0 1 1
187907000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187907000
187925750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
187956000: DRAM: system.mem_ctrl.dram: Address: 0x236b0 Rank 0 Bank 1 Row 1
187956000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b0, rank/bank/row 0 1 1
187956000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 187956000
187974750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188005000: DRAM: system.mem_ctrl.dram: Address: 0x236b4 Rank 0 Bank 1 Row 1
188005000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b4, rank/bank/row 0 1 1
188005000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188005000
188005000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 188012500, now got 0 active
188005000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
188023750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188054000: DRAM: system.mem_ctrl.dram: Address: 0x77f2e Rank 1 Bank 3 Row 3
188054000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f2e, rank/bank/row 1 3 3
188054000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188054000
188072750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
188103000: DRAM: system.mem_ctrl.dram: Address: 0x236b8 Rank 0 Bank 1 Row 1
188103000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b8, rank/bank/row 0 1 1
188103000: DRAM: system.mem_ctrl.dram: Activate at tick 188103000
188103000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 188103000, now got 1 active
188103000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188116750
188135500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188166000: DRAM: system.mem_ctrl.dram: Address: 0x236bc Rank 0 Bank 1 Row 1
188166000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236bc, rank/bank/row 0 1 1
188166000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188166000
188184750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188215000: DRAM: system.mem_ctrl.dram: Address: 0x236c0 Rank 0 Bank 1 Row 1
188215000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236c0, rank/bank/row 0 1 1
188215000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188215000
188233750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188264000: DRAM: system.mem_ctrl.dram: Address: 0x236c4 Rank 0 Bank 1 Row 1
188264000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236c4, rank/bank/row 0 1 1
188264000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188264000
188282750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188313000: DRAM: system.mem_ctrl.dram: Address: 0x236c8 Rank 0 Bank 1 Row 1
188313000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236c8, rank/bank/row 0 1 1
188313000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188313000
188331750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188362000: DRAM: system.mem_ctrl.dram: Address: 0x77f2f Rank 1 Bank 3 Row 3
188362000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f2f, rank/bank/row 1 3 3
188362000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188362000
188380750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
188411000: DRAM: system.mem_ctrl.dram: Address: 0x236cc Rank 0 Bank 1 Row 1
188411000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236cc, rank/bank/row 0 1 1
188411000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188411000
188429750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188460000: DRAM: system.mem_ctrl.dram: Address: 0x236d0 Rank 0 Bank 1 Row 1
188460000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236d0, rank/bank/row 0 1 1
188460000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188460000
188478750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188509000: DRAM: system.mem_ctrl.dram: Address: 0x236fc Rank 0 Bank 1 Row 1
188509000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236fc, rank/bank/row 0 1 1
188509000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188509000
188527750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188558000: DRAM: system.mem_ctrl.dram: Address: 0x23700 Rank 0 Bank 1 Row 1
188558000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23700, rank/bank/row 0 1 1
188558000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188558000
188576750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188607000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
188607000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
188607000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188607000
188625750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188656000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
188656000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
188656000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188656000
188674750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
188705000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
188705000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
188705000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188705000
188723750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188754000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
188754000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
188754000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188754000
188772750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188803000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
188803000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
188803000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188803000
188821750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188852000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
188852000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
188852000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188852000
188870750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188901000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
188901000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
188901000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188901000
188919750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188950000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
188950000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
188950000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 188950000
188950000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 188957500, now got 0 active
188950000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
188968750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
188999000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
188999000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
188999000: DRAM: system.mem_ctrl.dram: Activate at tick 188999000
188999000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 188999000, now got 1 active
188999000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189012750
189031500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189062000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
189062000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
189062000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189062000
189080750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189111000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
189111000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
189111000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189111000
189129750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189160000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
189160000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
189160000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189160000
189178750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189251000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
189251000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
189251000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189251000
189269750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189300000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
189300000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
189300000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189300000
189318750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189349000: DRAM: system.mem_ctrl.dram: Address: 0x2360c Rank 0 Bank 1 Row 1
189349000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2360c, rank/bank/row 0 1 1
189349000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189349000
189367750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189398000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
189398000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
189398000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189398000
189416750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189447000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
189447000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
189447000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189447000
189465750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189496000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
189496000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
189496000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189496000
189514750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189545000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
189545000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
189545000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189545000
189563750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189594000: DRAM: system.mem_ctrl.dram: Address: 0x77f30 Rank 1 Bank 3 Row 3
189594000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f30, rank/bank/row 1 3 3
189594000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189594000
189612750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
189643000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
189643000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
189643000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189643000
189661750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189692000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
189692000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
189692000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189692000
189710750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189741000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
189741000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
189741000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189741000
189759750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189790000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
189790000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
189790000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189790000
189808750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189839000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
189839000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
189839000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189839000
189839000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 189846500, now got 0 active
189839000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
189857750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189888000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
189888000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
189888000: DRAM: system.mem_ctrl.dram: Activate at tick 189888000
189888000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 189888000, now got 1 active
189888000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189901750
189920500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
189951000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
189951000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
189951000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 189951000
189969750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190000000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
190000000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
190000000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190000000
190018750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190049000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
190049000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
190049000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190049000
190067750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190098000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
190098000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
190098000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190098000
190116750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190147000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
190147000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
190147000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190147000
190165750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190196000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
190196000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
190196000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190196000
190214750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190245000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
190245000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
190245000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190245000
190263750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190294000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
190294000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
190294000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190294000
190312750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190343000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
190343000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
190343000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190343000
190361750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190392000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
190392000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
190392000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190392000
190410750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190441000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
190441000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
190441000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190441000
190459750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190490000: DRAM: system.mem_ctrl.dram: Address: 0x236e4 Rank 0 Bank 1 Row 1
190490000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e4, rank/bank/row 0 1 1
190490000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190490000
190508750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190539000: DRAM: system.mem_ctrl.dram: Address: 0x236e8 Rank 0 Bank 1 Row 1
190539000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e8, rank/bank/row 0 1 1
190539000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190539000
190557750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190588000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
190588000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
190588000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190588000
190606750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190637000: DRAM: system.mem_ctrl.dram: Address: 0x77f34 Rank 1 Bank 3 Row 3
190637000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f34, rank/bank/row 1 3 3
190637000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190637000
190655750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
190686000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
190686000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
190686000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190686000
190686000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 190693500, now got 0 active
190686000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
190704750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190735000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
190735000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
190735000: DRAM: system.mem_ctrl.dram: Activate at tick 190735000
190735000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 190735000, now got 1 active
190735000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190748750
190767500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190798000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
190798000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
190798000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190798000
190816750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190847000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
190847000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
190847000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190847000
190865750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190896000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
190896000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
190896000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190896000
190914750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190945000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
190945000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
190945000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190945000
190963750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
190994000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
190994000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
190994000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 190994000
191012750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191043000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
191043000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
191043000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191043000
191061750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191092000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
191092000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
191092000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191092000
191110750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191141000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
191141000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
191141000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191141000
191159750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191190000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
191190000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
191190000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191190000
191208750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191239000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
191239000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
191239000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191239000
191257750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191288000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
191288000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
191288000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191288000
191306750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191337000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
191337000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
191337000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191337000
191355750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191386000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
191386000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
191386000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191386000
191404750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191435000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
191435000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
191435000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191435000
191453750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191484000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
191484000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
191484000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191484000
191484000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 191491500, now got 0 active
191484000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
191502750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191533000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
191533000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
191533000: DRAM: system.mem_ctrl.dram: Activate at tick 191533000
191533000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 191533000, now got 1 active
191533000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191546750
191565500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191596000: DRAM: system.mem_ctrl.dram: Address: 0x77f34 Rank 1 Bank 3 Row 3
191596000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f34, rank/bank/row 1 3 3
191596000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191596000
191614750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
191645000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
191645000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
191645000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191645000
191663750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191694000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
191694000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
191694000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191694000
191712750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191743000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
191743000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
191743000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191743000
191761750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191792000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
191792000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
191792000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191792000
191810750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191841000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
191841000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
191841000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191841000
191859750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191890000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
191890000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
191890000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191890000
191908750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191939000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
191939000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
191939000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191939000
191957750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
191988000: DRAM: system.mem_ctrl.dram: Address: 0x77f35 Rank 1 Bank 3 Row 3
191988000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f35, rank/bank/row 1 3 3
191988000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 191988000
192006750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
192037000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
192037000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
192037000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192037000
192055750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192086000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
192086000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
192086000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192086000
192104750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192135000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
192135000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
192135000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192135000
192153750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192184000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
192184000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
192184000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192184000
192202750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
192233000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
192233000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
192233000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192233000
192251750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192282000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
192282000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
192282000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192282000
192300750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192331000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
192331000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
192331000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192331000
192349750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192380000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
192380000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
192380000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192380000
192398750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192429000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
192429000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
192429000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192429000
192429000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 192436500, now got 0 active
192429000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
192447750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192478000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
192478000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
192478000: DRAM: system.mem_ctrl.dram: Activate at tick 192478000
192478000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 192478000, now got 1 active
192478000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192491750
192510500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192541000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
192541000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
192541000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192541000
192559750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192590000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
192590000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
192590000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192590000
192608750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192639000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
192639000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
192639000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192639000
192657750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192688000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
192688000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
192688000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192688000
192706750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192779000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
192779000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
192779000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192779000
192797750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192828000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
192828000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
192828000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192828000
192846750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192877000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
192877000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
192877000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192877000
192895750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
192926000: DRAM: system.mem_ctrl.dram: Address: 0x77f36 Rank 1 Bank 3 Row 3
192926000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f36, rank/bank/row 1 3 3
192926000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192926000
192944750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
192975000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
192975000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
192975000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 192975000
192993750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193024000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
193024000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
193024000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193024000
193042750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193073000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
193073000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
193073000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193073000
193091750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193122000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
193122000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
193122000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193122000
193140750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193171000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
193171000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
193171000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193171000
193189750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193220000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
193220000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
193220000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193220000
193238750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193269000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
193269000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
193269000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193269000
193287750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193318000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
193318000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
193318000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193318000
193318000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 193325500, now got 0 active
193318000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
193336750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193367000: DRAM: system.mem_ctrl.dram: Address: 0x77f37 Rank 1 Bank 3 Row 3
193367000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f37, rank/bank/row 1 3 3
193367000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193367000
193385750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
193416000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
193416000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
193416000: DRAM: system.mem_ctrl.dram: Activate at tick 193416000
193416000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 193416000, now got 1 active
193416000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193429750
193448500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193479000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
193479000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
193479000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193479000
193497750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193528000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
193528000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
193528000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193528000
193546750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193577000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
193577000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
193577000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193577000
193595750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193626000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
193626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
193626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193626000
193644750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193675000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
193675000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
193675000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193675000
193693750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193724000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
193724000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
193724000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193724000
193742750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193773000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
193773000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
193773000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193773000
193791750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193822000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
193822000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
193822000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193822000
193840750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193871000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
193871000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
193871000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193871000
193889750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193920000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
193920000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
193920000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193920000
193938750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
193969000: DRAM: system.mem_ctrl.dram: Address: 0x77f38 Rank 1 Bank 3 Row 3
193969000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f38, rank/bank/row 1 3 3
193969000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 193969000
193987750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
194018000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
194018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
194018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194018000
194036750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194067000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
194067000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
194067000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194067000
194085750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194116000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
194116000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
194116000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194116000
194134750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194165000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
194165000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
194165000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194165000
194183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194214000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
194214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
194214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194214000
194214000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 194221500, now got 0 active
194214000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
194232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194263000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
194263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
194263000: DRAM: system.mem_ctrl.dram: Activate at tick 194263000
194263000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 194263000, now got 1 active
194263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194276750
194295500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194326000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
194326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
194326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194326000
194344750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194375000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
194375000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
194375000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194375000
194393750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194424000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
194424000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
194424000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194424000
194442750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194473000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
194473000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
194473000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194473000
194491750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194522000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
194522000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
194522000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194522000
194540750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194571000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
194571000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
194571000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194571000
194589750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194620000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
194620000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
194620000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194620000
194638750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194656250: DRAM: 0: Refresh due
194656250: DRAM: 0: Precharging all
194656250: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 194656250, now got 0 active
194656250: DRAM: 1: Refresh due
194656250: DRAM: 1: Precharging all
194656250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 194656250, now got 0 active
194669000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
194930000: DRAM: 0: Scheduling next request after refreshing rank 0
194930000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
194930000: DRAM: system.mem_ctrl.dram: Activate at tick 194930000
194930000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 194930000, now got 1 active
194930000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194943750
194930000: DRAM: 1: Scheduling next request after refreshing rank 1
194962500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
194993000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
194993000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
194993000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 194993000
195011750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195042000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
195042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
195042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195042000
195060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195091000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
195091000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
195091000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195091000
195109750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195140000: DRAM: system.mem_ctrl.dram: Address: 0x236e4 Rank 0 Bank 1 Row 1
195140000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e4, rank/bank/row 0 1 1
195140000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195140000
195158750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195189000: DRAM: system.mem_ctrl.dram: Address: 0x236e8 Rank 0 Bank 1 Row 1
195189000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e8, rank/bank/row 0 1 1
195189000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195189000
195207750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195238000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
195238000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
195238000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195238000
195256750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195287000: DRAM: system.mem_ctrl.dram: Address: 0x77f3c Rank 1 Bank 3 Row 3
195287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f3c, rank/bank/row 1 3 3
195287000: DRAM: system.mem_ctrl.dram: Activate at tick 195287000
195287000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 195287000, now got 1 active
195287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195300750
195319500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
195350000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
195350000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
195350000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195350000
195368750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195399000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
195399000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
195399000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195399000
195417750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195448000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
195448000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
195448000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195448000
195466750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195497000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
195497000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
195497000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195497000
195515750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195546000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
195546000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
195546000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195546000
195564750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195595000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
195595000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
195595000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195595000
195613750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195644000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
195644000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
195644000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195644000
195662750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195693000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
195693000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
195693000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195693000
195711750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195742000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
195742000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
195742000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195742000
195742000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 195749500, now got 0 active
195742000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
195760750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195791000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
195791000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
195791000: DRAM: system.mem_ctrl.dram: Activate at tick 195791000
195791000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 195791000, now got 1 active
195791000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195804750
195823500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195854000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
195854000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
195854000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195854000
195872750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195903000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
195903000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
195903000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195903000
195921750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
195952000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
195952000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
195952000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 195952000
195970750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196001000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
196001000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
196001000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196001000
196019750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196050000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
196050000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
196050000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196050000
196068750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196099000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
196099000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
196099000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196099000
196117750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196148000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
196148000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
196148000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196148000
196166750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196197000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
196197000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
196197000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196197000
196215750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196246000: DRAM: system.mem_ctrl.dram: Address: 0x77f3c Rank 1 Bank 3 Row 3
196246000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f3c, rank/bank/row 1 3 3
196246000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196246000
196264750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196295000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
196295000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
196295000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196295000
196313750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196344000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
196344000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
196344000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196344000
196362750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196393000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
196393000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
196393000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196393000
196411750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196442000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
196442000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
196442000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196442000
196460750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196491000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
196491000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
196491000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196491000
196509750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196540000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
196540000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
196540000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196540000
196558750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196589000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
196589000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
196589000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196589000
196589000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 196596500, now got 0 active
196589000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
196607750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196638000: DRAM: system.mem_ctrl.dram: Address: 0x77f3d Rank 1 Bank 3 Row 3
196638000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f3d, rank/bank/row 1 3 3
196638000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196638000
196656750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196687000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
196687000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
196687000: DRAM: system.mem_ctrl.dram: Activate at tick 196687000
196687000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 196687000, now got 1 active
196687000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196700750
196719500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196750000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
196750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
196750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196750000
196768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196799000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
196799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
196799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196799000
196817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196848000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
196848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
196848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196848000
196866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
196897000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
196897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
196897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196897000
196915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196946000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
196946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
196946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196946000
196964750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
196995000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
196995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
196995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 196995000
197013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197044000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
197044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
197044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197044000
197062750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197093000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
197093000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
197093000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197093000
197111750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197142000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
197142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
197142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197142000
197160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197191000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
197191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
197191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197191000
197209750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197240000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
197240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
197240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197240000
197258750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197289000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
197289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
197289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197289000
197307750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197338000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
197338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
197338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197338000
197356750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197429000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
197429000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
197429000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197429000
197447750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197478000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
197478000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
197478000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197478000
197496750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197527000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
197527000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
197527000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197527000
197527000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 197534500, now got 0 active
197527000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
197545750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197576000: DRAM: system.mem_ctrl.dram: Address: 0x77f3e Rank 1 Bank 3 Row 3
197576000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f3e, rank/bank/row 1 3 3
197576000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197576000
197594750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
197625000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
197625000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
197625000: DRAM: system.mem_ctrl.dram: Activate at tick 197625000
197625000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 197625000, now got 1 active
197625000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197638750
197657500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197688000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
197688000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
197688000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197688000
197706750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197737000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
197737000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
197737000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197737000
197755750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197786000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
197786000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
197786000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197786000
197804750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197835000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
197835000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
197835000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197835000
197853750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197884000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
197884000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
197884000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197884000
197902750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197933000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
197933000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
197933000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197933000
197951750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
197982000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
197982000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
197982000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 197982000
198000750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198031000: DRAM: system.mem_ctrl.dram: Address: 0x77f3f Rank 1 Bank 3 Row 3
198031000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f3f, rank/bank/row 1 3 3
198031000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198031000
198049750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198080000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
198080000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
198080000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198080000
198098750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198129000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
198129000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
198129000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198129000
198147750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198178000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
198178000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
198178000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198178000
198196750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198227000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
198227000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
198227000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198227000
198245750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198276000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
198276000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
198276000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198276000
198294750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198325000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
198325000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
198325000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198325000
198343750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198374000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
198374000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
198374000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198374000
198392750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198423000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
198423000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
198423000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198423000
198423000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 198430500, now got 0 active
198423000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
198441750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198472000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
198472000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
198472000: DRAM: system.mem_ctrl.dram: Activate at tick 198472000
198472000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 198472000, now got 1 active
198472000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198485750
198504500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198535000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
198535000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
198535000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198535000
198553750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198584000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
198584000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
198584000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198584000
198602750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198633000: DRAM: system.mem_ctrl.dram: Address: 0x77f40 Rank 1 Bank 3 Row 3
198633000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f40, rank/bank/row 1 3 3
198633000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198633000
198651750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
198682000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
198682000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
198682000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198682000
198700750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198731000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
198731000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
198731000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198731000
198749750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198780000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
198780000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
198780000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198780000
198798750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198829000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
198829000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
198829000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198829000
198847750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198878000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
198878000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
198878000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198878000
198896750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198927000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
198927000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
198927000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198927000
198945750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
198976000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
198976000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
198976000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 198976000
198994750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199025000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
199025000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
199025000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199025000
199043750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199074000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
199074000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
199074000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199074000
199092750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199123000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
199123000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
199123000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199123000
199141750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199172000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
199172000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
199172000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199172000
199190750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199221000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
199221000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
199221000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199221000
199239750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199270000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
199270000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
199270000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199270000
199270000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 199277500, now got 0 active
199270000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
199288750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199319000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
199319000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
199319000: DRAM: system.mem_ctrl.dram: Activate at tick 199319000
199319000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 199319000, now got 1 active
199319000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199332750
199351500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199382000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
199382000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
199382000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199382000
199400750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199431000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
199431000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
199431000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199431000
199449750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199480000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
199480000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
199480000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199480000
199498750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199529000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
199529000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
199529000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199529000
199547750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199578000: DRAM: system.mem_ctrl.dram: Address: 0x77f40 Rank 1 Bank 3 Row 3
199578000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f40, rank/bank/row 1 3 3
199578000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199578000
199596750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
199627000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
199627000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
199627000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199627000
199645750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199676000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
199676000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
199676000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199676000
199694750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199725000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
199725000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
199725000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199725000
199743750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199774000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
199774000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
199774000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199774000
199792750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199823000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
199823000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
199823000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199823000
199841750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199872000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
199872000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
199872000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199872000
199890750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199921000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
199921000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
199921000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199921000
199939750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
199970000: DRAM: system.mem_ctrl.dram: Address: 0x77f41 Rank 1 Bank 3 Row 3
199970000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f41, rank/bank/row 1 3 3
199970000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 199970000
199988750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200019000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
200019000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
200019000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200019000
200037750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200068000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
200068000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
200068000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200068000
200086750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200117000: DRAM: system.mem_ctrl.dram: Address: 0x236ac Rank 0 Bank 1 Row 1
200117000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ac, rank/bank/row 0 1 1
200117000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200117000
200135750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200166000: DRAM: system.mem_ctrl.dram: Address: 0x236b0 Rank 0 Bank 1 Row 1
200166000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b0, rank/bank/row 0 1 1
200166000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200166000
200166000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 200173500, now got 0 active
200166000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
200184750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200215000: DRAM: system.mem_ctrl.dram: Address: 0x236b4 Rank 0 Bank 1 Row 1
200215000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b4, rank/bank/row 0 1 1
200215000: DRAM: system.mem_ctrl.dram: Activate at tick 200215000
200215000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 200215000, now got 1 active
200215000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200228750
200247500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200278000: DRAM: system.mem_ctrl.dram: Address: 0x77f42 Rank 1 Bank 3 Row 3
200278000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f42, rank/bank/row 1 3 3
200278000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200278000
200296750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200327000: DRAM: system.mem_ctrl.dram: Address: 0x236b8 Rank 0 Bank 1 Row 1
200327000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b8, rank/bank/row 0 1 1
200327000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200327000
200345750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200376000: DRAM: system.mem_ctrl.dram: Address: 0x236bc Rank 0 Bank 1 Row 1
200376000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236bc, rank/bank/row 0 1 1
200376000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200376000
200394750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200425000: DRAM: system.mem_ctrl.dram: Address: 0x236f4 Rank 0 Bank 1 Row 1
200425000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f4, rank/bank/row 0 1 1
200425000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200425000
200443750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200474000: DRAM: system.mem_ctrl.dram: Address: 0x236f8 Rank 0 Bank 1 Row 1
200474000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f8, rank/bank/row 0 1 1
200474000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200474000
200492750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200523000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
200523000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
200523000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200523000
200541750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200572000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
200572000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
200572000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200572000
200590750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
200621000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
200621000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
200621000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200621000
200639750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200670000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
200670000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
200670000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200670000
200688750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200719000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
200719000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
200719000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200719000
200737750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200768000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
200768000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
200768000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200768000
200786750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200817000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
200817000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
200817000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200817000
200835750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200866000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
200866000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
200866000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200866000
200884750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200915000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
200915000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
200915000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200915000
200933750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
200964000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
200964000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
200964000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 200964000
200982750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201013000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
201013000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
201013000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201013000
201031750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201062000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
201062000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
201062000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201062000
201062000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 201069500, now got 0 active
201062000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
201080750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201153000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
201153000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
201153000: DRAM: system.mem_ctrl.dram: Activate at tick 201153000
201153000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 201153000, now got 1 active
201153000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201166750
201185500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201216000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
201216000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
201216000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201216000
201234750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201265000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
201265000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
201265000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201265000
201283750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201314000: DRAM: system.mem_ctrl.dram: Address: 0x77f43 Rank 1 Bank 3 Row 3
201314000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f43, rank/bank/row 1 3 3
201314000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201314000
201332750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201363000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
201363000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
201363000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201363000
201381750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201412000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
201412000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
201412000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201412000
201430750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201461000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
201461000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
201461000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201461000
201479750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201510000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
201510000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
201510000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201510000
201528750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201559000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
201559000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
201559000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201559000
201577750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201608000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
201608000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
201608000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201608000
201626750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201657000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
201657000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
201657000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201657000
201675750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201706000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
201706000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
201706000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201706000
201724750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201755000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
201755000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
201755000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201755000
201773750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201804000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
201804000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
201804000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201804000
201822750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201853000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
201853000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
201853000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201853000
201871750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
201902000: DRAM: system.mem_ctrl.dram: Address: 0x77f44 Rank 1 Bank 3 Row 3
201902000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f44, rank/bank/row 1 3 3
201902000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201902000
201920750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
201951000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
201951000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
201951000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 201951000
201969750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202000000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
202000000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
202000000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202000000
202000000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 202007500, now got 0 active
202000000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
202018750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202049000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
202049000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
202049000: DRAM: system.mem_ctrl.dram: Activate at tick 202049000
202049000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 202049000, now got 1 active
202049000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202062750
202081500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202112000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
202112000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
202112000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202112000
202130750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202161000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
202161000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
202161000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202161000
202179750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202210000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
202210000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
202210000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202210000
202228750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202259000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
202259000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
202259000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202259000
202277750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202308000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
202308000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
202308000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202308000
202326750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202357000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
202357000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
202357000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202357000
202375750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202406000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
202406000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
202406000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202406000
202424750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202442500: DRAM: 1: Refresh due
202442500: DRAM: 1: Precharging all
202442500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 202442500, now got 0 active
202442500: DRAM: 0: Refresh due
202442500: DRAM: 0: Precharging all
202442500: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 202442500, now got 0 active
202455000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
202716250: DRAM: 1: Scheduling next request after refreshing rank 1
202716250: DRAM: 0: Scheduling next request after refreshing rank 0
202716250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
202716250: DRAM: system.mem_ctrl.dram: Activate at tick 202716250
202716250: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 202716250, now got 1 active
202716250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202730000
202748750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202779000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
202779000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
202779000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202779000
202797750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202828000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
202828000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
202828000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202828000
202846750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202877000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
202877000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
202877000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202877000
202895750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202926000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
202926000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
202926000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202926000
202944750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
202975000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
202975000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
202975000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 202975000
202993750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203024000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
203024000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
203024000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203024000
203042750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203073000: DRAM: system.mem_ctrl.dram: Address: 0x236e4 Rank 0 Bank 1 Row 1
203073000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e4, rank/bank/row 0 1 1
203073000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203073000
203091750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203122000: DRAM: system.mem_ctrl.dram: Address: 0x236e8 Rank 0 Bank 1 Row 1
203122000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e8, rank/bank/row 0 1 1
203122000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203122000
203140750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203171000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
203171000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
203171000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203171000
203189750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203220000: DRAM: system.mem_ctrl.dram: Address: 0x77f48 Rank 1 Bank 3 Row 3
203220000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f48, rank/bank/row 1 3 3
203220000: DRAM: system.mem_ctrl.dram: Activate at tick 203220000
203220000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 203220000, now got 1 active
203220000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203233750
203252500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
203283000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
203283000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
203283000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203283000
203301750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203332000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
203332000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
203332000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203332000
203350750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203381000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
203381000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
203381000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203381000
203399750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203430000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
203430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
203430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203430000
203448750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203479000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
203479000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
203479000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203479000
203497750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203528000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
203528000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
203528000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203528000
203528000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 203535500, now got 0 active
203528000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
203546750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203577000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
203577000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
203577000: DRAM: system.mem_ctrl.dram: Activate at tick 203577000
203577000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 203577000, now got 1 active
203577000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203590750
203609500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203640000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
203640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
203640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203640000
203658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203689000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
203689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
203689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203689000
203707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203738000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
203738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
203738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203738000
203756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203787000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
203787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
203787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203787000
203805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203836000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
203836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
203836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203836000
203854750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203885000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
203885000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
203885000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203885000
203903750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203934000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
203934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
203934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203934000
203952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
203983000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
203983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
203983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 203983000
204001750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204032000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
204032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
204032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204032000
204050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204081000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
204081000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
204081000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204081000
204099750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204130000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
204130000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
204130000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204130000
204148750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204179000: DRAM: system.mem_ctrl.dram: Address: 0x77f48 Rank 1 Bank 3 Row 3
204179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f48, rank/bank/row 1 3 3
204179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204179000
204197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204228000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
204228000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
204228000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204228000
204246750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204277000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
204277000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
204277000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204277000
204295750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204326000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
204326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
204326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204326000
204344750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204375000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
204375000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
204375000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204375000
204375000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 204382500, now got 0 active
204375000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
204393750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204424000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
204424000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
204424000: DRAM: system.mem_ctrl.dram: Activate at tick 204424000
204424000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 204424000, now got 1 active
204424000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204437750
204456500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204487000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
204487000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
204487000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204487000
204505750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204536000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
204536000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
204536000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204536000
204554750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204585000: DRAM: system.mem_ctrl.dram: Address: 0x77f49 Rank 1 Bank 3 Row 3
204585000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f49, rank/bank/row 1 3 3
204585000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204585000
204603750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204634000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
204634000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
204634000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204634000
204652750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204683000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
204683000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
204683000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204683000
204701750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204732000: DRAM: system.mem_ctrl.dram: Address: 0x236ac Rank 0 Bank 1 Row 1
204732000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ac, rank/bank/row 0 1 1
204732000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204732000
204750750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204781000: DRAM: system.mem_ctrl.dram: Address: 0x236b0 Rank 0 Bank 1 Row 1
204781000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b0, rank/bank/row 0 1 1
204781000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204781000
204799750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204830000: DRAM: system.mem_ctrl.dram: Address: 0x236b4 Rank 0 Bank 1 Row 1
204830000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b4, rank/bank/row 0 1 1
204830000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204830000
204848750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204879000: DRAM: system.mem_ctrl.dram: Address: 0x77f4a Rank 1 Bank 3 Row 3
204879000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f4a, rank/bank/row 1 3 3
204879000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204879000
204897750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
204928000: DRAM: system.mem_ctrl.dram: Address: 0x236b8 Rank 0 Bank 1 Row 1
204928000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b8, rank/bank/row 0 1 1
204928000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204928000
204946750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
204977000: DRAM: system.mem_ctrl.dram: Address: 0x236bc Rank 0 Bank 1 Row 1
204977000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236bc, rank/bank/row 0 1 1
204977000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 204977000
204995750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205026000: DRAM: system.mem_ctrl.dram: Address: 0x236f4 Rank 0 Bank 1 Row 1
205026000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f4, rank/bank/row 0 1 1
205026000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205026000
205044750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205075000: DRAM: system.mem_ctrl.dram: Address: 0x236f8 Rank 0 Bank 1 Row 1
205075000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f8, rank/bank/row 0 1 1
205075000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205075000
205093750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205124000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
205124000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
205124000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205124000
205142750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205173000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
205173000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
205173000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205173000
205191750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205222000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
205222000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
205222000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205222000
205240750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205271000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
205271000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
205271000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205271000
205289750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205320000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
205320000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
205320000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205320000
205320000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 205327500, now got 0 active
205320000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
205338750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205369000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
205369000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
205369000: DRAM: system.mem_ctrl.dram: Activate at tick 205369000
205369000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 205369000, now got 1 active
205369000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205382750
205401500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205432000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
205432000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
205432000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205432000
205450750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205481000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
205481000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
205481000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205481000
205499750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205530000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
205530000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
205530000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205530000
205548750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205579000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
205579000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
205579000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205579000
205597750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205628000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
205628000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
205628000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205628000
205646750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205677000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
205677000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
205677000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205677000
205695750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205768000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
205768000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
205768000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205768000
205786750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205817000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
205817000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
205817000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205817000
205835750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205866000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
205866000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
205866000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205866000
205884750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
205915000: DRAM: system.mem_ctrl.dram: Address: 0x77f4b Rank 1 Bank 3 Row 3
205915000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f4b, rank/bank/row 1 3 3
205915000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205915000
205933750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
205964000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
205964000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
205964000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 205964000
205982750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206013000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
206013000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
206013000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206013000
206031750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206062000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
206062000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
206062000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206062000
206080750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206111000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
206111000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
206111000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206111000
206129750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206160000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
206160000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
206160000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206160000
206178750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206209000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
206209000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
206209000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206209000
206209000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 206216500, now got 0 active
206209000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
206227750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206258000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
206258000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
206258000: DRAM: system.mem_ctrl.dram: Activate at tick 206258000
206258000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 206258000, now got 1 active
206258000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206271750
206290500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206321000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
206321000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
206321000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206321000
206339750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206370000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
206370000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
206370000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206370000
206388750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206419000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
206419000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
206419000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206419000
206437750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206468000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
206468000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
206468000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206468000
206486750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206517000: DRAM: system.mem_ctrl.dram: Address: 0x77f4c Rank 1 Bank 3 Row 3
206517000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f4c, rank/bank/row 1 3 3
206517000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206517000
206535750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
206566000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
206566000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
206566000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206566000
206584750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206615000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
206615000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
206615000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206615000
206633750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206664000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
206664000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
206664000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206664000
206682750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206713000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
206713000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
206713000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206713000
206731750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206762000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
206762000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
206762000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206762000
206780750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206811000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
206811000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
206811000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206811000
206829750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206860000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
206860000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
206860000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206860000
206878750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206909000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
206909000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
206909000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206909000
206927750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
206958000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
206958000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
206958000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 206958000
206976750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207007000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
207007000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
207007000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207007000
207025750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207056000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
207056000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
207056000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207056000
207056000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 207063500, now got 0 active
207056000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
207074750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207105000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
207105000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
207105000: DRAM: system.mem_ctrl.dram: Activate at tick 207105000
207105000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 207105000, now got 1 active
207105000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207118750
207137500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207168000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
207168000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
207168000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207168000
207186750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207217000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
207217000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
207217000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207217000
207235750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207266000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
207266000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
207266000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207266000
207284750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207315000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
207315000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
207315000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207315000
207333750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207364000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
207364000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
207364000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207364000
207382750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207413000: DRAM: system.mem_ctrl.dram: Address: 0x236e4 Rank 0 Bank 1 Row 1
207413000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e4, rank/bank/row 0 1 1
207413000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207413000
207431750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207462000: DRAM: system.mem_ctrl.dram: Address: 0x236e8 Rank 0 Bank 1 Row 1
207462000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e8, rank/bank/row 0 1 1
207462000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207462000
207480750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207511000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
207511000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
207511000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207511000
207529750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207560000: DRAM: system.mem_ctrl.dram: Address: 0x77f50 Rank 1 Bank 3 Row 3
207560000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f50, rank/bank/row 1 3 3
207560000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207560000
207578750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
207609000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
207609000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
207609000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207609000
207627750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207658000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
207658000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
207658000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207658000
207676750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207707000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
207707000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
207707000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207707000
207725750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207756000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
207756000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
207756000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207756000
207774750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207805000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
207805000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
207805000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207805000
207823750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207854000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
207854000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
207854000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207854000
207872750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207903000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
207903000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
207903000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207903000
207903000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 207910500, now got 0 active
207903000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
207921750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
207952000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
207952000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
207952000: DRAM: system.mem_ctrl.dram: Activate at tick 207952000
207952000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 207952000, now got 1 active
207952000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 207965750
207984500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208015000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
208015000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
208015000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208015000
208033750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208064000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
208064000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
208064000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208064000
208082750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208113000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
208113000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
208113000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208113000
208131750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208162000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
208162000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
208162000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208162000
208180750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208211000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
208211000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
208211000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208211000
208229750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208260000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
208260000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
208260000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208260000
208278750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208309000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
208309000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
208309000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208309000
208327750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208358000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
208358000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
208358000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208358000
208376750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208407000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
208407000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
208407000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208407000
208425750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208456000: DRAM: system.mem_ctrl.dram: Address: 0x236e4 Rank 0 Bank 1 Row 1
208456000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e4, rank/bank/row 0 1 1
208456000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208456000
208474750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208505000: DRAM: system.mem_ctrl.dram: Address: 0x236e8 Rank 0 Bank 1 Row 1
208505000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e8, rank/bank/row 0 1 1
208505000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208505000
208523750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208554000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
208554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
208554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208554000
208572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208603000: DRAM: system.mem_ctrl.dram: Address: 0x77f54 Rank 1 Bank 3 Row 3
208603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f54, rank/bank/row 1 3 3
208603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208603000
208621750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
208652000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
208652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
208652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208652000
208670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208701000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
208701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
208701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208701000
208719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208750000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
208750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
208750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208750000
208750000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 208757500, now got 0 active
208750000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
208768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208799000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
208799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
208799000: DRAM: system.mem_ctrl.dram: Activate at tick 208799000
208799000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 208799000, now got 1 active
208799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208812750
208831500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208862000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
208862000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
208862000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208862000
208880750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208911000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
208911000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
208911000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208911000
208929750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
208960000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
208960000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
208960000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 208960000
208978750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209009000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
209009000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
209009000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209009000
209027750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209058000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
209058000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
209058000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209058000
209076750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209107000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
209107000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
209107000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209107000
209125750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209156000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
209156000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
209156000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209156000
209174750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209205000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
209205000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
209205000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209205000
209223750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209254000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
209254000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
209254000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209254000
209272750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209303000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
209303000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
209303000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209303000
209321750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209352000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
209352000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
209352000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209352000
209370750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209401000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
209401000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
209401000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209401000
209419750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209450000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
209450000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
209450000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209450000
209468750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209499000: DRAM: system.mem_ctrl.dram: Address: 0x236e4 Rank 0 Bank 1 Row 1
209499000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e4, rank/bank/row 0 1 1
209499000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209499000
209517750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209548000: DRAM: system.mem_ctrl.dram: Address: 0x236e8 Rank 0 Bank 1 Row 1
209548000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e8, rank/bank/row 0 1 1
209548000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209548000
209548000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 209555500, now got 0 active
209548000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
209566750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209597000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
209597000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
209597000: DRAM: system.mem_ctrl.dram: Activate at tick 209597000
209597000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 209597000, now got 1 active
209597000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209610750
209629500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209660000: DRAM: system.mem_ctrl.dram: Address: 0x77f58 Rank 1 Bank 3 Row 3
209660000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f58, rank/bank/row 1 3 3
209660000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209660000
209678750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
209709000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
209709000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
209709000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209709000
209727750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209758000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
209758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
209758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209758000
209776750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209807000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
209807000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
209807000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209807000
209825750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209856000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
209856000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
209856000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209856000
209874750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209905000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
209905000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
209905000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209905000
209923750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
209954000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
209954000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
209954000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 209954000
209972750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210003000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
210003000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
210003000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210003000
210021750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210052000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
210052000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
210052000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210052000
210070750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210101000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
210101000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
210101000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210101000
210119750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210150000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
210150000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
210150000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210150000
210168750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210199000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
210199000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
210199000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210199000
210217750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210228750: DRAM: 0: Refresh due
210228750: DRAM: 0: Precharging all
210228750: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 210228750, now got 0 active
210228750: DRAM: 1: Refresh due
210228750: DRAM: 1: Precharging all
210228750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 210228750, now got 0 active
210248000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
210502500: DRAM: 0: Scheduling next request after refreshing rank 0
210502500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
210502500: DRAM: system.mem_ctrl.dram: Activate at tick 210502500
210502500: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 210502500, now got 1 active
210502500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210516250
210502500: DRAM: 1: Scheduling next request after refreshing rank 1
210535000: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210565000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
210565000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
210565000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210565000
210583750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210614000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
210614000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
210614000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210614000
210632750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210663000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
210663000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
210663000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210663000
210681750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210712000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
210712000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
210712000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210712000
210730750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210761000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
210761000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
210761000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210761000
210779750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210810000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
210810000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
210810000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210810000
210828750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210859000: DRAM: system.mem_ctrl.dram: Address: 0x77f58 Rank 1 Bank 3 Row 3
210859000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f58, rank/bank/row 1 3 3
210859000: DRAM: system.mem_ctrl.dram: Activate at tick 210859000
210859000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 210859000, now got 1 active
210859000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210872750
210891500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
210922000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
210922000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
210922000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210922000
210940750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
210971000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
210971000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
210971000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 210971000
210989750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211020000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
211020000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
211020000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211020000
211038750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211069000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
211069000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
211069000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211069000
211087750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211118000: DRAM: system.mem_ctrl.dram: Address: 0x236ec Rank 0 Bank 1 Row 1
211118000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ec, rank/bank/row 0 1 1
211118000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211118000
211136750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211167000: DRAM: system.mem_ctrl.dram: Address: 0x236f0 Rank 0 Bank 1 Row 1
211167000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f0, rank/bank/row 0 1 1
211167000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211167000
211185750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211216000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
211216000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
211216000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211216000
211234750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211265000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
211265000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
211265000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211265000
211283750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
211314000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
211314000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
211314000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211314000
211332750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211363000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
211363000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
211363000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211363000
211363000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 211370500, now got 0 active
211363000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
211381750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211412000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
211412000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
211412000: DRAM: system.mem_ctrl.dram: Activate at tick 211412000
211412000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 211412000, now got 1 active
211412000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211425750
211444500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211475000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
211475000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
211475000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211475000
211493750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211524000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
211524000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
211524000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211524000
211542750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211573000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
211573000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
211573000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211573000
211591750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211622000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
211622000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
211622000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211622000
211640750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211671000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
211671000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
211671000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211671000
211689750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211720000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
211720000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
211720000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211720000
211738750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211769000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
211769000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
211769000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211769000
211787750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211860000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
211860000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
211860000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211860000
211878750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211909000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
211909000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
211909000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211909000
211927750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
211958000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
211958000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
211958000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 211958000
211976750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212007000: DRAM: system.mem_ctrl.dram: Address: 0x77f59 Rank 1 Bank 3 Row 3
212007000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f59, rank/bank/row 1 3 3
212007000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212007000
212025750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212056000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
212056000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
212056000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212056000
212074750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212105000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
212105000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
212105000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212105000
212123750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212154000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
212154000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
212154000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212154000
212172750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212203000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
212203000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
212203000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212203000
212221750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212252000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
212252000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
212252000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212252000
212252000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 212259500, now got 0 active
212252000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
212270750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212301000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
212301000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
212301000: DRAM: system.mem_ctrl.dram: Activate at tick 212301000
212301000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 212301000, now got 1 active
212301000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212314750
212333500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212364000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
212364000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
212364000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212364000
212382750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212413000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
212413000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
212413000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212413000
212431750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212462000: DRAM: system.mem_ctrl.dram: Address: 0x77f5a Rank 1 Bank 3 Row 3
212462000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f5a, rank/bank/row 1 3 3
212462000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212462000
212480750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212511000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
212511000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
212511000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212511000
212529750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212560000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
212560000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
212560000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212560000
212578750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212609000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
212609000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
212609000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212609000
212627750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212658000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
212658000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
212658000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212658000
212676750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212707000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
212707000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
212707000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212707000
212725750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212756000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
212756000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
212756000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212756000
212774750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212805000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
212805000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
212805000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212805000
212823750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212854000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
212854000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
212854000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212854000
212872750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
212903000: DRAM: system.mem_ctrl.dram: Address: 0x77f5b Rank 1 Bank 3 Row 3
212903000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f5b, rank/bank/row 1 3 3
212903000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212903000
212921750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
212952000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
212952000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
212952000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 212952000
212970750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213001000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
213001000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
213001000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213001000
213019750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213050000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
213050000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
213050000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213050000
213068750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213099000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
213099000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
213099000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213099000
213117750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213148000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
213148000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
213148000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213148000
213148000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 213155500, now got 0 active
213148000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
213166750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213197000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
213197000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
213197000: DRAM: system.mem_ctrl.dram: Activate at tick 213197000
213197000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 213197000, now got 1 active
213197000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213210750
213229500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213260000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
213260000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
213260000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213260000
213278750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213309000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
213309000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
213309000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213309000
213327750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213358000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
213358000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
213358000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213358000
213376750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213407000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
213407000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
213407000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213407000
213425750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213456000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
213456000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
213456000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213456000
213474750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213505000: DRAM: system.mem_ctrl.dram: Address: 0x77f5c Rank 1 Bank 3 Row 3
213505000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f5c, rank/bank/row 1 3 3
213505000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213505000
213523750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
213554000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
213554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
213554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213554000
213572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213603000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
213603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
213603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213603000
213621750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213652000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
213652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
213652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213652000
213670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213701000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
213701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
213701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213701000
213719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213750000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
213750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
213750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213750000
213768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213799000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
213799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
213799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213799000
213817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213848000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
213848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
213848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213848000
213866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213897000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
213897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
213897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213897000
213915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213946000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
213946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
213946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213946000
213964750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
213995000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
213995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
213995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 213995000
213995000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 214002500, now got 0 active
213995000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
214013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214044000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
214044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
214044000: DRAM: system.mem_ctrl.dram: Activate at tick 214044000
214044000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 214044000, now got 1 active
214044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214057750
214076500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214107000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
214107000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
214107000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214107000
214125750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214156000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
214156000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
214156000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214156000
214174750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214205000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
214205000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
214205000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214205000
214223750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214254000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
214254000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
214254000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214254000
214272750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214303000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
214303000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
214303000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214303000
214321750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214352000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
214352000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
214352000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214352000
214370750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214401000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
214401000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
214401000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214401000
214419750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214450000: DRAM: system.mem_ctrl.dram: Address: 0x77f5c Rank 1 Bank 3 Row 3
214450000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f5c, rank/bank/row 1 3 3
214450000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214450000
214468750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214499000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
214499000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
214499000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214499000
214517750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214548000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
214548000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
214548000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214548000
214566750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214597000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
214597000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
214597000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214597000
214615750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214646000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
214646000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
214646000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214646000
214664750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214695000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
214695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
214695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214695000
214713750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214744000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
214744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
214744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214744000
214762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214793000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
214793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
214793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214793000
214811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214842000: DRAM: system.mem_ctrl.dram: Address: 0x77f5d Rank 1 Bank 3 Row 3
214842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f5d, rank/bank/row 1 3 3
214842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214842000
214860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
214891000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
214891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
214891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214891000
214891000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 214898500, now got 0 active
214891000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
214909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
214940000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
214940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
214940000: DRAM: system.mem_ctrl.dram: Activate at tick 214940000
214940000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 214940000, now got 1 active
214940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 214953750
214972500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215003000: DRAM: system.mem_ctrl.dram: Address: 0x236ac Rank 0 Bank 1 Row 1
215003000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ac, rank/bank/row 0 1 1
215003000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215003000
215021750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215052000: DRAM: system.mem_ctrl.dram: Address: 0x236b0 Rank 0 Bank 1 Row 1
215052000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b0, rank/bank/row 0 1 1
215052000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215052000
215070750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215101000: DRAM: system.mem_ctrl.dram: Address: 0x236b4 Rank 0 Bank 1 Row 1
215101000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b4, rank/bank/row 0 1 1
215101000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215101000
215119750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215150000: DRAM: system.mem_ctrl.dram: Address: 0x77f5e Rank 1 Bank 3 Row 3
215150000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f5e, rank/bank/row 1 3 3
215150000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215150000
215168750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215199000: DRAM: system.mem_ctrl.dram: Address: 0x236b8 Rank 0 Bank 1 Row 1
215199000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b8, rank/bank/row 0 1 1
215199000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215199000
215217750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215248000: DRAM: system.mem_ctrl.dram: Address: 0x236bc Rank 0 Bank 1 Row 1
215248000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236bc, rank/bank/row 0 1 1
215248000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215248000
215266750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215297000: DRAM: system.mem_ctrl.dram: Address: 0x236f4 Rank 0 Bank 1 Row 1
215297000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f4, rank/bank/row 0 1 1
215297000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215297000
215315750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215346000: DRAM: system.mem_ctrl.dram: Address: 0x236f8 Rank 0 Bank 1 Row 1
215346000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f8, rank/bank/row 0 1 1
215346000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215346000
215364750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215395000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
215395000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
215395000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215395000
215413750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215444000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
215444000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
215444000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215444000
215462750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
215493000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
215493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
215493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215493000
215511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215542000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
215542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
215542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215542000
215560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215591000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
215591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
215591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215591000
215609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215640000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
215640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
215640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215640000
215658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215689000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
215689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
215689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215689000
215707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215738000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
215738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
215738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215738000
215756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215787000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
215787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
215787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215787000
215787000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 215794500, now got 0 active
215787000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
215805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215836000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
215836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
215836000: DRAM: system.mem_ctrl.dram: Activate at tick 215836000
215836000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 215836000, now got 1 active
215836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215849750
215868500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215899000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
215899000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
215899000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215899000
215917750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
215948000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
215948000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
215948000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 215948000
215966750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216039000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
216039000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
216039000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216039000
216057750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216088000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
216088000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
216088000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216088000
216106750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216137000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
216137000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
216137000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216137000
216155750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216186000: DRAM: system.mem_ctrl.dram: Address: 0x77f5f Rank 1 Bank 3 Row 3
216186000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f5f, rank/bank/row 1 3 3
216186000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216186000
216204750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216235000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
216235000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
216235000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216235000
216253750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216284000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
216284000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
216284000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216284000
216302750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216333000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
216333000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
216333000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216333000
216351750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216382000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
216382000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
216382000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216382000
216400750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216431000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
216431000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
216431000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216431000
216449750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216480000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
216480000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
216480000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216480000
216498750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216529000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
216529000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
216529000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216529000
216547750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216578000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
216578000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
216578000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216578000
216596750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216627000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
216627000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
216627000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216627000
216645750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216676000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
216676000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
216676000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216676000
216676000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 216683500, now got 0 active
216676000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
216694750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216725000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
216725000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
216725000: DRAM: system.mem_ctrl.dram: Activate at tick 216725000
216725000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 216725000, now got 1 active
216725000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216738750
216757500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216788000: DRAM: system.mem_ctrl.dram: Address: 0x77f60 Rank 1 Bank 3 Row 3
216788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f60, rank/bank/row 1 3 3
216788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216788000
216806750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
216837000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
216837000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
216837000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216837000
216855750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216886000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
216886000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
216886000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216886000
216904750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216935000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
216935000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
216935000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216935000
216953750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
216984000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
216984000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
216984000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 216984000
217002750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217033000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
217033000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
217033000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217033000
217051750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217082000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
217082000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
217082000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217082000
217100750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217131000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
217131000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
217131000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217131000
217149750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217180000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
217180000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
217180000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217180000
217198750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217229000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
217229000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
217229000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217229000
217247750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217278000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
217278000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
217278000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217278000
217296750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217327000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
217327000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
217327000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217327000
217345750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217376000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
217376000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
217376000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217376000
217394750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217425000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
217425000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
217425000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217425000
217443750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217474000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
217474000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
217474000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217474000
217492750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217523000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
217523000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
217523000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217523000
217523000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 217530500, now got 0 active
217523000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
217541750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217572000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
217572000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
217572000: DRAM: system.mem_ctrl.dram: Activate at tick 217572000
217572000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 217572000, now got 1 active
217572000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217585750
217604500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217635000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
217635000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
217635000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217635000
217653750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217684000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
217684000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
217684000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217684000
217702750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217733000: DRAM: system.mem_ctrl.dram: Address: 0x77f60 Rank 1 Bank 3 Row 3
217733000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f60, rank/bank/row 1 3 3
217733000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217733000
217751750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
217782000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
217782000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
217782000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217782000
217800750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217831000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
217831000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
217831000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217831000
217849750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217880000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
217880000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
217880000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217880000
217898750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217929000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
217929000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
217929000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217929000
217947750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
217978000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
217978000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
217978000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 217978000
217996750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218015000: DRAM: 1: Refresh due
218015000: DRAM: 1: Precharging all
218015000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 218015000, now got 0 active
218015000: DRAM: 0: Refresh due
218015000: DRAM: 0: Precharging all
218015000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 218015000, now got 0 active
218027000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
218288750: DRAM: 1: Scheduling next request after refreshing rank 1
218288750: DRAM: 0: Scheduling next request after refreshing rank 0
218288750: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
218288750: DRAM: system.mem_ctrl.dram: Activate at tick 218288750
218288750: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 218288750, now got 1 active
218288750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218302500
218321250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218352000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
218352000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
218352000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218352000
218370750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218401000: DRAM: system.mem_ctrl.dram: Address: 0x77f61 Rank 1 Bank 3 Row 3
218401000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f61, rank/bank/row 1 3 3
218401000: DRAM: system.mem_ctrl.dram: Activate at tick 218401000
218401000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 218401000, now got 1 active
218401000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218414750
218433500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218464000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
218464000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
218464000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218464000
218482750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218513000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
218513000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
218513000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218513000
218531750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218562000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
218562000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
218562000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218562000
218580750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218611000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
218611000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
218611000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218611000
218629750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
218660000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
218660000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
218660000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218660000
218678750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218709000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
218709000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
218709000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218709000
218727750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218758000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
218758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
218758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218758000
218776750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218807000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
218807000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
218807000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218807000
218825750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218856000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
218856000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
218856000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218856000
218874750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218905000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
218905000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
218905000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218905000
218923750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
218954000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
218954000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
218954000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 218954000
218972750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219003000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
219003000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
219003000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219003000
219021750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219052000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
219052000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
219052000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219052000
219070750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219101000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
219101000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
219101000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219101000
219119750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219192000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
219192000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
219192000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219192000
219192000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 219199500, now got 0 active
219192000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
219210750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219241000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
219241000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
219241000: DRAM: system.mem_ctrl.dram: Activate at tick 219241000
219241000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 219241000, now got 1 active
219241000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219254750
219273500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219304000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
219304000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
219304000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219304000
219322750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219353000: DRAM: system.mem_ctrl.dram: Address: 0x77f62 Rank 1 Bank 3 Row 3
219353000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f62, rank/bank/row 1 3 3
219353000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219353000
219371750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219402000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
219402000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
219402000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219402000
219420750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219451000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
219451000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
219451000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219451000
219469750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219500000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
219500000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
219500000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219500000
219518750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219549000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
219549000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
219549000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219549000
219567750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219598000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
219598000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
219598000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219598000
219616750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219647000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
219647000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
219647000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219647000
219665750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219696000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
219696000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
219696000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219696000
219714750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219745000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
219745000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
219745000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219745000
219763750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219794000: DRAM: system.mem_ctrl.dram: Address: 0x77f63 Rank 1 Bank 3 Row 3
219794000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f63, rank/bank/row 1 3 3
219794000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219794000
219812750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
219843000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
219843000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
219843000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219843000
219861750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219892000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
219892000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
219892000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219892000
219910750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219941000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
219941000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
219941000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219941000
219959750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
219990000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
219990000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
219990000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 219990000
220008750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220039000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
220039000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
220039000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220039000
220057750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220088000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
220088000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
220088000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220088000
220088000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 220095500, now got 0 active
220088000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
220106750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220137000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
220137000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
220137000: DRAM: system.mem_ctrl.dram: Activate at tick 220137000
220137000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 220137000, now got 1 active
220137000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220150750
220169500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220200000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
220200000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
220200000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220200000
220218750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220249000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
220249000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
220249000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220249000
220267750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220298000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
220298000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
220298000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220298000
220316750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220347000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
220347000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
220347000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220347000
220365750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220396000: DRAM: system.mem_ctrl.dram: Address: 0x77f64 Rank 1 Bank 3 Row 3
220396000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f64, rank/bank/row 1 3 3
220396000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220396000
220414750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
220445000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
220445000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
220445000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220445000
220463750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220494000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
220494000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
220494000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220494000
220512750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220543000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
220543000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
220543000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220543000
220561750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220592000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
220592000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
220592000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220592000
220610750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220641000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
220641000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
220641000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220641000
220659750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220690000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
220690000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
220690000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220690000
220708750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220739000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
220739000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
220739000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220739000
220757750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220788000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
220788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
220788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220788000
220806750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220837000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
220837000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
220837000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220837000
220855750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220886000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
220886000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
220886000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220886000
220904750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220935000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
220935000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
220935000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220935000
220935000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 220942500, now got 0 active
220935000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
220953750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
220984000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
220984000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
220984000: DRAM: system.mem_ctrl.dram: Activate at tick 220984000
220984000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 220984000, now got 1 active
220984000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 220997750
221016500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221047000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
221047000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
221047000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221047000
221065750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221096000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
221096000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
221096000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221096000
221114750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221145000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
221145000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
221145000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221145000
221163750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221194000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
221194000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
221194000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221194000
221212750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221243000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
221243000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
221243000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221243000
221261750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221292000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
221292000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
221292000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221292000
221310750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221341000: DRAM: system.mem_ctrl.dram: Address: 0x77f64 Rank 1 Bank 3 Row 3
221341000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f64, rank/bank/row 1 3 3
221341000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221341000
221359750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221390000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
221390000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
221390000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221390000
221408750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221439000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
221439000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
221439000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221439000
221457750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221488000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
221488000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
221488000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221488000
221506750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221537000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
221537000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
221537000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221537000
221555750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221586000: DRAM: system.mem_ctrl.dram: Address: 0x236ec Rank 0 Bank 1 Row 1
221586000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ec, rank/bank/row 0 1 1
221586000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221586000
221604750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221635000: DRAM: system.mem_ctrl.dram: Address: 0x236f0 Rank 0 Bank 1 Row 1
221635000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f0, rank/bank/row 0 1 1
221635000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221635000
221653750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221684000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
221684000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
221684000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221684000
221702750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221733000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
221733000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
221733000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221733000
221751750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
221782000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
221782000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
221782000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221782000
221800750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221831000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
221831000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
221831000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221831000
221831000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 221838500, now got 0 active
221831000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
221849750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221880000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
221880000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
221880000: DRAM: system.mem_ctrl.dram: Activate at tick 221880000
221880000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 221880000, now got 1 active
221880000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221893750
221912500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221943000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
221943000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
221943000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221943000
221961750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
221992000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
221992000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
221992000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 221992000
222010750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222041000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
222041000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
222041000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222041000
222059750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222090000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
222090000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
222090000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222090000
222108750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222139000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
222139000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
222139000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222139000
222157750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222188000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
222188000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
222188000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222188000
222206750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222237000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
222237000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
222237000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222237000
222255750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222328000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
222328000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
222328000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222328000
222346750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222377000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
222377000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
222377000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222377000
222395750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222426000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
222426000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
222426000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222426000
222444750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222475000: DRAM: system.mem_ctrl.dram: Address: 0x77f65 Rank 1 Bank 3 Row 3
222475000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f65, rank/bank/row 1 3 3
222475000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222475000
222493750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222524000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
222524000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
222524000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222524000
222542750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222573000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
222573000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
222573000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222573000
222591750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222622000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
222622000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
222622000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222622000
222640750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222671000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
222671000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
222671000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222671000
222689750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222720000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
222720000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
222720000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222720000
222720000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 222727500, now got 0 active
222720000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
222738750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222769000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
222769000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
222769000: DRAM: system.mem_ctrl.dram: Activate at tick 222769000
222769000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 222769000, now got 1 active
222769000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222782750
222801500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222832000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
222832000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
222832000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222832000
222850750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222881000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
222881000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
222881000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222881000
222899750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
222930000: DRAM: system.mem_ctrl.dram: Address: 0x77f66 Rank 1 Bank 3 Row 3
222930000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f66, rank/bank/row 1 3 3
222930000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222930000
222948750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
222979000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
222979000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
222979000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 222979000
222997750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223028000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
223028000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
223028000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223028000
223046750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223077000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
223077000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
223077000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223077000
223095750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223126000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
223126000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
223126000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223126000
223144750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223175000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
223175000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
223175000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223175000
223193750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223224000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
223224000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
223224000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223224000
223242750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223273000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
223273000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
223273000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223273000
223291750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223322000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
223322000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
223322000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223322000
223340750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223371000: DRAM: system.mem_ctrl.dram: Address: 0x77f67 Rank 1 Bank 3 Row 3
223371000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f67, rank/bank/row 1 3 3
223371000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223371000
223389750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223420000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
223420000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
223420000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223420000
223438750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223469000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
223469000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
223469000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223469000
223487750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223518000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
223518000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
223518000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223518000
223536750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223567000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
223567000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
223567000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223567000
223585750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
223616000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
223616000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
223616000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223616000
223634750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223665000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
223665000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
223665000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223665000
223665000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 223672500, now got 0 active
223665000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
223683750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223714000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
223714000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
223714000: DRAM: system.mem_ctrl.dram: Activate at tick 223714000
223714000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 223714000, now got 1 active
223714000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223727750
223746500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223777000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
223777000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
223777000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223777000
223795750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223826000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
223826000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
223826000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223826000
223844750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223875000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
223875000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
223875000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223875000
223893750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223924000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
223924000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
223924000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223924000
223942750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
223973000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
223973000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
223973000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 223973000
223991750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224022000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
224022000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
224022000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224022000
224040750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224071000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
224071000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
224071000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224071000
224089750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224162000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
224162000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
224162000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224162000
224180750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224211000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
224211000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
224211000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224211000
224229750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224260000: DRAM: system.mem_ctrl.dram: Address: 0x2360c Rank 0 Bank 1 Row 1
224260000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2360c, rank/bank/row 0 1 1
224260000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224260000
224278750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224309000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
224309000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
224309000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224309000
224327750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224358000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
224358000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
224358000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224358000
224376750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224407000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
224407000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
224407000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224407000
224425750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224456000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
224456000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
224456000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224456000
224474750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224505000: DRAM: system.mem_ctrl.dram: Address: 0x77f68 Rank 1 Bank 3 Row 3
224505000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f68, rank/bank/row 1 3 3
224505000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224505000
224523750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
224554000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
224554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
224554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224554000
224554000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 224561500, now got 0 active
224554000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
224572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224603000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
224603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
224603000: DRAM: system.mem_ctrl.dram: Activate at tick 224603000
224603000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 224603000, now got 1 active
224603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224616750
224635500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224666000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
224666000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
224666000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224666000
224684750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224715000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
224715000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
224715000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224715000
224733750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224764000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
224764000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
224764000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224764000
224782750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224813000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
224813000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
224813000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224813000
224831750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224862000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
224862000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
224862000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224862000
224880750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224911000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
224911000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
224911000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224911000
224929750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
224960000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
224960000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
224960000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 224960000
224978750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225009000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
225009000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
225009000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225009000
225027750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225058000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
225058000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
225058000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225058000
225076750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225107000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
225107000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
225107000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225107000
225125750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225156000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
225156000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
225156000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225156000
225174750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225205000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
225205000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
225205000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225205000
225223750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225254000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
225254000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
225254000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225254000
225272750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225303000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
225303000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
225303000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225303000
225321750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225352000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
225352000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
225352000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225352000
225352000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 225359500, now got 0 active
225352000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
225370750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225401000: DRAM: system.mem_ctrl.dram: Address: 0x236e4 Rank 0 Bank 1 Row 1
225401000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e4, rank/bank/row 0 1 1
225401000: DRAM: system.mem_ctrl.dram: Activate at tick 225401000
225401000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 225401000, now got 1 active
225401000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225414750
225433500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225464000: DRAM: system.mem_ctrl.dram: Address: 0x236e8 Rank 0 Bank 1 Row 1
225464000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e8, rank/bank/row 0 1 1
225464000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225464000
225482750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225513000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
225513000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
225513000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225513000
225531750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225562000: DRAM: system.mem_ctrl.dram: Address: 0x77f6c Rank 1 Bank 3 Row 3
225562000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f6c, rank/bank/row 1 3 3
225562000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225562000
225580750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
225611000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
225611000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
225611000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225611000
225629750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225660000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
225660000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
225660000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225660000
225678750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225709000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
225709000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
225709000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225709000
225727750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225758000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
225758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
225758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 225758000
225776750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
225801250: DRAM: 0: Refresh due
225801250: DRAM: 0: Precharging all
225801250: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 225801250, now got 0 active
225801250: DRAM: 1: Refresh due
225801250: DRAM: 1: Precharging all
225801250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 225801250, now got 0 active
225807000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
226075000: DRAM: 0: Scheduling next request after refreshing rank 0
226075000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
226075000: DRAM: system.mem_ctrl.dram: Activate at tick 226075000
226075000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 226075000, now got 1 active
226075000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226088750
226075000: DRAM: 1: Scheduling next request after refreshing rank 1
226107500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226138000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
226138000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
226138000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226138000
226156750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226187000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
226187000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
226187000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226187000
226205750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226236000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
226236000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
226236000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226236000
226254750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226285000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
226285000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
226285000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226285000
226303750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226334000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
226334000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
226334000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226334000
226352750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226383000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
226383000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
226383000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226383000
226401750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226432000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
226432000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
226432000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226432000
226450750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226481000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
226481000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
226481000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226481000
226499750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226530000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
226530000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
226530000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226530000
226548750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226579000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
226579000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
226579000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226579000
226597750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226628000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
226628000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
226628000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226628000
226646750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226677000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
226677000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
226677000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226677000
226695750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226726000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
226726000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
226726000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226726000
226744750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226775000: DRAM: system.mem_ctrl.dram: Address: 0x77f6c Rank 1 Bank 3 Row 3
226775000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f6c, rank/bank/row 1 3 3
226775000: DRAM: system.mem_ctrl.dram: Activate at tick 226775000
226775000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 226775000, now got 1 active
226775000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226788750
226807500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
226838000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
226838000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
226838000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226838000
226856750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226887000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
226887000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
226887000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226887000
226887000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 226894500, now got 0 active
226887000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
226905750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226936000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
226936000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
226936000: DRAM: system.mem_ctrl.dram: Activate at tick 226936000
226936000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 226936000, now got 1 active
226936000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226949750
226968500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
226999000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
226999000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
226999000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 226999000
227017750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227048000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
227048000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
227048000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227048000
227066750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227097000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
227097000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
227097000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227097000
227115750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227146000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
227146000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
227146000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227146000
227164750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227195000: DRAM: system.mem_ctrl.dram: Address: 0x77f6d Rank 1 Bank 3 Row 3
227195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f6d, rank/bank/row 1 3 3
227195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227195000
227213750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227244000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
227244000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
227244000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227244000
227262750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227293000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
227293000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
227293000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227293000
227311750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227342000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
227342000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
227342000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227342000
227360750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227391000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
227391000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
227391000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227391000
227409750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
227440000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
227440000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
227440000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227440000
227458750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227489000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
227489000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
227489000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227489000
227507750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227538000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
227538000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
227538000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227538000
227556750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227587000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
227587000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
227587000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227587000
227605750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227636000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
227636000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
227636000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227636000
227654750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227685000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
227685000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
227685000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227685000
227703750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227734000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
227734000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
227734000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227734000
227752750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227783000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
227783000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
227783000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227783000
227783000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 227790500, now got 0 active
227783000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
227801750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227832000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
227832000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
227832000: DRAM: system.mem_ctrl.dram: Activate at tick 227832000
227832000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 227832000, now got 1 active
227832000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227845750
227864500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227895000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
227895000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
227895000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227895000
227913750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
227986000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
227986000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
227986000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 227986000
228004750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228035000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
228035000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
228035000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228035000
228053750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228084000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
228084000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
228084000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228084000
228102750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228133000: DRAM: system.mem_ctrl.dram: Address: 0x77f6e Rank 1 Bank 3 Row 3
228133000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f6e, rank/bank/row 1 3 3
228133000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228133000
228151750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228182000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
228182000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
228182000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228182000
228200750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228231000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
228231000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
228231000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228231000
228249750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228280000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
228280000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
228280000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228280000
228298750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228329000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
228329000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
228329000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228329000
228347750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228378000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
228378000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
228378000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228378000
228396750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228427000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
228427000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
228427000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228427000
228445750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228476000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
228476000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
228476000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228476000
228494750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228525000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
228525000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
228525000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228525000
228543750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228574000: DRAM: system.mem_ctrl.dram: Address: 0x77f6f Rank 1 Bank 3 Row 3
228574000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f6f, rank/bank/row 1 3 3
228574000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228574000
228592750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
228623000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
228623000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
228623000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228623000
228641750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228672000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
228672000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
228672000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228672000
228690750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228721000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
228721000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
228721000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228721000
228721000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 228728500, now got 0 active
228721000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
228739750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228770000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
228770000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
228770000: DRAM: system.mem_ctrl.dram: Activate at tick 228770000
228770000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 228770000, now got 1 active
228770000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228783750
228802500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228833000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
228833000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
228833000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228833000
228851750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228882000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
228882000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
228882000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228882000
228900750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228931000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
228931000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
228931000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228931000
228949750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
228980000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
228980000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
228980000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 228980000
228998750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229029000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
229029000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
229029000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229029000
229047750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229078000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
229078000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
229078000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229078000
229096750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229127000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
229127000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
229127000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229127000
229145750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229176000: DRAM: system.mem_ctrl.dram: Address: 0x77f70 Rank 1 Bank 3 Row 3
229176000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f70, rank/bank/row 1 3 3
229176000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229176000
229194750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
229225000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
229225000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
229225000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229225000
229243750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229274000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
229274000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
229274000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229274000
229292750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229323000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
229323000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
229323000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229323000
229341750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229372000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
229372000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
229372000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229372000
229390750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229421000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
229421000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
229421000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229421000
229439750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229470000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
229470000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
229470000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229470000
229488750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229519000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
229519000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
229519000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229519000
229537750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229568000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
229568000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
229568000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229568000
229568000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 229575500, now got 0 active
229568000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
229586750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229617000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
229617000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
229617000: DRAM: system.mem_ctrl.dram: Activate at tick 229617000
229617000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 229617000, now got 1 active
229617000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229630750
229649500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229680000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
229680000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
229680000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229680000
229698750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229729000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
229729000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
229729000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229729000
229747750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229778000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
229778000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
229778000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229778000
229796750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229827000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
229827000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
229827000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229827000
229845750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229876000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
229876000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
229876000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229876000
229894750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229925000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
229925000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
229925000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229925000
229943750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
229974000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
229974000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
229974000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 229974000
229992750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230023000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
230023000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
230023000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230023000
230041750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230072000: DRAM: system.mem_ctrl.dram: Address: 0x236e4 Rank 0 Bank 1 Row 1
230072000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e4, rank/bank/row 0 1 1
230072000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230072000
230090750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230121000: DRAM: system.mem_ctrl.dram: Address: 0x236e8 Rank 0 Bank 1 Row 1
230121000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e8, rank/bank/row 0 1 1
230121000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230121000
230139750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230170000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
230170000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
230170000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230170000
230188750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230219000: DRAM: system.mem_ctrl.dram: Address: 0x77f74 Rank 1 Bank 3 Row 3
230219000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f74, rank/bank/row 1 3 3
230219000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230219000
230237750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
230268000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
230268000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
230268000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230268000
230286750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230317000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
230317000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
230317000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230317000
230335750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230366000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
230366000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
230366000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230366000
230384750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230415000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
230415000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
230415000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230415000
230415000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 230422500, now got 0 active
230415000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
230433750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230464000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
230464000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
230464000: DRAM: system.mem_ctrl.dram: Activate at tick 230464000
230464000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 230464000, now got 1 active
230464000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230477750
230496500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230527000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
230527000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
230527000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230527000
230545750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230576000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
230576000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
230576000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230576000
230594750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230625000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
230625000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
230625000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230625000
230643750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230674000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
230674000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
230674000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230674000
230692750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230723000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
230723000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
230723000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230723000
230741750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230772000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
230772000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
230772000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230772000
230790750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230821000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
230821000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
230821000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230821000
230839750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230870000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
230870000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
230870000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230870000
230888750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230919000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
230919000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
230919000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230919000
230937750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
230968000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
230968000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
230968000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 230968000
230986750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231017000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
231017000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
231017000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231017000
231035750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231066000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
231066000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
231066000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231066000
231084750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231115000: DRAM: system.mem_ctrl.dram: Address: 0x236e4 Rank 0 Bank 1 Row 1
231115000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e4, rank/bank/row 0 1 1
231115000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231115000
231133750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231164000: DRAM: system.mem_ctrl.dram: Address: 0x236e8 Rank 0 Bank 1 Row 1
231164000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e8, rank/bank/row 0 1 1
231164000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231164000
231182750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231213000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
231213000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
231213000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231213000
231213000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 231220500, now got 0 active
231213000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
231231750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231262000: DRAM: system.mem_ctrl.dram: Address: 0x77f78 Rank 1 Bank 3 Row 3
231262000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f78, rank/bank/row 1 3 3
231262000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231262000
231280750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
231311000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
231311000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
231311000: DRAM: system.mem_ctrl.dram: Activate at tick 231311000
231311000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 231311000, now got 1 active
231311000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231324750
231343500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231374000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
231374000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
231374000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231374000
231392750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231423000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
231423000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
231423000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231423000
231441750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231472000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
231472000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
231472000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231472000
231490750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231521000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
231521000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
231521000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231521000
231539750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231570000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
231570000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
231570000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231570000
231588750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231619000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
231619000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
231619000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231619000
231637750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231668000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
231668000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
231668000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231668000
231686750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231717000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
231717000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
231717000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231717000
231735750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231766000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
231766000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
231766000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231766000
231784750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231815000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
231815000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
231815000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231815000
231833750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231864000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
231864000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
231864000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231864000
231882750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231913000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
231913000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
231913000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231913000
231931750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
231962000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
231962000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
231962000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 231962000
231980750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232011000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
232011000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
232011000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232011000
232029750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232060000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
232060000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
232060000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232060000
232060000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 232067500, now got 0 active
232060000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
232078750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232109000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
232109000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
232109000: DRAM: system.mem_ctrl.dram: Activate at tick 232109000
232109000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 232109000, now got 1 active
232109000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232122750
232141500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232172000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
232172000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
232172000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232172000
232190750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232221000: DRAM: system.mem_ctrl.dram: Address: 0x77f78 Rank 1 Bank 3 Row 3
232221000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f78, rank/bank/row 1 3 3
232221000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232221000
232239750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232270000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
232270000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
232270000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232270000
232288750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232319000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
232319000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
232319000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232319000
232337750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232368000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
232368000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
232368000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232368000
232386750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232417000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
232417000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
232417000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232417000
232435750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232466000: DRAM: system.mem_ctrl.dram: Address: 0x236ec Rank 0 Bank 1 Row 1
232466000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ec, rank/bank/row 0 1 1
232466000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232466000
232484750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232515000: DRAM: system.mem_ctrl.dram: Address: 0x236f0 Rank 0 Bank 1 Row 1
232515000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f0, rank/bank/row 0 1 1
232515000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232515000
232533750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232564000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
232564000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
232564000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232564000
232582750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232613000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
232613000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
232613000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232613000
232631750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
232662000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
232662000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
232662000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232662000
232680750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232711000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
232711000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
232711000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232711000
232729750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232760000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
232760000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
232760000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232760000
232778750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232809000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
232809000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
232809000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232809000
232827750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232858000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
232858000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
232858000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232858000
232876750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232907000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
232907000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
232907000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232907000
232925750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
232956000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
232956000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
232956000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 232956000
232956000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 232963500, now got 0 active
232956000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
232974750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233005000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
233005000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
233005000: DRAM: system.mem_ctrl.dram: Activate at tick 233005000
233005000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 233005000, now got 1 active
233005000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233018750
233037500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233068000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
233068000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
233068000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233068000
233086750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233117000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
233117000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
233117000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233117000
233135750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233208000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
233208000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
233208000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233208000
233226750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233257000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
233257000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
233257000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233257000
233275750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233306000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
233306000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
233306000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233306000
233324750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233355000: DRAM: system.mem_ctrl.dram: Address: 0x77f79 Rank 1 Bank 3 Row 3
233355000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f79, rank/bank/row 1 3 3
233355000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233355000
233373750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
233404000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
233404000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
233404000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233404000
233422750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233453000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
233453000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
233453000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233453000
233471750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233502000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
233502000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
233502000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233502000
233520750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233551000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
233551000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
233551000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233551000
233569750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233587500: DRAM: 1: Refresh due
233587500: DRAM: 1: Precharging all
233587500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 233587500, now got 0 active
233587500: DRAM: 0: Refresh due
233587500: DRAM: 0: Precharging all
233587500: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 233587500, now got 0 active
233600000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
233861250: DRAM: 1: Scheduling next request after refreshing rank 1
233861250: DRAM: 0: Scheduling next request after refreshing rank 0
233861250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
233861250: DRAM: system.mem_ctrl.dram: Activate at tick 233861250
233861250: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 233861250, now got 1 active
233861250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233875000
233893750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233924000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
233924000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
233924000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233924000
233942750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
233973000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
233973000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
233973000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 233973000
233991750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234022000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
234022000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
234022000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234022000
234040750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234071000: DRAM: system.mem_ctrl.dram: Address: 0x77f7a Rank 1 Bank 3 Row 3
234071000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f7a, rank/bank/row 1 3 3
234071000: DRAM: system.mem_ctrl.dram: Activate at tick 234071000
234071000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 234071000, now got 1 active
234071000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234084750
234103500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234134000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
234134000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
234134000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234134000
234152750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234183000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
234183000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
234183000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234183000
234201750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234232000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
234232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
234232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234232000
234250750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234281000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
234281000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
234281000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234281000
234299750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234330000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
234330000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
234330000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234330000
234348750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234379000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
234379000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
234379000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234379000
234397750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234428000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
234428000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
234428000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234428000
234446750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234477000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
234477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
234477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234477000
234495750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234526000: DRAM: system.mem_ctrl.dram: Address: 0x77f7b Rank 1 Bank 3 Row 3
234526000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f7b, rank/bank/row 1 3 3
234526000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234526000
234544750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
234575000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
234575000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
234575000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234575000
234593750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234624000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
234624000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
234624000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234624000
234642750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234673000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
234673000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
234673000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234673000
234691750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234722000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
234722000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
234722000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234722000
234722000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 234729500, now got 0 active
234722000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
234740750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234771000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
234771000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
234771000: DRAM: system.mem_ctrl.dram: Activate at tick 234771000
234771000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 234771000, now got 1 active
234771000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234784750
234803500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234834000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
234834000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
234834000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234834000
234852750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234883000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
234883000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
234883000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234883000
234901750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234932000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
234932000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
234932000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234932000
234950750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
234981000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
234981000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
234981000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 234981000
234999750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235030000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
235030000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
235030000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235030000
235048750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235079000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
235079000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
235079000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235079000
235097750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235128000: DRAM: system.mem_ctrl.dram: Address: 0x77f7c Rank 1 Bank 3 Row 3
235128000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f7c, rank/bank/row 1 3 3
235128000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235128000
235146750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
235177000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
235177000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
235177000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235177000
235195750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235226000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
235226000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
235226000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235226000
235244750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235275000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
235275000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
235275000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235275000
235293750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235324000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
235324000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
235324000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235324000
235342750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235373000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
235373000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
235373000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235373000
235391750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235422000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
235422000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
235422000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235422000
235440750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235471000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
235471000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
235471000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235471000
235489750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235520000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
235520000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
235520000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235520000
235538750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235569000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
235569000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
235569000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235569000
235569000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 235576500, now got 0 active
235569000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
235587750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235618000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
235618000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
235618000: DRAM: system.mem_ctrl.dram: Activate at tick 235618000
235618000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 235618000, now got 1 active
235618000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235631750
235650500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235681000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
235681000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
235681000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235681000
235699750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235730000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
235730000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
235730000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235730000
235748750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235779000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
235779000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
235779000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235779000
235797750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235828000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
235828000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
235828000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235828000
235846750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235877000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
235877000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
235877000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235877000
235895750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235926000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
235926000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
235926000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235926000
235944750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
235975000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
235975000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
235975000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 235975000
235993750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236024000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
236024000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
236024000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236024000
236042750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236073000: DRAM: system.mem_ctrl.dram: Address: 0x77f7c Rank 1 Bank 3 Row 3
236073000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f7c, rank/bank/row 1 3 3
236073000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236073000
236091750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236122000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
236122000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
236122000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236122000
236140750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236171000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
236171000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
236171000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236171000
236189750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236220000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
236220000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
236220000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236220000
236238750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236269000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
236269000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
236269000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236269000
236287750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236318000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
236318000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
236318000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236318000
236336750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236367000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
236367000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
236367000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236367000
236385750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236416000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
236416000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
236416000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236416000
236416000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 236423500, now got 0 active
236416000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
236434750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236465000: DRAM: system.mem_ctrl.dram: Address: 0x77f7d Rank 1 Bank 3 Row 3
236465000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f7d, rank/bank/row 1 3 3
236465000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236465000
236483750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236514000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
236514000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
236514000: DRAM: system.mem_ctrl.dram: Activate at tick 236514000
236514000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 236514000, now got 1 active
236514000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236527750
236546500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236577000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
236577000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
236577000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236577000
236595750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236626000: DRAM: system.mem_ctrl.dram: Address: 0x236ac Rank 0 Bank 1 Row 1
236626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ac, rank/bank/row 0 1 1
236626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236626000
236644750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236675000: DRAM: system.mem_ctrl.dram: Address: 0x236b0 Rank 0 Bank 1 Row 1
236675000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b0, rank/bank/row 0 1 1
236675000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236675000
236693750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236724000: DRAM: system.mem_ctrl.dram: Address: 0x236b4 Rank 0 Bank 1 Row 1
236724000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b4, rank/bank/row 0 1 1
236724000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236724000
236742750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236773000: DRAM: system.mem_ctrl.dram: Address: 0x77f7e Rank 1 Bank 3 Row 3
236773000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f7e, rank/bank/row 1 3 3
236773000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236773000
236791750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
236822000: DRAM: system.mem_ctrl.dram: Address: 0x236b8 Rank 0 Bank 1 Row 1
236822000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b8, rank/bank/row 0 1 1
236822000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236822000
236840750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236871000: DRAM: system.mem_ctrl.dram: Address: 0x236bc Rank 0 Bank 1 Row 1
236871000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236bc, rank/bank/row 0 1 1
236871000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236871000
236889750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236920000: DRAM: system.mem_ctrl.dram: Address: 0x236f4 Rank 0 Bank 1 Row 1
236920000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f4, rank/bank/row 0 1 1
236920000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236920000
236938750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
236969000: DRAM: system.mem_ctrl.dram: Address: 0x236f8 Rank 0 Bank 1 Row 1
236969000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f8, rank/bank/row 0 1 1
236969000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 236969000
236987750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237018000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
237018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
237018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237018000
237036750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237067000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
237067000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
237067000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237067000
237085750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237116000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
237116000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
237116000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237116000
237134750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237165000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
237165000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
237165000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237165000
237183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237214000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
237214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
237214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237214000
237232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237263000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
237263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
237263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237263000
237281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237312000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
237312000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
237312000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237312000
237330750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237361000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
237361000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
237361000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237361000
237361000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 237368500, now got 0 active
237361000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
237379750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237410000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
237410000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
237410000: DRAM: system.mem_ctrl.dram: Activate at tick 237410000
237410000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 237410000, now got 1 active
237410000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237423750
237442500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237473000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
237473000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
237473000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237473000
237491750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237522000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
237522000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
237522000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237522000
237540750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237571000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
237571000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
237571000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237571000
237589750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237662000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
237662000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
237662000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237662000
237680750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237711000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
237711000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
237711000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237711000
237729750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237760000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
237760000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
237760000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237760000
237778750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237809000: DRAM: system.mem_ctrl.dram: Address: 0x77f7f Rank 1 Bank 3 Row 3
237809000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f7f, rank/bank/row 1 3 3
237809000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237809000
237827750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
237858000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
237858000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
237858000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237858000
237876750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237907000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
237907000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
237907000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237907000
237925750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
237956000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
237956000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
237956000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 237956000
237974750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238005000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
238005000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
238005000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238005000
238023750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238054000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
238054000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
238054000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238054000
238072750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238103000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
238103000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
238103000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238103000
238121750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238152000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
238152000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
238152000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238152000
238170750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238201000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
238201000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
238201000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238201000
238219750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238250000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
238250000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
238250000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238250000
238250000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 238257500, now got 0 active
238250000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
238268750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238299000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
238299000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
238299000: DRAM: system.mem_ctrl.dram: Activate at tick 238299000
238299000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 238299000, now got 1 active
238299000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238312750
238331500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238362000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
238362000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
238362000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238362000
238380750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238411000: DRAM: system.mem_ctrl.dram: Address: 0x77f80 Rank 1 Bank 3 Row 3
238411000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f80, rank/bank/row 1 3 3
238411000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238411000
238429750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
238460000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
238460000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
238460000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238460000
238478750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238509000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
238509000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
238509000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238509000
238527750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238558000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
238558000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
238558000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238558000
238576750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238607000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
238607000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
238607000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238607000
238625750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238656000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
238656000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
238656000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238656000
238674750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238705000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
238705000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
238705000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238705000
238723750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238754000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
238754000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
238754000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238754000
238772750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238803000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
238803000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
238803000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238803000
238821750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238852000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
238852000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
238852000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238852000
238870750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238901000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
238901000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
238901000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238901000
238919750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238950000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
238950000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
238950000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238950000
238968750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
238999000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
238999000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
238999000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 238999000
239017750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239048000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
239048000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
239048000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239048000
239066750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239097000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
239097000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
239097000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239097000
239097000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 239104500, now got 0 active
239097000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
239115750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239146000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
239146000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
239146000: DRAM: system.mem_ctrl.dram: Activate at tick 239146000
239146000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 239146000, now got 1 active
239146000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239159750
239178500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239209000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
239209000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
239209000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239209000
239227750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239258000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
239258000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
239258000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239258000
239276750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239307000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
239307000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
239307000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239307000
239325750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239356000: DRAM: system.mem_ctrl.dram: Address: 0x77f80 Rank 1 Bank 3 Row 3
239356000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f80, rank/bank/row 1 3 3
239356000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239356000
239374750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239405000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
239405000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
239405000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239405000
239423750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239454000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
239454000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
239454000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239454000
239472750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239503000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
239503000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
239503000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239503000
239521750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239552000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
239552000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
239552000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239552000
239570750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239601000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
239601000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
239601000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239601000
239619750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239650000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
239650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
239650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239650000
239668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239699000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
239699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
239699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239699000
239717750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239748000: DRAM: system.mem_ctrl.dram: Address: 0x77f81 Rank 1 Bank 3 Row 3
239748000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f81, rank/bank/row 1 3 3
239748000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239748000
239766750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
239797000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
239797000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
239797000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239797000
239815750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239846000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
239846000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
239846000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239846000
239864750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239895000: DRAM: system.mem_ctrl.dram: Address: 0x236ac Rank 0 Bank 1 Row 1
239895000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ac, rank/bank/row 0 1 1
239895000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239895000
239913750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239944000: DRAM: system.mem_ctrl.dram: Address: 0x236b0 Rank 0 Bank 1 Row 1
239944000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b0, rank/bank/row 0 1 1
239944000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239944000
239962750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
239993000: DRAM: system.mem_ctrl.dram: Address: 0x236b4 Rank 0 Bank 1 Row 1
239993000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b4, rank/bank/row 0 1 1
239993000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 239993000
239993000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 240000500, now got 0 active
239993000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
240011750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240042000: DRAM: system.mem_ctrl.dram: Address: 0x77f82 Rank 1 Bank 3 Row 3
240042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f82, rank/bank/row 1 3 3
240042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240042000
240060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240091000: DRAM: system.mem_ctrl.dram: Address: 0x236b8 Rank 0 Bank 1 Row 1
240091000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b8, rank/bank/row 0 1 1
240091000: DRAM: system.mem_ctrl.dram: Activate at tick 240091000
240091000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 240091000, now got 1 active
240091000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240104750
240123500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240154000: DRAM: system.mem_ctrl.dram: Address: 0x236bc Rank 0 Bank 1 Row 1
240154000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236bc, rank/bank/row 0 1 1
240154000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240154000
240172750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240203000: DRAM: system.mem_ctrl.dram: Address: 0x236f4 Rank 0 Bank 1 Row 1
240203000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f4, rank/bank/row 0 1 1
240203000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240203000
240221750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240252000: DRAM: system.mem_ctrl.dram: Address: 0x236f8 Rank 0 Bank 1 Row 1
240252000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f8, rank/bank/row 0 1 1
240252000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240252000
240270750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240301000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
240301000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
240301000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240301000
240319750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240350000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
240350000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
240350000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240350000
240368750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
240399000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
240399000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
240399000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240399000
240417750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240448000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
240448000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
240448000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240448000
240466750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240497000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
240497000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
240497000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240497000
240515750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240546000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
240546000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
240546000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240546000
240564750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240595000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
240595000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
240595000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240595000
240613750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240644000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
240644000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
240644000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240644000
240662750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240693000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
240693000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
240693000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240693000
240711750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240742000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
240742000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
240742000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240742000
240760750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240791000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
240791000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
240791000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240791000
240809750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240840000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
240840000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
240840000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240840000
240858750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240931000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
240931000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
240931000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240931000
240931000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 240938500, now got 0 active
240931000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
240949750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
240980000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
240980000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
240980000: DRAM: system.mem_ctrl.dram: Activate at tick 240980000
240980000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 240980000, now got 1 active
240980000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 240993750
241012500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241043000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
241043000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
241043000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241043000
241061750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241092000: DRAM: system.mem_ctrl.dram: Address: 0x77f83 Rank 1 Bank 3 Row 3
241092000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f83, rank/bank/row 1 3 3
241092000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241092000
241110750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
241141000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
241141000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
241141000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241141000
241159750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241190000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
241190000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
241190000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241190000
241208750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241239000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
241239000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
241239000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241239000
241257750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241288000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
241288000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
241288000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241288000
241306750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241337000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
241337000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
241337000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241337000
241355750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241373750: DRAM: 0: Refresh due
241373750: DRAM: 0: Precharging all
241373750: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 241373750, now got 0 active
241373750: DRAM: 1: Refresh due
241373750: DRAM: 1: Precharging all
241373750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 241373750, now got 0 active
241386000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
241647500: DRAM: 0: Scheduling next request after refreshing rank 0
241647500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
241647500: DRAM: system.mem_ctrl.dram: Activate at tick 241647500
241647500: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 241647500, now got 1 active
241647500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241661250
241647500: DRAM: 1: Scheduling next request after refreshing rank 1
241680000: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241710000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
241710000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
241710000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241710000
241728750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241759000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
241759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
241759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241759000
241777750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241808000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
241808000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
241808000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241808000
241826750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241857000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
241857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
241857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241857000
241875750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241906000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
241906000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
241906000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241906000
241924750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
241955000: DRAM: system.mem_ctrl.dram: Address: 0x77f84 Rank 1 Bank 3 Row 3
241955000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f84, rank/bank/row 1 3 3
241955000: DRAM: system.mem_ctrl.dram: Activate at tick 241955000
241955000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 241955000, now got 1 active
241955000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 241968750
241987500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242018000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
242018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
242018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242018000
242036750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242067000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
242067000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
242067000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242067000
242085750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242116000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
242116000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
242116000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242116000
242134750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242165000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
242165000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
242165000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242165000
242183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242214000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
242214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
242214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242214000
242232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242263000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
242263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
242263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242263000
242281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242312000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
242312000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
242312000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242312000
242330750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242361000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
242361000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
242361000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242361000
242379750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242410000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
242410000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
242410000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242410000
242428750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242459000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
242459000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
242459000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242459000
242459000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 242466500, now got 0 active
242459000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
242477750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242508000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
242508000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
242508000: DRAM: system.mem_ctrl.dram: Activate at tick 242508000
242508000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 242508000, now got 1 active
242508000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242521750
242540500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242571000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
242571000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
242571000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242571000
242589750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242620000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
242620000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
242620000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242620000
242638750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242669000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
242669000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
242669000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242669000
242687750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242718000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
242718000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
242718000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242718000
242736750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242767000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
242767000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
242767000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242767000
242785750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242816000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
242816000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
242816000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242816000
242834750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242865000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
242865000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
242865000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242865000
242883750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
242914000: DRAM: system.mem_ctrl.dram: Address: 0x77f84 Rank 1 Bank 3 Row 3
242914000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f84, rank/bank/row 1 3 3
242914000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242914000
242932750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
242963000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
242963000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
242963000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 242963000
242981750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243012000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
243012000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
243012000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243012000
243030750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243061000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
243061000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
243061000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243061000
243079750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243110000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
243110000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
243110000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243110000
243128750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243159000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
243159000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
243159000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243159000
243177750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243208000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
243208000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
243208000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243208000
243226750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243257000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
243257000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
243257000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243257000
243275750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243306000: DRAM: system.mem_ctrl.dram: Address: 0x77f85 Rank 1 Bank 3 Row 3
243306000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f85, rank/bank/row 1 3 3
243306000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243306000
243324750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243355000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
243355000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
243355000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243355000
243355000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 243362500, now got 0 active
243355000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
243373750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243404000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
243404000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
243404000: DRAM: system.mem_ctrl.dram: Activate at tick 243404000
243404000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 243404000, now got 1 active
243404000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243417750
243436500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243467000: DRAM: system.mem_ctrl.dram: Address: 0x236ac Rank 0 Bank 1 Row 1
243467000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ac, rank/bank/row 0 1 1
243467000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243467000
243485750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243516000: DRAM: system.mem_ctrl.dram: Address: 0x236b0 Rank 0 Bank 1 Row 1
243516000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b0, rank/bank/row 0 1 1
243516000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243516000
243534750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243565000: DRAM: system.mem_ctrl.dram: Address: 0x236b4 Rank 0 Bank 1 Row 1
243565000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b4, rank/bank/row 0 1 1
243565000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243565000
243583750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243614000: DRAM: system.mem_ctrl.dram: Address: 0x77f86 Rank 1 Bank 3 Row 3
243614000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f86, rank/bank/row 1 3 3
243614000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243614000
243632750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243663000: DRAM: system.mem_ctrl.dram: Address: 0x236b8 Rank 0 Bank 1 Row 1
243663000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b8, rank/bank/row 0 1 1
243663000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243663000
243681750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243712000: DRAM: system.mem_ctrl.dram: Address: 0x236bc Rank 0 Bank 1 Row 1
243712000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236bc, rank/bank/row 0 1 1
243712000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243712000
243730750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243761000: DRAM: system.mem_ctrl.dram: Address: 0x236f4 Rank 0 Bank 1 Row 1
243761000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f4, rank/bank/row 0 1 1
243761000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243761000
243779750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243810000: DRAM: system.mem_ctrl.dram: Address: 0x236f8 Rank 0 Bank 1 Row 1
243810000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f8, rank/bank/row 0 1 1
243810000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243810000
243828750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243859000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
243859000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
243859000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243859000
243877750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
243908000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
243908000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
243908000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243908000
243926750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
243957000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
243957000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
243957000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 243957000
243975750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244006000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
244006000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
244006000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244006000
244024750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244055000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
244055000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
244055000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244055000
244073750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244104000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
244104000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
244104000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244104000
244122750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244153000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
244153000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
244153000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244153000
244171750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244202000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
244202000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
244202000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244202000
244220750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244251000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
244251000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
244251000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244251000
244251000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 244258500, now got 0 active
244251000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
244269750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244300000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
244300000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
244300000: DRAM: system.mem_ctrl.dram: Activate at tick 244300000
244300000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 244300000, now got 1 active
244300000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244313750
244332500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244363000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
244363000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
244363000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244363000
244381750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244412000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
244412000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
244412000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244412000
244430750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244503000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
244503000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
244503000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244503000
244521750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244552000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
244552000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
244552000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244552000
244570750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244601000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
244601000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
244601000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244601000
244619750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244650000: DRAM: system.mem_ctrl.dram: Address: 0x77f87 Rank 1 Bank 3 Row 3
244650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f87, rank/bank/row 1 3 3
244650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244650000
244668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
244699000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
244699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
244699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244699000
244717750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244748000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
244748000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
244748000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244748000
244766750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244797000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
244797000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
244797000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244797000
244815750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244846000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
244846000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
244846000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244846000
244864750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244895000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
244895000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
244895000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244895000
244913750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244944000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
244944000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
244944000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244944000
244962750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
244993000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
244993000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
244993000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 244993000
245011750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245042000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
245042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
245042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245042000
245060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245091000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
245091000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
245091000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245091000
245109750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245140000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
245140000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
245140000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245140000
245140000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 245147500, now got 0 active
245140000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
245158750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245189000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
245189000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
245189000: DRAM: system.mem_ctrl.dram: Activate at tick 245189000
245189000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 245189000, now got 1 active
245189000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245202750
245221500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245252000: DRAM: system.mem_ctrl.dram: Address: 0x77f88 Rank 1 Bank 3 Row 3
245252000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f88, rank/bank/row 1 3 3
245252000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245252000
245270750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
245301000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
245301000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
245301000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245301000
245319750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245350000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
245350000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
245350000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245350000
245368750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245399000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
245399000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
245399000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245399000
245417750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245448000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
245448000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
245448000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245448000
245466750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245497000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
245497000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
245497000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245497000
245515750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245546000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
245546000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
245546000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245546000
245564750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245595000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
245595000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
245595000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245595000
245613750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245644000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
245644000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
245644000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245644000
245662750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245693000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
245693000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
245693000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245693000
245711750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245742000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
245742000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
245742000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245742000
245760750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245791000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
245791000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
245791000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245791000
245809750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245840000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
245840000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
245840000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245840000
245858750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245889000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
245889000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
245889000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245889000
245907750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245938000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
245938000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
245938000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245938000
245956750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
245987000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
245987000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
245987000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 245987000
245987000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 245994500, now got 0 active
245987000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
246005750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246036000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
246036000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
246036000: DRAM: system.mem_ctrl.dram: Activate at tick 246036000
246036000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 246036000, now got 1 active
246036000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246049750
246068500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246099000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
246099000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
246099000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246099000
246117750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246148000: DRAM: system.mem_ctrl.dram: Address: 0x236e4 Rank 0 Bank 1 Row 1
246148000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e4, rank/bank/row 0 1 1
246148000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246148000
246166750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246197000: DRAM: system.mem_ctrl.dram: Address: 0x236e8 Rank 0 Bank 1 Row 1
246197000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e8, rank/bank/row 0 1 1
246197000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246197000
246215750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246246000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
246246000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
246246000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246246000
246264750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246295000: DRAM: system.mem_ctrl.dram: Address: 0x77f8c Rank 1 Bank 3 Row 3
246295000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f8c, rank/bank/row 1 3 3
246295000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246295000
246313750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
246344000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
246344000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
246344000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246344000
246362750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246393000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
246393000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
246393000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246393000
246411750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246442000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
246442000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
246442000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246442000
246460750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246491000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
246491000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
246491000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246491000
246509750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246540000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
246540000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
246540000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246540000
246558750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246589000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
246589000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
246589000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246589000
246607750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246638000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
246638000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
246638000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246638000
246656750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246687000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
246687000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
246687000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246687000
246705750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246736000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
246736000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
246736000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246736000
246754750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246785000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
246785000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
246785000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246785000
246803750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246834000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
246834000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
246834000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246834000
246834000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 246841500, now got 0 active
246834000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
246852750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246883000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
246883000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
246883000: DRAM: system.mem_ctrl.dram: Activate at tick 246883000
246883000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 246883000, now got 1 active
246883000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246896750
246915500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246946000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
246946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
246946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246946000
246964750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
246995000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
246995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
246995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 246995000
247013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247044000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
247044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
247044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247044000
247062750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247093000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
247093000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
247093000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247093000
247111750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247142000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
247142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
247142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247142000
247160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247191000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
247191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
247191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247191000
247209750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247240000: DRAM: system.mem_ctrl.dram: Address: 0x77f8c Rank 1 Bank 3 Row 3
247240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f8c, rank/bank/row 1 3 3
247240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247240000
247258750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247289000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
247289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
247289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247289000
247307750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247338000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
247338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
247338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247338000
247356750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247387000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
247387000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
247387000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247387000
247405750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247436000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
247436000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
247436000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247436000
247454750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247485000: DRAM: system.mem_ctrl.dram: Address: 0x236ec Rank 0 Bank 1 Row 1
247485000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ec, rank/bank/row 0 1 1
247485000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247485000
247503750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247534000: DRAM: system.mem_ctrl.dram: Address: 0x236f0 Rank 0 Bank 1 Row 1
247534000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236f0, rank/bank/row 0 1 1
247534000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247534000
247552750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247583000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
247583000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
247583000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247583000
247601750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247632000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
247632000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
247632000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247632000
247650750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
247681000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
247681000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
247681000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247681000
247699750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247730000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
247730000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
247730000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247730000
247730000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 247737500, now got 0 active
247730000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
247748750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247779000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
247779000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
247779000: DRAM: system.mem_ctrl.dram: Activate at tick 247779000
247779000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 247779000, now got 1 active
247779000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247792750
247811500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247842000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
247842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
247842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247842000
247860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247891000: DRAM: system.mem_ctrl.dram: Address: 0x23bc4 Rank 0 Bank 1 Row 1
247891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc4, rank/bank/row 0 1 1
247891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247891000
247909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247940000: DRAM: system.mem_ctrl.dram: Address: 0x23bc8 Rank 0 Bank 1 Row 1
247940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bc8, rank/bank/row 0 1 1
247940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247940000
247958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
247989000: DRAM: system.mem_ctrl.dram: Address: 0x23bcc Rank 0 Bank 1 Row 1
247989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bcc, rank/bank/row 0 1 1
247989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 247989000
248007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248038000: DRAM: system.mem_ctrl.dram: Address: 0x23bd0 Rank 0 Bank 1 Row 1
248038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd0, rank/bank/row 0 1 1
248038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248038000
248056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248087000: DRAM: system.mem_ctrl.dram: Address: 0x235fc Rank 0 Bank 1 Row 1
248087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x235fc, rank/bank/row 0 1 1
248087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248087000
248105750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248136000: DRAM: system.mem_ctrl.dram: Address: 0x23600 Rank 0 Bank 1 Row 1
248136000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23600, rank/bank/row 0 1 1
248136000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248136000
248154750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248227000: DRAM: system.mem_ctrl.dram: Address: 0x23604 Rank 0 Bank 1 Row 1
248227000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23604, rank/bank/row 0 1 1
248227000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248227000
248245750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248276000: DRAM: system.mem_ctrl.dram: Address: 0x23608 Rank 0 Bank 1 Row 1
248276000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23608, rank/bank/row 0 1 1
248276000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248276000
248294750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248325000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
248325000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
248325000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248325000
248343750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248374000: DRAM: system.mem_ctrl.dram: Address: 0x77f8d Rank 1 Bank 3 Row 3
248374000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f8d, rank/bank/row 1 3 3
248374000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248374000
248392750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248423000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
248423000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
248423000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248423000
248441750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248472000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
248472000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
248472000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248472000
248490750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248521000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
248521000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
248521000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248521000
248539750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248570000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
248570000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
248570000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248570000
248588750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248619000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
248619000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
248619000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248619000
248619000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 248626500, now got 0 active
248619000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
248637750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248668000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
248668000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
248668000: DRAM: system.mem_ctrl.dram: Activate at tick 248668000
248668000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 248668000, now got 1 active
248668000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248681750
248700500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248731000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
248731000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
248731000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248731000
248749750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248780000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
248780000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
248780000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248780000
248798750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248829000: DRAM: system.mem_ctrl.dram: Address: 0x77f8e Rank 1 Bank 3 Row 3
248829000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f8e, rank/bank/row 1 3 3
248829000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248829000
248847750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
248878000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
248878000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
248878000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248878000
248896750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248927000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
248927000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
248927000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248927000
248945750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
248976000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
248976000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
248976000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 248976000
248994750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249025000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
249025000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
249025000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249025000
249043750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249074000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
249074000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
249074000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249074000
249092750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249123000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
249123000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
249123000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249123000
249141750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249160000: DRAM: 1: Refresh due
249160000: DRAM: 1: Precharging all
249160000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 249160000, now got 0 active
249160000: DRAM: 0: Refresh due
249160000: DRAM: 0: Precharging all
249160000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 249160000, now got 0 active
249172000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
249433750: DRAM: 1: Scheduling next request after refreshing rank 1
249433750: DRAM: 0: Scheduling next request after refreshing rank 0
249433750: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
249433750: DRAM: system.mem_ctrl.dram: Activate at tick 249433750
249433750: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 249433750, now got 1 active
249433750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249447500
249466250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249497000: DRAM: system.mem_ctrl.dram: Address: 0x23624 Rank 0 Bank 1 Row 1
249497000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23624, rank/bank/row 0 1 1
249497000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249497000
249515750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249546000: DRAM: system.mem_ctrl.dram: Address: 0x77f8f Rank 1 Bank 3 Row 3
249546000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f8f, rank/bank/row 1 3 3
249546000: DRAM: system.mem_ctrl.dram: Activate at tick 249546000
249546000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 249546000, now got 1 active
249546000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249559750
249578500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
249609000: DRAM: system.mem_ctrl.dram: Address: 0x23628 Rank 0 Bank 1 Row 1
249609000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23628, rank/bank/row 0 1 1
249609000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249609000
249627750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249658000: DRAM: system.mem_ctrl.dram: Address: 0x2362c Rank 0 Bank 1 Row 1
249658000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2362c, rank/bank/row 0 1 1
249658000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249658000
249676750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249707000: DRAM: system.mem_ctrl.dram: Address: 0x23610 Rank 0 Bank 1 Row 1
249707000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23610, rank/bank/row 0 1 1
249707000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249707000
249725750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249756000: DRAM: system.mem_ctrl.dram: Address: 0x23614 Rank 0 Bank 1 Row 1
249756000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23614, rank/bank/row 0 1 1
249756000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249756000
249774750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249805000: DRAM: system.mem_ctrl.dram: Address: 0x23618 Rank 0 Bank 1 Row 1
249805000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23618, rank/bank/row 0 1 1
249805000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249805000
249823750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249854000: DRAM: system.mem_ctrl.dram: Address: 0x2361c Rank 0 Bank 1 Row 1
249854000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2361c, rank/bank/row 0 1 1
249854000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249854000
249872750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249903000: DRAM: system.mem_ctrl.dram: Address: 0x23620 Rank 0 Bank 1 Row 1
249903000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23620, rank/bank/row 0 1 1
249903000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249903000
249921750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
249952000: DRAM: system.mem_ctrl.dram: Address: 0x23638 Rank 0 Bank 1 Row 1
249952000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23638, rank/bank/row 0 1 1
249952000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 249952000
249970750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250001000: DRAM: system.mem_ctrl.dram: Address: 0x2363c Rank 0 Bank 1 Row 1
250001000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2363c, rank/bank/row 0 1 1
250001000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250001000
250019750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250050000: DRAM: system.mem_ctrl.dram: Address: 0x23640 Rank 0 Bank 1 Row 1
250050000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23640, rank/bank/row 0 1 1
250050000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250050000
250068750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250099000: DRAM: system.mem_ctrl.dram: Address: 0x23644 Rank 0 Bank 1 Row 1
250099000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23644, rank/bank/row 0 1 1
250099000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250099000
250117750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250148000: DRAM: system.mem_ctrl.dram: Address: 0x77f90 Rank 1 Bank 3 Row 3
250148000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f90, rank/bank/row 1 3 3
250148000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250148000
250166750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
250197000: DRAM: system.mem_ctrl.dram: Address: 0x23648 Rank 0 Bank 1 Row 1
250197000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23648, rank/bank/row 0 1 1
250197000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250197000
250215750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250246000: DRAM: system.mem_ctrl.dram: Address: 0x23704 Rank 0 Bank 1 Row 1
250246000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23704, rank/bank/row 0 1 1
250246000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250246000
250264750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250295000: DRAM: system.mem_ctrl.dram: Address: 0x2364c Rank 0 Bank 1 Row 1
250295000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2364c, rank/bank/row 0 1 1
250295000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250295000
250295000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 250302500, now got 0 active
250295000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
250313750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250344000: DRAM: system.mem_ctrl.dram: Address: 0x23650 Rank 0 Bank 1 Row 1
250344000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23650, rank/bank/row 0 1 1
250344000: DRAM: system.mem_ctrl.dram: Activate at tick 250344000
250344000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 250344000, now got 1 active
250344000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250357750
250376500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250407000: DRAM: system.mem_ctrl.dram: Address: 0x23654 Rank 0 Bank 1 Row 1
250407000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23654, rank/bank/row 0 1 1
250407000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250407000
250425750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250456000: DRAM: system.mem_ctrl.dram: Address: 0x23658 Rank 0 Bank 1 Row 1
250456000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23658, rank/bank/row 0 1 1
250456000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250456000
250474750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250505000: DRAM: system.mem_ctrl.dram: Address: 0x2365c Rank 0 Bank 1 Row 1
250505000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2365c, rank/bank/row 0 1 1
250505000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250505000
250523750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250554000: DRAM: system.mem_ctrl.dram: Address: 0x23660 Rank 0 Bank 1 Row 1
250554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23660, rank/bank/row 0 1 1
250554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250554000
250572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250603000: DRAM: system.mem_ctrl.dram: Address: 0x23664 Rank 0 Bank 1 Row 1
250603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23664, rank/bank/row 0 1 1
250603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250603000
250621750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250652000: DRAM: system.mem_ctrl.dram: Address: 0x23668 Rank 0 Bank 1 Row 1
250652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23668, rank/bank/row 0 1 1
250652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250652000
250670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250701000: DRAM: system.mem_ctrl.dram: Address: 0x2366c Rank 0 Bank 1 Row 1
250701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2366c, rank/bank/row 0 1 1
250701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250701000
250719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250750000: DRAM: system.mem_ctrl.dram: Address: 0x23708 Rank 0 Bank 1 Row 1
250750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23708, rank/bank/row 0 1 1
250750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250750000
250768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250799000: DRAM: system.mem_ctrl.dram: Address: 0x23670 Rank 0 Bank 1 Row 1
250799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23670, rank/bank/row 0 1 1
250799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250799000
250817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250848000: DRAM: system.mem_ctrl.dram: Address: 0x23674 Rank 0 Bank 1 Row 1
250848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23674, rank/bank/row 0 1 1
250848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250848000
250866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250897000: DRAM: system.mem_ctrl.dram: Address: 0x23678 Rank 0 Bank 1 Row 1
250897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23678, rank/bank/row 0 1 1
250897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250897000
250915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250946000: DRAM: system.mem_ctrl.dram: Address: 0x2367c Rank 0 Bank 1 Row 1
250946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2367c, rank/bank/row 0 1 1
250946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250946000
250964750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
250995000: DRAM: system.mem_ctrl.dram: Address: 0x23680 Rank 0 Bank 1 Row 1
250995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23680, rank/bank/row 0 1 1
250995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 250995000
251013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251044000: DRAM: system.mem_ctrl.dram: Address: 0x23684 Rank 0 Bank 1 Row 1
251044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23684, rank/bank/row 0 1 1
251044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251044000
251062750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251093000: DRAM: system.mem_ctrl.dram: Address: 0x77f90 Rank 1 Bank 3 Row 3
251093000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f90, rank/bank/row 1 3 3
251093000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251093000
251111750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251142000: DRAM: system.mem_ctrl.dram: Address: 0x23688 Rank 0 Bank 1 Row 1
251142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23688, rank/bank/row 0 1 1
251142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251142000
251142000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 251149500, now got 0 active
251142000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
251160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251191000: DRAM: system.mem_ctrl.dram: Address: 0x2368c Rank 0 Bank 1 Row 1
251191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2368c, rank/bank/row 0 1 1
251191000: DRAM: system.mem_ctrl.dram: Activate at tick 251191000
251191000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 251191000, now got 1 active
251191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251204750
251223500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251254000: DRAM: system.mem_ctrl.dram: Address: 0x23690 Rank 0 Bank 1 Row 1
251254000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23690, rank/bank/row 0 1 1
251254000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251254000
251272750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251303000: DRAM: system.mem_ctrl.dram: Address: 0x23694 Rank 0 Bank 1 Row 1
251303000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23694, rank/bank/row 0 1 1
251303000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251303000
251321750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251352000: DRAM: system.mem_ctrl.dram: Address: 0x23698 Rank 0 Bank 1 Row 1
251352000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23698, rank/bank/row 0 1 1
251352000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251352000
251370750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251401000: DRAM: system.mem_ctrl.dram: Address: 0x2369c Rank 0 Bank 1 Row 1
251401000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2369c, rank/bank/row 0 1 1
251401000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251401000
251419750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251450000: DRAM: system.mem_ctrl.dram: Address: 0x236a0 Rank 0 Bank 1 Row 1
251450000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a0, rank/bank/row 0 1 1
251450000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251450000
251468750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251499000: DRAM: system.mem_ctrl.dram: Address: 0x77f91 Rank 1 Bank 3 Row 3
251499000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f91, rank/bank/row 1 3 3
251499000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251499000
251517750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251548000: DRAM: system.mem_ctrl.dram: Address: 0x236a4 Rank 0 Bank 1 Row 1
251548000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a4, rank/bank/row 0 1 1
251548000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251548000
251566750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251597000: DRAM: system.mem_ctrl.dram: Address: 0x236a8 Rank 0 Bank 1 Row 1
251597000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236a8, rank/bank/row 0 1 1
251597000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251597000
251615750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251646000: DRAM: system.mem_ctrl.dram: Address: 0x236ac Rank 0 Bank 1 Row 1
251646000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236ac, rank/bank/row 0 1 1
251646000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251646000
251664750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251695000: DRAM: system.mem_ctrl.dram: Address: 0x236b0 Rank 0 Bank 1 Row 1
251695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b0, rank/bank/row 0 1 1
251695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251695000
251713750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251744000: DRAM: system.mem_ctrl.dram: Address: 0x236b4 Rank 0 Bank 1 Row 1
251744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b4, rank/bank/row 0 1 1
251744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251744000
251762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251793000: DRAM: system.mem_ctrl.dram: Address: 0x77f92 Rank 1 Bank 3 Row 3
251793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77f92, rank/bank/row 1 3 3
251793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251793000
251811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
251842000: DRAM: system.mem_ctrl.dram: Address: 0x236b8 Rank 0 Bank 1 Row 1
251842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236b8, rank/bank/row 0 1 1
251842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251842000
251860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251891000: DRAM: system.mem_ctrl.dram: Address: 0x236bc Rank 0 Bank 1 Row 1
251891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236bc, rank/bank/row 0 1 1
251891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251891000
251909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251940000: DRAM: system.mem_ctrl.dram: Address: 0x236c0 Rank 0 Bank 1 Row 1
251940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236c0, rank/bank/row 0 1 1
251940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251940000
251958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
251989000: DRAM: system.mem_ctrl.dram: Address: 0x236c4 Rank 0 Bank 1 Row 1
251989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236c4, rank/bank/row 0 1 1
251989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 251989000
252007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252038000: DRAM: system.mem_ctrl.dram: Address: 0x236dc Rank 0 Bank 1 Row 1
252038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236dc, rank/bank/row 0 1 1
252038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252038000
252038000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 252045500, now got 0 active
252038000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
252056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252087000: DRAM: system.mem_ctrl.dram: Address: 0x236e0 Rank 0 Bank 1 Row 1
252087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x236e0, rank/bank/row 0 1 1
252087000: DRAM: system.mem_ctrl.dram: Activate at tick 252087000
252087000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 252087000, now got 1 active
252087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252100750
252119500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252150000: DRAM: system.mem_ctrl.dram: Address: 0x23630 Rank 0 Bank 1 Row 1
252150000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23630, rank/bank/row 0 1 1
252150000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252150000
252168750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252199000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
252199000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
252199000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252199000
252217750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252248000: DRAM: system.mem_ctrl.dram: Address: 0x23634 Rank 0 Bank 1 Row 1
252248000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23634, rank/bank/row 0 1 1
252248000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252248000
252266750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252297000: DRAM: system.mem_ctrl.dram: Address: 0x23bd4 Rank 0 Bank 1 Row 1
252297000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd4, rank/bank/row 0 1 1
252297000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252297000
252315750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252346000: DRAM: system.mem_ctrl.dram: Address: 0x23bd8 Rank 0 Bank 1 Row 1
252346000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bd8, rank/bank/row 0 1 1
252346000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252346000
252364750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252395000: DRAM: system.mem_ctrl.dram: Address: 0x23bdc Rank 0 Bank 1 Row 1
252395000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23bdc, rank/bank/row 0 1 1
252395000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252395000
252413750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252444000: DRAM: system.mem_ctrl.dram: Address: 0x23be0 Rank 0 Bank 1 Row 1
252444000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23be0, rank/bank/row 0 1 1
252444000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252444000
252462750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252493000: DRAM: system.mem_ctrl.dram: Address: 0x23be4 Rank 0 Bank 1 Row 1
252493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23be4, rank/bank/row 0 1 1
252493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252493000
252511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252542000: DRAM: system.mem_ctrl.dram: Address: 0x23be8 Rank 0 Bank 1 Row 1
252542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x23be8, rank/bank/row 0 1 1
252542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252542000
252560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252591000: DRAM: system.mem_ctrl.dram: Address: 0x77d04 Rank 1 Bank 3 Row 3
252591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d04, rank/bank/row 1 3 3
252591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252591000
252609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252640000: DRAM: system.mem_ctrl.dram: Address: 0x77d0c Rank 1 Bank 3 Row 3
252640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d0c, rank/bank/row 1 3 3
252640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252640000
252658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
252689000: DRAM: system.mem_ctrl.dram: Address: 0xb9a8 Rank 0 Bank 5 Row 0
252689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9a8, rank/bank/row 0 5 0
252689000: DRAM: system.mem_ctrl.dram: Activate at tick 252689000
252689000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 252689000, now got 2 active
252689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252702750
252721500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252752000: DRAM: system.mem_ctrl.dram: Address: 0xb9ac Rank 0 Bank 5 Row 0
252752000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9ac, rank/bank/row 0 5 0
252752000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252752000
252770750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252801000: DRAM: system.mem_ctrl.dram: Address: 0xb9b0 Rank 0 Bank 5 Row 0
252801000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9b0, rank/bank/row 0 5 0
252801000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252801000
252819750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252850000: DRAM: system.mem_ctrl.dram: Address: 0xb9b4 Rank 0 Bank 5 Row 0
252850000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9b4, rank/bank/row 0 5 0
252850000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252850000
252868750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252899000: DRAM: system.mem_ctrl.dram: Address: 0xb9d4 Rank 0 Bank 5 Row 0
252899000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9d4, rank/bank/row 0 5 0
252899000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252899000
252917750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252948000: DRAM: system.mem_ctrl.dram: Address: 0xb9b8 Rank 0 Bank 5 Row 0
252948000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9b8, rank/bank/row 0 5 0
252948000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252948000
252966750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
252997000: DRAM: system.mem_ctrl.dram: Address: 0xb9bc Rank 0 Bank 5 Row 0
252997000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9bc, rank/bank/row 0 5 0
252997000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 252997000
253015750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253067000: DRAM: system.mem_ctrl.dram: Address: 0xb9c0 Rank 0 Bank 5 Row 0
253067000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9c0, rank/bank/row 0 5 0
253067000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253067000
253085750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253116000: DRAM: system.mem_ctrl.dram: Address: 0xb9d8 Rank 0 Bank 5 Row 0
253116000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9d8, rank/bank/row 0 5 0
253116000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253116000
253134750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253165000: DRAM: system.mem_ctrl.dram: Address: 0xb9c4 Rank 0 Bank 5 Row 0
253165000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9c4, rank/bank/row 0 5 0
253165000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253165000
253183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253214000: DRAM: system.mem_ctrl.dram: Address: 0x77e74 Rank 1 Bank 3 Row 3
253214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77e74, rank/bank/row 1 3 3
253214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253214000
253232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253263000: DRAM: system.mem_ctrl.dram: Address: 0xb9c8 Rank 0 Bank 5 Row 0
253263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9c8, rank/bank/row 0 5 0
253263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253263000
253281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253333000: DRAM: system.mem_ctrl.dram: Address: 0xb9cc Rank 0 Bank 5 Row 0
253333000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9cc, rank/bank/row 0 5 0
253333000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253333000
253351750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253382000: DRAM: system.mem_ctrl.dram: Address: 0xb9d0 Rank 0 Bank 5 Row 0
253382000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb9d0, rank/bank/row 0 5 0
253382000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253382000
253400750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253431000: DRAM: system.mem_ctrl.dram: Address: 0x77d14 Rank 1 Bank 3 Row 3
253431000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d14, rank/bank/row 1 3 3
253431000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253431000
253449750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253480000: DRAM: system.mem_ctrl.dram: Address: 0x77d1c Rank 1 Bank 3 Row 3
253480000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d1c, rank/bank/row 1 3 3
253480000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253480000
253498750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
253529000: DRAM: system.mem_ctrl.dram: Address: 0x3e8 Rank 0 Bank 0 Row 0
253529000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3e8, rank/bank/row 0 0 0
253529000: DRAM: system.mem_ctrl.dram: Activate at tick 253529000
253529000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 253529000, now got 3 active
253529000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253542750
253561500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253592000: DRAM: system.mem_ctrl.dram: Address: 0x3ec Rank 0 Bank 0 Row 0
253592000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3ec, rank/bank/row 0 0 0
253592000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253592000
253610750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253641000: DRAM: system.mem_ctrl.dram: Address: 0x3f0 Rank 0 Bank 0 Row 0
253641000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3f0, rank/bank/row 0 0 0
253641000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253641000
253659750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253690000: DRAM: system.mem_ctrl.dram: Address: 0x3f4 Rank 0 Bank 0 Row 0
253690000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3f4, rank/bank/row 0 0 0
253690000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253690000
253708750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253739000: DRAM: system.mem_ctrl.dram: Address: 0x3f8 Rank 0 Bank 0 Row 0
253739000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3f8, rank/bank/row 0 0 0
253739000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253739000
253757750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253788000: DRAM: system.mem_ctrl.dram: Address: 0x3fc Rank 0 Bank 0 Row 0
253788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x3fc, rank/bank/row 0 0 0
253788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253788000
253806750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253837000: DRAM: system.mem_ctrl.dram: Address: 0x1030 Rank 0 Bank 0 Row 0
253837000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1030, rank/bank/row 0 0 0
253837000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253837000
253855750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
253970000: DRAM: system.mem_ctrl.dram: Address: 0x1034 Rank 0 Bank 0 Row 0
253970000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1034, rank/bank/row 0 0 0
253970000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 253970000
253988750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254019000: DRAM: system.mem_ctrl.dram: Address: 0x1038 Rank 0 Bank 0 Row 0
254019000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1038, rank/bank/row 0 0 0
254019000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254019000
254037750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254068000: DRAM: system.mem_ctrl.dram: Address: 0x103c Rank 0 Bank 0 Row 0
254068000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x103c, rank/bank/row 0 0 0
254068000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254068000
254086750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254117000: DRAM: system.mem_ctrl.dram: Address: 0x1040 Rank 0 Bank 0 Row 0
254117000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1040, rank/bank/row 0 0 0
254117000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254117000
254135750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254166000: DRAM: system.mem_ctrl.dram: Address: 0xe08 Rank 0 Bank 0 Row 0
254166000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe08, rank/bank/row 0 0 0
254166000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254166000
254184750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254320000: DRAM: system.mem_ctrl.dram: Address: 0xe0c Rank 0 Bank 0 Row 0
254320000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe0c, rank/bank/row 0 0 0
254320000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254320000
254338750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254369000: DRAM: system.mem_ctrl.dram: Address: 0xe10 Rank 0 Bank 0 Row 0
254369000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe10, rank/bank/row 0 0 0
254369000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254369000
254387750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254418000: DRAM: system.mem_ctrl.dram: Address: 0xe14 Rank 0 Bank 0 Row 0
254418000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe14, rank/bank/row 0 0 0
254418000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254418000
254436750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254467000: DRAM: system.mem_ctrl.dram: Address: 0x1018 Rank 0 Bank 0 Row 0
254467000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1018, rank/bank/row 0 0 0
254467000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254467000
254467000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 254474500, now got 2 active
254467000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
254485750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254516000: DRAM: system.mem_ctrl.dram: Address: 0xe18 Rank 0 Bank 0 Row 0
254516000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe18, rank/bank/row 0 0 0
254516000: DRAM: system.mem_ctrl.dram: Activate at tick 254516000
254516000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 254516000, now got 3 active
254516000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254529750
254548500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254579000: DRAM: system.mem_ctrl.dram: Address: 0xe1c Rank 0 Bank 0 Row 0
254579000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe1c, rank/bank/row 0 0 0
254579000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254579000
254597750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254628000: DRAM: system.mem_ctrl.dram: Address: 0x75de0 Rank 1 Bank 2 Row 3
254628000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75de0, rank/bank/row 1 2 3
254628000: DRAM: system.mem_ctrl.dram: Activate at tick 254628000
254628000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 254628000, now got 2 active
254628000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254641750
254660500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
254691000: DRAM: system.mem_ctrl.dram: Address: 0xe20 Rank 0 Bank 0 Row 0
254691000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe20, rank/bank/row 0 0 0
254691000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254691000
254709750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254740000: DRAM: system.mem_ctrl.dram: Address: 0xe24 Rank 0 Bank 0 Row 0
254740000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe24, rank/bank/row 0 0 0
254740000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254740000
254758750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254789000: DRAM: system.mem_ctrl.dram: Address: 0xe28 Rank 0 Bank 0 Row 0
254789000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe28, rank/bank/row 0 0 0
254789000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254789000
254807750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254838000: DRAM: system.mem_ctrl.dram: Address: 0xe2c Rank 0 Bank 0 Row 0
254838000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe2c, rank/bank/row 0 0 0
254838000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254838000
254856750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254887000: DRAM: system.mem_ctrl.dram: Address: 0xe30 Rank 0 Bank 0 Row 0
254887000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe30, rank/bank/row 0 0 0
254887000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254887000
254905750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254936000: DRAM: system.mem_ctrl.dram: Address: 0xe34 Rank 0 Bank 0 Row 0
254936000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe34, rank/bank/row 0 0 0
254936000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254936000
254954750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
254985000: DRAM: system.mem_ctrl.dram: Address: 0x78fc0 Rank 1 Bank 4 Row 3
254985000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc0, rank/bank/row 1 4 3
254985000: DRAM: system.mem_ctrl.dram: Activate at tick 254985000
254985000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 254985000, now got 3 active
254985000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 254998750
255017500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255048000: DRAM: system.mem_ctrl.dram: Address: 0x75de0 Rank 1 Bank 2 Row 3
255048000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75de0, rank/bank/row 1 2 3
255048000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255048000
255066750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255097000: DRAM: system.mem_ctrl.dram: Address: 0x78fc4 Rank 1 Bank 4 Row 3
255097000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc4, rank/bank/row 1 4 3
255097000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255097000
255115750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255146000: DRAM: system.mem_ctrl.dram: Address: 0x78fc8 Rank 1 Bank 4 Row 3
255146000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc8, rank/bank/row 1 4 3
255146000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255146000
255164750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255195000: DRAM: system.mem_ctrl.dram: Address: 0x75de0 Rank 1 Bank 2 Row 3
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75db4, rank/bank/row 1 2 3
255195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255195000
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75778, rank/bank/row 1 2 3
255195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255200000
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7578c, rank/bank/row 1 2 3
255195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255205000
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x794a8, rank/bank/row 1 4 3
255195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255210000
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7598c, rank/bank/row 1 2 3
255195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255215000
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
255195000: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75d14, rank/bank/row 1 2 3
255195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255220000
255197500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
255197500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
255197500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255197500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75978, rank/bank/row 1 2 3
255197500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255225000
255202500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
255202500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
255202500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255202500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75078, rank/bank/row 1 2 3
255202500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255230000
255207500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
255207500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
255207500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255207500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x754a8, rank/bank/row 1 2 3
255207500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255235000
255212500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255212500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255212500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255212500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76384, rank/bank/row 1 3 3
255212500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255240000
255216000: DRAM: system.mem_ctrl.dram: Address: 0x78fcc Rank 1 Bank 4 Row 3
255217500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255217500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255217500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255217500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x763c4, rank/bank/row 1 3 3
255217500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255245000
255222500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255222500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255222500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255222500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76404, rank/bank/row 1 3 3
255222500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255250000
255227500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255227500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255227500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255227500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76444, rank/bank/row 1 3 3
255227500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255255000
255232500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255232500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255232500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255232500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764b4, rank/bank/row 1 3 3
255232500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255260000
255232500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 255293750, now got 2 active
255232500: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 11
255237500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255237500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255237500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255237500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255237500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255237500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255237500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255237500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255237500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 4, row 3
255237500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 4 - Rank 1 available
255237500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255237500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x79ce4, rank/bank/row 1 4 3
255237500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255265000
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 3, row 3
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 3 - Rank 1 available
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS checking DRAM packet in bank 2, row 3
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS bank 2 - Rank 1 available
255242500: DRAM: system.mem_ctrl.dram: chooseNextFRFCFS Seamless buffer hit
255242500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74ff8, rank/bank/row 1 2 3
255242500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255270000
255247500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fcc, rank/bank/row 1 4 3
255247500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255296250
255315000: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255345000: DRAM: system.mem_ctrl.dram: Address: 0x78fd0 Rank 1 Bank 4 Row 3
255345000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd0, rank/bank/row 1 4 3
255345000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255345000
255363750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255394000: DRAM: system.mem_ctrl.dram: Address: 0x78fd4 Rank 1 Bank 4 Row 3
255394000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd4, rank/bank/row 1 4 3
255394000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255394000
255412750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255443000: DRAM: system.mem_ctrl.dram: Address: 0x78fd8 Rank 1 Bank 4 Row 3
255443000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd8, rank/bank/row 1 4 3
255443000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255443000
255461750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255492000: DRAM: system.mem_ctrl.dram: Address: 0x78fdc Rank 1 Bank 4 Row 3
255492000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fdc, rank/bank/row 1 4 3
255492000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255492000
255510750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255541000: DRAM: system.mem_ctrl.dram: Address: 0xe38 Rank 0 Bank 0 Row 0
255541000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe38, rank/bank/row 0 0 0
255541000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255541000
255559750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
255590000: DRAM: system.mem_ctrl.dram: Address: 0xe3c Rank 0 Bank 0 Row 0
255590000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe3c, rank/bank/row 0 0 0
255590000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255590000
255608750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
255639000: DRAM: system.mem_ctrl.dram: Address: 0xe40 Rank 0 Bank 0 Row 0
255639000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe40, rank/bank/row 0 0 0
255639000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255639000
255657750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
255688000: DRAM: system.mem_ctrl.dram: Address: 0xe44 Rank 0 Bank 0 Row 0
255688000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe44, rank/bank/row 0 0 0
255688000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255688000
255706750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
255737000: DRAM: system.mem_ctrl.dram: Address: 0xe48 Rank 0 Bank 0 Row 0
255737000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe48, rank/bank/row 0 0 0
255737000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255737000
255755750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
255786000: DRAM: system.mem_ctrl.dram: Address: 0x101c Rank 0 Bank 0 Row 0
255786000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x101c, rank/bank/row 0 0 0
255786000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255786000
255804750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
255835000: DRAM: system.mem_ctrl.dram: Address: 0xe4c Rank 0 Bank 0 Row 0
255835000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe4c, rank/bank/row 0 0 0
255835000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255835000
255853750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
255884000: DRAM: system.mem_ctrl.dram: Address: 0x7507c Rank 1 Bank 2 Row 3
255884000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7507c, rank/bank/row 1 2 3
255884000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255884000
255902750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
255933000: DRAM: system.mem_ctrl.dram: Address: 0xe50 Rank 0 Bank 0 Row 0
255933000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe50, rank/bank/row 0 0 0
255933000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255933000
255933000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 255940500, now got 2 active
255933000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
255951750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
255982000: DRAM: system.mem_ctrl.dram: Address: 0xe54 Rank 0 Bank 0 Row 0
255982000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe54, rank/bank/row 0 0 0
255982000: DRAM: system.mem_ctrl.dram: Activate at tick 255982000
255982000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 255982000, now got 3 active
255982000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 255995750
256014500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256045000: DRAM: system.mem_ctrl.dram: Address: 0xe58 Rank 0 Bank 0 Row 0
256045000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe58, rank/bank/row 0 0 0
256045000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256045000
256063750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256094000: DRAM: system.mem_ctrl.dram: Address: 0xe5c Rank 0 Bank 0 Row 0
256094000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe5c, rank/bank/row 0 0 0
256094000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256094000
256112750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256143000: DRAM: system.mem_ctrl.dram: Address: 0xe60 Rank 0 Bank 0 Row 0
256143000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe60, rank/bank/row 0 0 0
256143000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256143000
256161750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256192000: DRAM: system.mem_ctrl.dram: Address: 0xe64 Rank 0 Bank 0 Row 0
256192000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe64, rank/bank/row 0 0 0
256192000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256192000
256210750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256241000: DRAM: system.mem_ctrl.dram: Address: 0xe68 Rank 0 Bank 0 Row 0
256241000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe68, rank/bank/row 0 0 0
256241000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256241000
256259750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256290000: DRAM: system.mem_ctrl.dram: Address: 0x75de8 Rank 1 Bank 2 Row 3
256290000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75de8, rank/bank/row 1 2 3
256290000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256290000
256308750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256339000: DRAM: system.mem_ctrl.dram: Address: 0xe6c Rank 0 Bank 0 Row 0
256339000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe6c, rank/bank/row 0 0 0
256339000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256339000
256357750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256388000: DRAM: system.mem_ctrl.dram: Address: 0xe70 Rank 0 Bank 0 Row 0
256388000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe70, rank/bank/row 0 0 0
256388000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256388000
256406750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256437000: DRAM: system.mem_ctrl.dram: Address: 0xec0 Rank 0 Bank 0 Row 0
256437000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xec0, rank/bank/row 0 0 0
256437000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256437000
256455750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256486000: DRAM: system.mem_ctrl.dram: Address: 0x75de4 Rank 1 Bank 2 Row 3
256486000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75de4, rank/bank/row 1 2 3
256486000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256486000
256504750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
256535000: DRAM: system.mem_ctrl.dram: Address: 0xec4 Rank 0 Bank 0 Row 0
256535000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xec4, rank/bank/row 0 0 0
256535000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256535000
256553750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256605000: DRAM: system.mem_ctrl.dram: Address: 0xec8 Rank 0 Bank 0 Row 0
256605000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xec8, rank/bank/row 0 0 0
256605000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256605000
256623750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256654000: DRAM: system.mem_ctrl.dram: Address: 0xecc Rank 0 Bank 0 Row 0
256654000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xecc, rank/bank/row 0 0 0
256654000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256654000
256672750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256703000: DRAM: system.mem_ctrl.dram: Address: 0xed0 Rank 0 Bank 0 Row 0
256703000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xed0, rank/bank/row 0 0 0
256703000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256703000
256721750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256752000: DRAM: system.mem_ctrl.dram: Address: 0xed4 Rank 0 Bank 0 Row 0
256752000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xed4, rank/bank/row 0 0 0
256752000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256752000
256770750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256801000: DRAM: system.mem_ctrl.dram: Address: 0xed8 Rank 0 Bank 0 Row 0
256801000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xed8, rank/bank/row 0 0 0
256801000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256801000
256819750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256850000: DRAM: system.mem_ctrl.dram: Address: 0xedc Rank 0 Bank 0 Row 0
256850000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xedc, rank/bank/row 0 0 0
256850000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256850000
256850000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 256857500, now got 2 active
256850000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
256868750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256899000: DRAM: system.mem_ctrl.dram: Address: 0xee0 Rank 0 Bank 0 Row 0
256899000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xee0, rank/bank/row 0 0 0
256899000: DRAM: system.mem_ctrl.dram: Activate at tick 256899000
256899000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 256899000, now got 3 active
256899000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 256912750
256931500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
256946250: DRAM: 0: Refresh due
256946250: DRAM: 0: Precharging all
256946250: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 256946250, now got 2 active
256946250: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 256946250, now got 1 active
256946250: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 256946250, now got 0 active
256946250: DRAM: 1: Refresh due
256946250: DRAM: 1: Precharging all
256946250: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 256946250, now got 1 active
256946250: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 256946250, now got 0 active
256962000: DRAM: system.mem_ctrl.dram: Address: 0xee4 Rank 0 Bank 0 Row 0
257220000: DRAM: 0: Scheduling next request after refreshing rank 0
257220000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xee4, rank/bank/row 0 0 0
257220000: DRAM: system.mem_ctrl.dram: Activate at tick 257220000
257220000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 257220000, now got 1 active
257220000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257233750
257220000: DRAM: 1: Scheduling next request after refreshing rank 1
257252500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257283000: DRAM: system.mem_ctrl.dram: Address: 0xfb4 Rank 0 Bank 0 Row 0
257283000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xfb4, rank/bank/row 0 0 0
257283000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257283000
257301750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257332000: DRAM: system.mem_ctrl.dram: Address: 0xfb8 Rank 0 Bank 0 Row 0
257332000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xfb8, rank/bank/row 0 0 0
257332000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257332000
257350750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257381000: DRAM: system.mem_ctrl.dram: Address: 0xf10 Rank 0 Bank 0 Row 0
257381000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf10, rank/bank/row 0 0 0
257381000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257381000
257399750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257430000: DRAM: system.mem_ctrl.dram: Address: 0xf14 Rank 0 Bank 0 Row 0
257430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf14, rank/bank/row 0 0 0
257430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257430000
257448750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257479000: DRAM: system.mem_ctrl.dram: Address: 0xf18 Rank 0 Bank 0 Row 0
257479000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf18, rank/bank/row 0 0 0
257479000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257479000
257497750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257549000: DRAM: system.mem_ctrl.dram: Address: 0xf1c Rank 0 Bank 0 Row 0
257549000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf1c, rank/bank/row 0 0 0
257549000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257549000
257567750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257598000: DRAM: system.mem_ctrl.dram: Address: 0xf3c Rank 0 Bank 0 Row 0
257598000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf3c, rank/bank/row 0 0 0
257598000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257598000
257616750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257647000: DRAM: system.mem_ctrl.dram: Address: 0x1020 Rank 0 Bank 0 Row 0
257647000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1020, rank/bank/row 0 0 0
257647000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257647000
257665750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257696000: DRAM: system.mem_ctrl.dram: Address: 0xf40 Rank 0 Bank 0 Row 0
257696000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf40, rank/bank/row 0 0 0
257696000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257696000
257714750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257745000: DRAM: system.mem_ctrl.dram: Address: 0x1018 Rank 0 Bank 0 Row 0
257745000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1018, rank/bank/row 0 0 0
257745000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257745000
257763750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257794000: DRAM: system.mem_ctrl.dram: Address: 0xf44 Rank 0 Bank 0 Row 0
257794000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf44, rank/bank/row 0 0 0
257794000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257794000
257812750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257843000: DRAM: system.mem_ctrl.dram: Address: 0xf48 Rank 0 Bank 0 Row 0
257843000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf48, rank/bank/row 0 0 0
257843000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257843000
257861750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
257892000: DRAM: system.mem_ctrl.dram: Address: 0x76e78 Rank 1 Bank 3 Row 3
257892000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76e78, rank/bank/row 1 3 3
257892000: DRAM: system.mem_ctrl.dram: Activate at tick 257892000
257892000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 257892000, now got 1 active
257892000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257905750
257924500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
257955000: DRAM: system.mem_ctrl.dram: Address: 0xf4c Rank 0 Bank 0 Row 0
257955000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf4c, rank/bank/row 0 0 0
257955000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 257955000
257973750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258004000: DRAM: system.mem_ctrl.dram: Address: 0xf50 Rank 0 Bank 0 Row 0
258004000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf50, rank/bank/row 0 0 0
258004000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258004000
258022750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258053000: DRAM: system.mem_ctrl.dram: Address: 0xf54 Rank 0 Bank 0 Row 0
258053000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf54, rank/bank/row 0 0 0
258053000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258053000
258053000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 258060500, now got 0 active
258053000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
258071750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258102000: DRAM: system.mem_ctrl.dram: Address: 0xf58 Rank 0 Bank 0 Row 0
258102000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf58, rank/bank/row 0 0 0
258102000: DRAM: system.mem_ctrl.dram: Activate at tick 258102000
258102000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 258102000, now got 1 active
258102000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258115750
258134500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258165000: DRAM: system.mem_ctrl.dram: Address: 0xf5c Rank 0 Bank 0 Row 0
258165000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf5c, rank/bank/row 0 0 0
258165000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258165000
258183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258214000: DRAM: system.mem_ctrl.dram: Address: 0x76e78 Rank 1 Bank 3 Row 3
258256000: DRAM: system.mem_ctrl.dram: Address: 0xf60 Rank 0 Bank 0 Row 0
258256000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf60, rank/bank/row 0 0 0
258256000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258256000
258274750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258326000: DRAM: system.mem_ctrl.dram: Address: 0xf64 Rank 0 Bank 0 Row 0
258326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf64, rank/bank/row 0 0 0
258326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258326000
258344750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258395000: DRAM: system.mem_ctrl.dram: Address: 0xf68 Rank 0 Bank 0 Row 0
258395000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf68, rank/bank/row 0 0 0
258395000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258395000
258413750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258444000: DRAM: system.mem_ctrl.dram: Address: 0xf6c Rank 0 Bank 0 Row 0
258444000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf6c, rank/bank/row 0 0 0
258444000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258444000
258462750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258493000: DRAM: system.mem_ctrl.dram: Address: 0x1018 Rank 0 Bank 0 Row 0
258493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1018, rank/bank/row 0 0 0
258493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258493000
258511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258542000: DRAM: system.mem_ctrl.dram: Address: 0xf70 Rank 0 Bank 0 Row 0
258542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf70, rank/bank/row 0 0 0
258542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258542000
258560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258591000: DRAM: system.mem_ctrl.dram: Address: 0xf74 Rank 0 Bank 0 Row 0
258591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf74, rank/bank/row 0 0 0
258591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258591000
258609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258660000: DRAM: system.mem_ctrl.dram: Address: 0xf78 Rank 0 Bank 0 Row 0
258660000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf78, rank/bank/row 0 0 0
258660000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258660000
258678750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258709000: DRAM: system.mem_ctrl.dram: Address: 0xf7c Rank 0 Bank 0 Row 0
258709000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf7c, rank/bank/row 0 0 0
258709000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258709000
258727750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258758000: DRAM: system.mem_ctrl.dram: Address: 0xf80 Rank 0 Bank 0 Row 0
258758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf80, rank/bank/row 0 0 0
258758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258758000
258776750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258807000: DRAM: system.mem_ctrl.dram: Address: 0xf84 Rank 0 Bank 0 Row 0
258807000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf84, rank/bank/row 0 0 0
258807000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258807000
258825750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258856000: DRAM: system.mem_ctrl.dram: Address: 0xf88 Rank 0 Bank 0 Row 0
258856000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf88, rank/bank/row 0 0 0
258856000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258856000
258874750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258905000: DRAM: system.mem_ctrl.dram: Address: 0xf8c Rank 0 Bank 0 Row 0
258905000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf8c, rank/bank/row 0 0 0
258905000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258905000
258923750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
258954000: DRAM: system.mem_ctrl.dram: Address: 0x78fc0 Rank 1 Bank 4 Row 3
258954000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc0, rank/bank/row 1 4 3
258954000: DRAM: system.mem_ctrl.dram: Activate at tick 258954000
258954000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 258954000, now got 2 active
258954000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 258967750
258986500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259037000: DRAM: system.mem_ctrl.dram: Address: 0x78fc4 Rank 1 Bank 4 Row 3
259037000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc4, rank/bank/row 1 4 3
259037000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259037000
259055750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259086000: DRAM: system.mem_ctrl.dram: Address: 0x78fc8 Rank 1 Bank 4 Row 3
259086000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc8, rank/bank/row 1 4 3
259086000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259086000
259104750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259156000: DRAM: system.mem_ctrl.dram: Address: 0x78fcc Rank 1 Bank 4 Row 3
259156000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fcc, rank/bank/row 1 4 3
259156000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259156000
259174750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259205000: DRAM: system.mem_ctrl.dram: Address: 0x78fd0 Rank 1 Bank 4 Row 3
259205000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd0, rank/bank/row 1 4 3
259205000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259205000
259223750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259254000: DRAM: system.mem_ctrl.dram: Address: 0x78fd4 Rank 1 Bank 4 Row 3
259254000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd4, rank/bank/row 1 4 3
259254000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259254000
259272750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259303000: DRAM: system.mem_ctrl.dram: Address: 0x78fd8 Rank 1 Bank 4 Row 3
259303000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd8, rank/bank/row 1 4 3
259303000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259303000
259321750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259352000: DRAM: system.mem_ctrl.dram: Address: 0x78fdc Rank 1 Bank 4 Row 3
259352000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fdc, rank/bank/row 1 4 3
259352000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259352000
259370750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259401000: DRAM: system.mem_ctrl.dram: Address: 0xf90 Rank 0 Bank 0 Row 0
259401000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf90, rank/bank/row 0 0 0
259401000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259401000
259401000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 259408500, now got 0 active
259401000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
259419750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
259450000: DRAM: system.mem_ctrl.dram: Address: 0xf94 Rank 0 Bank 0 Row 0
259450000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf94, rank/bank/row 0 0 0
259450000: DRAM: system.mem_ctrl.dram: Activate at tick 259450000
259450000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 259450000, now got 1 active
259450000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259463750
259482500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
259513000: DRAM: system.mem_ctrl.dram: Address: 0xf98 Rank 0 Bank 0 Row 0
259513000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf98, rank/bank/row 0 0 0
259513000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259513000
259531750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
259562000: DRAM: system.mem_ctrl.dram: Address: 0xf9c Rank 0 Bank 0 Row 0
259562000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xf9c, rank/bank/row 0 0 0
259562000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259562000
259580750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
259611000: DRAM: system.mem_ctrl.dram: Address: 0xfa0 Rank 0 Bank 0 Row 0
259611000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xfa0, rank/bank/row 0 0 0
259611000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259611000
259629750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
259660000: DRAM: system.mem_ctrl.dram: Address: 0xfa4 Rank 0 Bank 0 Row 0
259660000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xfa4, rank/bank/row 0 0 0
259660000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259660000
259678750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
259709000: DRAM: system.mem_ctrl.dram: Address: 0xfa8 Rank 0 Bank 0 Row 0
259709000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xfa8, rank/bank/row 0 0 0
259709000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259709000
259727750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
259758000: DRAM: system.mem_ctrl.dram: Address: 0xfac Rank 0 Bank 0 Row 0
259758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xfac, rank/bank/row 0 0 0
259758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259758000
259776750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
259807000: DRAM: system.mem_ctrl.dram: Address: 0xfb0 Rank 0 Bank 0 Row 0
259807000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xfb0, rank/bank/row 0 0 0
259807000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259807000
259825750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
259856000: DRAM: system.mem_ctrl.dram: Address: 0x77cfc Rank 1 Bank 3 Row 3
259856000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cfc, rank/bank/row 1 3 3
259856000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259856000
259857000: DRAM: system.mem_ctrl.dram: Address: 0x77d00 Rank 1 Bank 3 Row 3
259857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d00, rank/bank/row 1 3 3
259857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259861000
259874750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 1
259879750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259910000: DRAM: system.mem_ctrl.dram: Address: 0x77d04 Rank 1 Bank 3 Row 3
259910000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d04, rank/bank/row 1 3 3
259910000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259910000
259928750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
259959000: DRAM: system.mem_ctrl.dram: Address: 0x77d0c Rank 1 Bank 3 Row 3
259959000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d0c, rank/bank/row 1 3 3
259959000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 259959000
259977750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
260008000: DRAM: system.mem_ctrl.dram: Address: 0x1044 Rank 0 Bank 0 Row 0
260008000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1044, rank/bank/row 0 0 0
260008000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260008000
260026750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260057000: DRAM: system.mem_ctrl.dram: Address: 0x1048 Rank 0 Bank 0 Row 0
260057000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1048, rank/bank/row 0 0 0
260057000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260057000
260075750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260106000: DRAM: system.mem_ctrl.dram: Address: 0x104c Rank 0 Bank 0 Row 0
260106000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x104c, rank/bank/row 0 0 0
260106000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260106000
260124750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260155000: DRAM: system.mem_ctrl.dram: Address: 0x1050 Rank 0 Bank 0 Row 0
260155000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1050, rank/bank/row 0 0 0
260155000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260155000
260173750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260267000: DRAM: system.mem_ctrl.dram: Address: 0x1054 Rank 0 Bank 0 Row 0
260267000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1054, rank/bank/row 0 0 0
260267000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260267000
260285750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260316000: DRAM: system.mem_ctrl.dram: Address: 0x1058 Rank 0 Bank 0 Row 0
260316000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1058, rank/bank/row 0 0 0
260316000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260316000
260334750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260365000: DRAM: system.mem_ctrl.dram: Address: 0x105c Rank 0 Bank 0 Row 0
260365000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x105c, rank/bank/row 0 0 0
260365000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260365000
260383750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260414000: DRAM: system.mem_ctrl.dram: Address: 0x78fa0 Rank 1 Bank 4 Row 3
260414000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fa0, rank/bank/row 1 4 3
260414000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260414000
260432750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
260463000: DRAM: system.mem_ctrl.dram: Address: 0x78fa4 Rank 1 Bank 4 Row 3
260463000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fa4, rank/bank/row 1 4 3
260463000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260463000
260481750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
260512000: DRAM: system.mem_ctrl.dram: Address: 0x1060 Rank 0 Bank 0 Row 0
260512000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1060, rank/bank/row 0 0 0
260512000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260512000
260512000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 260519500, now got 0 active
260512000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
260530750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260561000: DRAM: system.mem_ctrl.dram: Address: 0x1064 Rank 0 Bank 0 Row 0
260561000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1064, rank/bank/row 0 0 0
260561000: DRAM: system.mem_ctrl.dram: Activate at tick 260561000
260561000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 260561000, now got 1 active
260561000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260574750
260593500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260624000: DRAM: system.mem_ctrl.dram: Address: 0x1068 Rank 0 Bank 0 Row 0
260624000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1068, rank/bank/row 0 0 0
260624000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260624000
260642750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260694000: DRAM: system.mem_ctrl.dram: Address: 0x106c Rank 0 Bank 0 Row 0
260694000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x106c, rank/bank/row 0 0 0
260694000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260694000
260712750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260743000: DRAM: system.mem_ctrl.dram: Address: 0x1070 Rank 0 Bank 0 Row 0
260743000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1070, rank/bank/row 0 0 0
260743000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260743000
260761750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260792000: DRAM: system.mem_ctrl.dram: Address: 0x77d10 Rank 1 Bank 3 Row 3
260792000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d10, rank/bank/row 1 3 3
260792000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260792000
260810750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
260841000: DRAM: system.mem_ctrl.dram: Address: 0x77d18 Rank 1 Bank 3 Row 3
260841000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d18, rank/bank/row 1 3 3
260841000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260841000
260859750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
260890000: DRAM: system.mem_ctrl.dram: Address: 0x400 Rank 0 Bank 0 Row 0
260890000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x400, rank/bank/row 0 0 0
260890000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260890000
260908750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260939000: DRAM: system.mem_ctrl.dram: Address: 0x534 Rank 0 Bank 0 Row 0
260939000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x534, rank/bank/row 0 0 0
260939000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260939000
260957750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
260988000: DRAM: system.mem_ctrl.dram: Address: 0x404 Rank 0 Bank 0 Row 0
260988000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x404, rank/bank/row 0 0 0
260988000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 260988000
261006750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261037000: DRAM: system.mem_ctrl.dram: Address: 0x74fdc Rank 1 Bank 2 Row 3
261037000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fdc, rank/bank/row 1 2 3
261037000: DRAM: system.mem_ctrl.dram: Activate at tick 261037000
261037000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 261037000, now got 3 active
261037000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261050750
261069500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
261100000: DRAM: system.mem_ctrl.dram: Address: 0x408 Rank 0 Bank 0 Row 0
261100000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x408, rank/bank/row 0 0 0
261100000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261100000
261118750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261149000: DRAM: system.mem_ctrl.dram: Address: 0x40c Rank 0 Bank 0 Row 0
261149000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x40c, rank/bank/row 0 0 0
261149000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261149000
261167750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261198000: DRAM: system.mem_ctrl.dram: Address: 0x410 Rank 0 Bank 0 Row 0
261198000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x410, rank/bank/row 0 0 0
261198000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261198000
261216750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261247000: DRAM: system.mem_ctrl.dram: Address: 0x414 Rank 0 Bank 0 Row 0
261247000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x414, rank/bank/row 0 0 0
261247000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261247000
261265750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261296000: DRAM: system.mem_ctrl.dram: Address: 0x418 Rank 0 Bank 0 Row 0
261296000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x418, rank/bank/row 0 0 0
261296000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261296000
261314750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261345000: DRAM: system.mem_ctrl.dram: Address: 0x518 Rank 0 Bank 0 Row 0
261345000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x518, rank/bank/row 0 0 0
261345000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261345000
261363750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261394000: DRAM: system.mem_ctrl.dram: Address: 0x41c Rank 0 Bank 0 Row 0
261394000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x41c, rank/bank/row 0 0 0
261394000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261394000
261412750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261443000: DRAM: system.mem_ctrl.dram: Address: 0x77d28 Rank 1 Bank 3 Row 3
261443000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d28, rank/bank/row 1 3 3
261443000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261443000
261461750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
261492000: DRAM: system.mem_ctrl.dram: Address: 0x420 Rank 0 Bank 0 Row 0
261492000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x420, rank/bank/row 0 0 0
261492000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261492000
261510750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261541000: DRAM: system.mem_ctrl.dram: Address: 0x77d24 Rank 1 Bank 3 Row 3
261541000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d24, rank/bank/row 1 3 3
261541000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261541000
261559750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
261590000: DRAM: system.mem_ctrl.dram: Address: 0x424 Rank 0 Bank 0 Row 0
261590000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x424, rank/bank/row 0 0 0
261590000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261590000
261590000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 261597500, now got 0 active
261590000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
261608750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261639000: DRAM: system.mem_ctrl.dram: Address: 0x764fc Rank 1 Bank 3 Row 3
261639000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764fc, rank/bank/row 1 3 3
261639000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261639000
261657750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
261688000: DRAM: system.mem_ctrl.dram: Address: 0x428 Rank 0 Bank 0 Row 0
261688000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x428, rank/bank/row 0 0 0
261688000: DRAM: system.mem_ctrl.dram: Activate at tick 261688000
261688000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 261688000, now got 1 active
261688000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261701750
261720500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261751000: DRAM: system.mem_ctrl.dram: Address: 0x9a8 Rank 0 Bank 0 Row 0
261751000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9a8, rank/bank/row 0 0 0
261751000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261751000
261769750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261947000: DRAM: system.mem_ctrl.dram: Address: 0x9ac Rank 0 Bank 0 Row 0
261947000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9ac, rank/bank/row 0 0 0
261947000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261947000
261965750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
261996000: DRAM: system.mem_ctrl.dram: Address: 0xa38 Rank 0 Bank 0 Row 0
261996000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa38, rank/bank/row 0 0 0
261996000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 261996000
262014750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262045000: DRAM: system.mem_ctrl.dram: Address: 0x9b0 Rank 0 Bank 0 Row 0
262045000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9b0, rank/bank/row 0 0 0
262045000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262045000
262063750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262094000: DRAM: system.mem_ctrl.dram: Address: 0xa3c Rank 0 Bank 0 Row 0
262094000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa3c, rank/bank/row 0 0 0
262094000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262094000
262112750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262143000: DRAM: system.mem_ctrl.dram: Address: 0x9b4 Rank 0 Bank 0 Row 0
262143000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9b4, rank/bank/row 0 0 0
262143000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262143000
262161750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262192000: DRAM: system.mem_ctrl.dram: Address: 0x9b8 Rank 0 Bank 0 Row 0
262192000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9b8, rank/bank/row 0 0 0
262192000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262192000
262210750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262241000: DRAM: system.mem_ctrl.dram: Address: 0x9bc Rank 0 Bank 0 Row 0
262241000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9bc, rank/bank/row 0 0 0
262241000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262241000
262259750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262290000: DRAM: system.mem_ctrl.dram: Address: 0x9c0 Rank 0 Bank 0 Row 0
262290000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9c0, rank/bank/row 0 0 0
262290000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262290000
262308750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262339000: DRAM: system.mem_ctrl.dram: Address: 0x9c4 Rank 0 Bank 0 Row 0
262339000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9c4, rank/bank/row 0 0 0
262339000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262339000
262357750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262388000: DRAM: system.mem_ctrl.dram: Address: 0x9c8 Rank 0 Bank 0 Row 0
262388000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9c8, rank/bank/row 0 0 0
262388000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262388000
262406750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262437000: DRAM: system.mem_ctrl.dram: Address: 0x9cc Rank 0 Bank 0 Row 0
262437000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9cc, rank/bank/row 0 0 0
262437000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262437000
262455750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262486000: DRAM: system.mem_ctrl.dram: Address: 0x9f4 Rank 0 Bank 0 Row 0
262486000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9f4, rank/bank/row 0 0 0
262486000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262486000
262504750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262535000: DRAM: system.mem_ctrl.dram: Address: 0x134 Rank 0 Bank 0 Row 0
262535000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x134, rank/bank/row 0 0 0
262535000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262535000
262553750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262605000: DRAM: system.mem_ctrl.dram: Address: 0x138 Rank 0 Bank 0 Row 0
262605000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x138, rank/bank/row 0 0 0
262605000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262605000
262605000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 262612500, now got 0 active
262605000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
262623750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262654000: DRAM: system.mem_ctrl.dram: Address: 0x13c Rank 0 Bank 0 Row 0
262654000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x13c, rank/bank/row 0 0 0
262654000: DRAM: system.mem_ctrl.dram: Activate at tick 262654000
262654000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 262654000, now got 1 active
262654000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262667750
262686500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262717000: DRAM: system.mem_ctrl.dram: Address: 0x188 Rank 0 Bank 0 Row 0
262717000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x188, rank/bank/row 0 0 0
262717000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262717000
262735750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262766000: DRAM: system.mem_ctrl.dram: Address: 0x1a4 Rank 0 Bank 0 Row 0
262766000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1a4, rank/bank/row 0 0 0
262766000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262766000
262784750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262815000: DRAM: system.mem_ctrl.dram: Address: 0x18c Rank 0 Bank 0 Row 0
262815000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x18c, rank/bank/row 0 0 0
262815000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262815000
262833750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262864000: DRAM: system.mem_ctrl.dram: Address: 0x1a8 Rank 0 Bank 0 Row 0
262864000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1a8, rank/bank/row 0 0 0
262864000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262864000
262882750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262913000: DRAM: system.mem_ctrl.dram: Address: 0x190 Rank 0 Bank 0 Row 0
262913000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x190, rank/bank/row 0 0 0
262913000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262913000
262931750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
262962000: DRAM: system.mem_ctrl.dram: Address: 0x194 Rank 0 Bank 0 Row 0
262962000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x194, rank/bank/row 0 0 0
262962000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 262962000
262980750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263011000: DRAM: system.mem_ctrl.dram: Address: 0x75068 Rank 1 Bank 2 Row 3
263011000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75068, rank/bank/row 1 2 3
263011000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263011000
263029750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
263060000: DRAM: system.mem_ctrl.dram: Address: 0x198 Rank 0 Bank 0 Row 0
263060000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x198, rank/bank/row 0 0 0
263060000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263060000
263078750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263109000: DRAM: system.mem_ctrl.dram: Address: 0x19c Rank 0 Bank 0 Row 0
263109000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x19c, rank/bank/row 0 0 0
263109000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263109000
263127750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263158000: DRAM: system.mem_ctrl.dram: Address: 0x140 Rank 0 Bank 0 Row 0
263158000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x140, rank/bank/row 0 0 0
263158000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263158000
263176750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263207000: DRAM: system.mem_ctrl.dram: Address: 0x144 Rank 0 Bank 0 Row 0
263207000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x144, rank/bank/row 0 0 0
263207000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263207000
263225750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263256000: DRAM: system.mem_ctrl.dram: Address: 0x77cfc Rank 1 Bank 3 Row 3
263256000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cfc, rank/bank/row 1 3 3
263256000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263256000
263274750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
263305000: DRAM: system.mem_ctrl.dram: Address: 0x9f8 Rank 0 Bank 0 Row 0
263305000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9f8, rank/bank/row 0 0 0
263305000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263305000
263323750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263354000: DRAM: system.mem_ctrl.dram: Address: 0xa40 Rank 0 Bank 0 Row 0
263354000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa40, rank/bank/row 0 0 0
263354000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263354000
263372750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263403000: DRAM: system.mem_ctrl.dram: Address: 0x9fc Rank 0 Bank 0 Row 0
263403000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9fc, rank/bank/row 0 0 0
263403000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263403000
263421750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263452000: DRAM: system.mem_ctrl.dram: Address: 0xa44 Rank 0 Bank 0 Row 0
263452000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa44, rank/bank/row 0 0 0
263452000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263452000
263470750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263501000: DRAM: system.mem_ctrl.dram: Address: 0xa00 Rank 0 Bank 0 Row 0
263501000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa00, rank/bank/row 0 0 0
263501000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263501000
263501000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 263508500, now got 0 active
263501000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
263519750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263550000: DRAM: system.mem_ctrl.dram: Address: 0xa04 Rank 0 Bank 0 Row 0
263550000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa04, rank/bank/row 0 0 0
263550000: DRAM: system.mem_ctrl.dram: Activate at tick 263550000
263550000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 263550000, now got 1 active
263550000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263563750
263582500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263613000: DRAM: system.mem_ctrl.dram: Address: 0xa08 Rank 0 Bank 0 Row 0
263613000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa08, rank/bank/row 0 0 0
263613000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263613000
263631750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263662000: DRAM: system.mem_ctrl.dram: Address: 0xa0c Rank 0 Bank 0 Row 0
263662000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa0c, rank/bank/row 0 0 0
263662000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263662000
263680750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263711000: DRAM: system.mem_ctrl.dram: Address: 0xa10 Rank 0 Bank 0 Row 0
263711000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa10, rank/bank/row 0 0 0
263711000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263711000
263729750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263760000: DRAM: system.mem_ctrl.dram: Address: 0xa14 Rank 0 Bank 0 Row 0
263760000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa14, rank/bank/row 0 0 0
263760000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263760000
263778750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263809000: DRAM: system.mem_ctrl.dram: Address: 0xa18 Rank 0 Bank 0 Row 0
263809000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa18, rank/bank/row 0 0 0
263809000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263809000
263827750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263858000: DRAM: system.mem_ctrl.dram: Address: 0xa1c Rank 0 Bank 0 Row 0
263858000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa1c, rank/bank/row 0 0 0
263858000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263858000
263876750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263907000: DRAM: system.mem_ctrl.dram: Address: 0xa20 Rank 0 Bank 0 Row 0
263907000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa20, rank/bank/row 0 0 0
263907000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263907000
263925750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
263956000: DRAM: system.mem_ctrl.dram: Address: 0x74fc4 Rank 1 Bank 2 Row 3
263956000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fc4, rank/bank/row 1 2 3
263956000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 263956000
263974750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
264005000: DRAM: system.mem_ctrl.dram: Address: 0x1ec Rank 0 Bank 0 Row 0
264005000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ec, rank/bank/row 0 0 0
264005000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264005000
264023750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264054000: DRAM: system.mem_ctrl.dram: Address: 0x234 Rank 0 Bank 0 Row 0
264054000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x234, rank/bank/row 0 0 0
264054000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264054000
264072750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264103000: DRAM: system.mem_ctrl.dram: Address: 0x1f0 Rank 0 Bank 0 Row 0
264103000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1f0, rank/bank/row 0 0 0
264103000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264103000
264121750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264173000: DRAM: system.mem_ctrl.dram: Address: 0x1f4 Rank 0 Bank 0 Row 0
264173000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1f4, rank/bank/row 0 0 0
264173000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264173000
264191750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264222000: DRAM: system.mem_ctrl.dram: Address: 0x1f8 Rank 0 Bank 0 Row 0
264222000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1f8, rank/bank/row 0 0 0
264222000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264222000
264240750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264271000: DRAM: system.mem_ctrl.dram: Address: 0x1fc Rank 0 Bank 0 Row 0
264271000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1fc, rank/bank/row 0 0 0
264271000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264271000
264289750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264320000: DRAM: system.mem_ctrl.dram: Address: 0x20c Rank 0 Bank 0 Row 0
264320000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20c, rank/bank/row 0 0 0
264320000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264320000
264338750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264369000: DRAM: system.mem_ctrl.dram: Address: 0x240 Rank 0 Bank 0 Row 0
264369000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x240, rank/bank/row 0 0 0
264369000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264369000
264369000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 264376500, now got 0 active
264369000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
264387750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264418000: DRAM: system.mem_ctrl.dram: Address: 0x210 Rank 0 Bank 0 Row 0
264418000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x210, rank/bank/row 0 0 0
264418000: DRAM: system.mem_ctrl.dram: Activate at tick 264418000
264418000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 264418000, now got 1 active
264418000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264431750
264450500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264481000: DRAM: system.mem_ctrl.dram: Address: 0x74fd0 Rank 1 Bank 2 Row 3
264481000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fd0, rank/bank/row 1 2 3
264481000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264481000
264499750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
264530000: DRAM: system.mem_ctrl.dram: Address: 0x214 Rank 0 Bank 0 Row 0
264530000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x214, rank/bank/row 0 0 0
264530000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264530000
264548750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264579000: DRAM: system.mem_ctrl.dram: Address: 0x218 Rank 0 Bank 0 Row 0
264579000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218, rank/bank/row 0 0 0
264579000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264579000
264597750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264628000: DRAM: system.mem_ctrl.dram: Address: 0x22c Rank 0 Bank 0 Row 0
264628000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22c, rank/bank/row 0 0 0
264628000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264628000
264646750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264677000: DRAM: system.mem_ctrl.dram: Address: 0x230 Rank 0 Bank 0 Row 0
264677000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x230, rank/bank/row 0 0 0
264677000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264677000
264695750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
264726000: DRAM: system.mem_ctrl.dram: Address: 0x77cfc Rank 1 Bank 3 Row 3
264726000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cfc, rank/bank/row 1 3 3
264726000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 264726000
264732500: DRAM: 1: Refresh due
264732500: DRAM: 1: Precharging all
264732500: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 264733500, now got 2 active
264732500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 264733500, now got 1 active
264732500: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 264733500, now got 0 active
264732500: DRAM: 0: Refresh due
264732500: DRAM: 0: Precharging all
264732500: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 264732500, now got 0 active
264744750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
264775000: DRAM: system.mem_ctrl.dram: Address: 0xa24 Rank 0 Bank 0 Row 0
265006250: DRAM: 0: Scheduling next request after refreshing rank 0
265006250: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa24, rank/bank/row 0 0 0
265006250: DRAM: system.mem_ctrl.dram: Activate at tick 265006250
265006250: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 265006250, now got 1 active
265006250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265020000
265007250: DRAM: 1: Scheduling next request after refreshing rank 1
265038750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265069000: DRAM: system.mem_ctrl.dram: Address: 0xa28 Rank 0 Bank 0 Row 0
265069000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa28, rank/bank/row 0 0 0
265069000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265069000
265087750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265118000: DRAM: system.mem_ctrl.dram: Address: 0xa2c Rank 0 Bank 0 Row 0
265118000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa2c, rank/bank/row 0 0 0
265118000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265118000
265136750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265167000: DRAM: system.mem_ctrl.dram: Address: 0xa30 Rank 0 Bank 0 Row 0
265167000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa30, rank/bank/row 0 0 0
265167000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265167000
265185750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265216000: DRAM: system.mem_ctrl.dram: Address: 0xa34 Rank 0 Bank 0 Row 0
265216000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa34, rank/bank/row 0 0 0
265216000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265216000
265234750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265265000: DRAM: system.mem_ctrl.dram: Address: 0x77d04 Rank 1 Bank 3 Row 3
265265000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d04, rank/bank/row 1 3 3
265265000: DRAM: system.mem_ctrl.dram: Activate at tick 265265000
265265000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 265265000, now got 1 active
265265000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265278750
265297500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
265328000: DRAM: system.mem_ctrl.dram: Address: 0x77d0c Rank 1 Bank 3 Row 3
265328000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d0c, rank/bank/row 1 3 3
265328000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265328000
265346750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
265377000: DRAM: system.mem_ctrl.dram: Address: 0x77d14 Rank 1 Bank 3 Row 3
265377000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d14, rank/bank/row 1 3 3
265377000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265377000
265395750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
265426000: DRAM: system.mem_ctrl.dram: Address: 0x77d1c Rank 1 Bank 3 Row 3
265426000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d1c, rank/bank/row 1 3 3
265426000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265426000
265444750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
265475000: DRAM: system.mem_ctrl.dram: Address: 0x42c Rank 0 Bank 0 Row 0
265475000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x42c, rank/bank/row 0 0 0
265475000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265475000
265493750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265524000: DRAM: system.mem_ctrl.dram: Address: 0x430 Rank 0 Bank 0 Row 0
265524000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x430, rank/bank/row 0 0 0
265524000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265524000
265542750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265573000: DRAM: system.mem_ctrl.dram: Address: 0xa60 Rank 0 Bank 0 Row 0
265573000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa60, rank/bank/row 0 0 0
265573000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265573000
265591750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265622000: DRAM: system.mem_ctrl.dram: Address: 0xa64 Rank 0 Bank 0 Row 0
265622000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa64, rank/bank/row 0 0 0
265622000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265622000
265640750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
265671000: DRAM: system.mem_ctrl.dram: Address: 0x117a0 Rank 1 Bank 0 Row 0
265671000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117a0, rank/bank/row 1 0 0
265671000: DRAM: system.mem_ctrl.dram: Activate at tick 265671000
265671000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 265671000, now got 2 active
265671000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265684750
265703500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
265734000: DRAM: system.mem_ctrl.dram: Address: 0x117a4 Rank 1 Bank 0 Row 0
265734000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117a4, rank/bank/row 1 0 0
265734000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265734000
265752750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
265867000: DRAM: system.mem_ctrl.dram: Address: 0x77d40 Rank 1 Bank 3 Row 3
265993000: DRAM: system.mem_ctrl.dram: Address: 0x117a8 Rank 1 Bank 0 Row 0
265993000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117a8, rank/bank/row 1 0 0
265993000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 265993000
266011750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266042000: DRAM: system.mem_ctrl.dram: Address: 0x117e8 Rank 1 Bank 0 Row 0
266042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117e8, rank/bank/row 1 0 0
266042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266042000
266060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266091000: DRAM: system.mem_ctrl.dram: Address: 0x117ac Rank 1 Bank 0 Row 0
266091000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117ac, rank/bank/row 1 0 0
266091000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266091000
266109750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266140000: DRAM: system.mem_ctrl.dram: Address: 0x76ac8 Rank 1 Bank 3 Row 3
266140000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76ac8, rank/bank/row 1 3 3
266140000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266140000
266158750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266189000: DRAM: system.mem_ctrl.dram: Address: 0x117b0 Rank 1 Bank 0 Row 0
266189000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117b0, rank/bank/row 1 0 0
266189000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266189000
266207750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266238000: DRAM: system.mem_ctrl.dram: Address: 0x117b4 Rank 1 Bank 0 Row 0
266238000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117b4, rank/bank/row 1 0 0
266238000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266238000
266256750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266287000: DRAM: system.mem_ctrl.dram: Address: 0x117b8 Rank 1 Bank 0 Row 0
266287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117b8, rank/bank/row 1 0 0
266287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266287000
266305750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266546000: DRAM: system.mem_ctrl.dram: Address: 0x77d80 Rank 1 Bank 3 Row 3
266672000: DRAM: system.mem_ctrl.dram: Address: 0x117bc Rank 1 Bank 0 Row 0
266672000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117bc, rank/bank/row 1 0 0
266672000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266672000
266690750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266721000: DRAM: system.mem_ctrl.dram: Address: 0x117c0 Rank 1 Bank 0 Row 0
266721000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117c0, rank/bank/row 1 0 0
266721000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266721000
266739750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266791000: DRAM: system.mem_ctrl.dram: Address: 0x117c4 Rank 1 Bank 0 Row 0
266791000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117c4, rank/bank/row 1 0 0
266791000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266791000
266809750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266840000: DRAM: system.mem_ctrl.dram: Address: 0x117c8 Rank 1 Bank 0 Row 0
266840000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117c8, rank/bank/row 1 0 0
266840000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266840000
266858750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266889000: DRAM: system.mem_ctrl.dram: Address: 0x117e4 Rank 1 Bank 0 Row 0
266889000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117e4, rank/bank/row 1 0 0
266889000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266889000
266907750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266938000: DRAM: system.mem_ctrl.dram: Address: 0x117f0 Rank 1 Bank 0 Row 0
266938000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117f0, rank/bank/row 1 0 0
266938000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266938000
266956750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
266987000: DRAM: system.mem_ctrl.dram: Address: 0x117f4 Rank 1 Bank 0 Row 0
266987000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117f4, rank/bank/row 1 0 0
266987000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 266987000
267005750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267078000: DRAM: system.mem_ctrl.dram: Address: 0x117f8 Rank 1 Bank 0 Row 0
267078000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117f8, rank/bank/row 1 0 0
267078000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267078000
267078000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 267085500, now got 1 active
267078000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 8
267096750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267127000: DRAM: system.mem_ctrl.dram: Address: 0x117fc Rank 1 Bank 0 Row 0
267127000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117fc, rank/bank/row 1 0 0
267127000: DRAM: system.mem_ctrl.dram: Activate at tick 267127000
267127000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 1 at tick 267127000, now got 2 active
267127000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267140750
267159500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267190000: DRAM: system.mem_ctrl.dram: Address: 0x11800 Rank 1 Bank 0 Row 0
267190000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11800, rank/bank/row 1 0 0
267190000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267190000
267208750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267239000: DRAM: system.mem_ctrl.dram: Address: 0x11804 Rank 1 Bank 0 Row 0
267239000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11804, rank/bank/row 1 0 0
267239000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267239000
267257750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267288000: DRAM: system.mem_ctrl.dram: Address: 0x11808 Rank 1 Bank 0 Row 0
267288000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11808, rank/bank/row 1 0 0
267288000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267288000
267306750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267337000: DRAM: system.mem_ctrl.dram: Address: 0x77e30 Rank 1 Bank 3 Row 3
267358000: DRAM: system.mem_ctrl.dram: Address: 0x1180c Rank 1 Bank 0 Row 0
267358000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1180c, rank/bank/row 1 0 0
267358000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267358000
267376750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267407000: DRAM: system.mem_ctrl.dram: Address: 0x77d18 Rank 1 Bank 3 Row 3
267407000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d18, rank/bank/row 1 3 3
267407000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267407000
267425750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267456000: DRAM: system.mem_ctrl.dram: Address: 0x434 Rank 0 Bank 0 Row 0
267456000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x434, rank/bank/row 0 0 0
267456000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267456000
267474750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267505000: DRAM: system.mem_ctrl.dram: Address: 0x438 Rank 0 Bank 0 Row 0
267505000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x438, rank/bank/row 0 0 0
267505000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267505000
267523750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267554000: DRAM: system.mem_ctrl.dram: Address: 0x43c Rank 0 Bank 0 Row 0
267554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x43c, rank/bank/row 0 0 0
267554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267554000
267572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267603000: DRAM: system.mem_ctrl.dram: Address: 0xa50 Rank 0 Bank 0 Row 0
267603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa50, rank/bank/row 0 0 0
267603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267603000
267621750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267652000: DRAM: system.mem_ctrl.dram: Address: 0xa54 Rank 0 Bank 0 Row 0
267652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa54, rank/bank/row 0 0 0
267652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267652000
267670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267701000: DRAM: system.mem_ctrl.dram: Address: 0x78fe0 Rank 1 Bank 4 Row 3
267701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe0, rank/bank/row 1 4 3
267701000: DRAM: system.mem_ctrl.dram: Activate at tick 267701000
267701000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 267701000, now got 3 active
267701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267714750
267733500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267764000: DRAM: system.mem_ctrl.dram: Address: 0x78fe4 Rank 1 Bank 4 Row 3
267764000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe4, rank/bank/row 1 4 3
267764000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267764000
267782750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
267813000: DRAM: system.mem_ctrl.dram: Address: 0x440 Rank 0 Bank 0 Row 0
267813000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x440, rank/bank/row 0 0 0
267813000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267813000
267831750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267862000: DRAM: system.mem_ctrl.dram: Address: 0x444 Rank 0 Bank 0 Row 0
267862000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x444, rank/bank/row 0 0 0
267862000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267862000
267862000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 267869500, now got 0 active
267862000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
267880750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267911000: DRAM: system.mem_ctrl.dram: Address: 0x448 Rank 0 Bank 0 Row 0
267911000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x448, rank/bank/row 0 0 0
267911000: DRAM: system.mem_ctrl.dram: Activate at tick 267911000
267911000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 267911000, now got 1 active
267911000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267924750
267943500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
267974000: DRAM: system.mem_ctrl.dram: Address: 0x79060 Rank 1 Bank 4 Row 3
267974000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x79060, rank/bank/row 1 4 3
267974000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 267974000
267992750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
268023000: DRAM: system.mem_ctrl.dram: Address: 0x44c Rank 0 Bank 0 Row 0
268023000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x44c, rank/bank/row 0 0 0
268023000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268023000
268041750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268072000: DRAM: system.mem_ctrl.dram: Address: 0x77d28 Rank 1 Bank 3 Row 3
268072000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d28, rank/bank/row 1 3 3
268072000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268072000
268090750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
268121000: DRAM: system.mem_ctrl.dram: Address: 0x450 Rank 0 Bank 0 Row 0
268121000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x450, rank/bank/row 0 0 0
268121000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268121000
268139750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268170000: DRAM: system.mem_ctrl.dram: Address: 0x77d24 Rank 1 Bank 3 Row 3
268170000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d24, rank/bank/row 1 3 3
268170000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268170000
268188750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
268219000: DRAM: system.mem_ctrl.dram: Address: 0x454 Rank 0 Bank 0 Row 0
268219000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x454, rank/bank/row 0 0 0
268219000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268219000
268237750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268289000: DRAM: system.mem_ctrl.dram: Address: 0x458 Rank 0 Bank 0 Row 0
268289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x458, rank/bank/row 0 0 0
268289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268289000
268307750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268338000: DRAM: system.mem_ctrl.dram: Address: 0x518 Rank 0 Bank 0 Row 0
268338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x518, rank/bank/row 0 0 0
268338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268338000
268356750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268387000: DRAM: system.mem_ctrl.dram: Address: 0x45c Rank 0 Bank 0 Row 0
268387000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x45c, rank/bank/row 0 0 0
268387000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268387000
268405750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268436000: DRAM: system.mem_ctrl.dram: Address: 0x7905c Rank 1 Bank 4 Row 3
268436000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7905c, rank/bank/row 1 4 3
268436000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268436000
268454750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
268485000: DRAM: system.mem_ctrl.dram: Address: 0x460 Rank 0 Bank 0 Row 0
268485000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x460, rank/bank/row 0 0 0
268485000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268485000
268503750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268534000: DRAM: system.mem_ctrl.dram: Address: 0x764fc Rank 1 Bank 3 Row 3
268534000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x764fc, rank/bank/row 1 3 3
268534000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268534000
268552750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
268583000: DRAM: system.mem_ctrl.dram: Address: 0x464 Rank 0 Bank 0 Row 0
268583000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x464, rank/bank/row 0 0 0
268583000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268583000
268601750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268653000: DRAM: system.mem_ctrl.dram: Address: 0x468 Rank 0 Bank 0 Row 0
268653000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x468, rank/bank/row 0 0 0
268653000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268653000
268671750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268702000: DRAM: system.mem_ctrl.dram: Address: 0x46c Rank 0 Bank 0 Row 0
268702000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x46c, rank/bank/row 0 0 0
268702000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268702000
268720750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268751000: DRAM: system.mem_ctrl.dram: Address: 0x79060 Rank 1 Bank 4 Row 3
268772000: DRAM: system.mem_ctrl.dram: Address: 0x470 Rank 0 Bank 0 Row 0
268772000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x470, rank/bank/row 0 0 0
268772000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268772000
268790750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268821000: DRAM: system.mem_ctrl.dram: Address: 0x77d2c Rank 1 Bank 3 Row 3
268821000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d2c, rank/bank/row 1 3 3
268821000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268821000
268839750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
268870000: DRAM: system.mem_ctrl.dram: Address: 0x474 Rank 0 Bank 0 Row 0
268870000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x474, rank/bank/row 0 0 0
268870000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268870000
268888750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268919000: DRAM: system.mem_ctrl.dram: Address: 0x248 Rank 0 Bank 0 Row 0
268919000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x248, rank/bank/row 0 0 0
268919000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268919000
268937750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
268968000: DRAM: system.mem_ctrl.dram: Address: 0x24c Rank 0 Bank 0 Row 0
268968000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x24c, rank/bank/row 0 0 0
268968000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 268968000
268986750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269101000: DRAM: system.mem_ctrl.dram: Address: 0x250 Rank 0 Bank 0 Row 0
269101000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x250, rank/bank/row 0 0 0
269101000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269101000
269101000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 269108500, now got 0 active
269101000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
269119750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269150000: DRAM: system.mem_ctrl.dram: Address: 0x254 Rank 0 Bank 0 Row 0
269150000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x254, rank/bank/row 0 0 0
269150000: DRAM: system.mem_ctrl.dram: Activate at tick 269150000
269150000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 269150000, now got 1 active
269150000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269163750
269182500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269213000: DRAM: system.mem_ctrl.dram: Address: 0x258 Rank 0 Bank 0 Row 0
269213000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x258, rank/bank/row 0 0 0
269213000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269213000
269231750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269262000: DRAM: system.mem_ctrl.dram: Address: 0x268 Rank 0 Bank 0 Row 0
269262000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x268, rank/bank/row 0 0 0
269262000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269262000
269280750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269311000: DRAM: system.mem_ctrl.dram: Address: 0x25c Rank 0 Bank 0 Row 0
269311000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x25c, rank/bank/row 0 0 0
269311000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269311000
269329750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269360000: DRAM: system.mem_ctrl.dram: Address: 0x1074 Rank 0 Bank 0 Row 0
269360000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1074, rank/bank/row 0 0 0
269360000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269360000
269378750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269577000: DRAM: system.mem_ctrl.dram: Address: 0x1078 Rank 0 Bank 0 Row 0
269577000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1078, rank/bank/row 0 0 0
269577000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269577000
269595750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269626000: DRAM: system.mem_ctrl.dram: Address: 0x107c Rank 0 Bank 0 Row 0
269626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x107c, rank/bank/row 0 0 0
269626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269626000
269644750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269675000: DRAM: system.mem_ctrl.dram: Address: 0x9970 Rank 0 Bank 4 Row 0
269675000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9970, rank/bank/row 0 4 0
269675000: DRAM: system.mem_ctrl.dram: Activate at tick 269675000
269675000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 269675000, now got 2 active
269675000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269688750
269707500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269738000: DRAM: system.mem_ctrl.dram: Address: 0x9974 Rank 0 Bank 4 Row 0
269738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9974, rank/bank/row 0 4 0
269738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269738000
269756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269787000: DRAM: system.mem_ctrl.dram: Address: 0x5e2ac Rank 1 Bank 7 Row 2
269787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2ac, rank/bank/row 1 7 2
269787000: DRAM: system.mem_ctrl.dram: Activate at tick 269787000
269787000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 269787000, now got 4 active
269787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269800750
269819500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
269850000: DRAM: system.mem_ctrl.dram: Address: 0x9978 Rank 0 Bank 4 Row 0
269850000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9978, rank/bank/row 0 4 0
269850000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269850000
269868750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269899000: DRAM: system.mem_ctrl.dram: Address: 0x997c Rank 0 Bank 4 Row 0
269899000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x997c, rank/bank/row 0 4 0
269899000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269899000
269917750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269948000: DRAM: system.mem_ctrl.dram: Address: 0x9980 Rank 0 Bank 4 Row 0
269948000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9980, rank/bank/row 0 4 0
269948000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269948000
269966750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
269997000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
269997000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
269997000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 269997000
270015750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270046000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
270046000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
270046000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270046000
270064750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270095000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
270095000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
270095000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270095000
270113750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270144000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
270144000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
270144000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270144000
270162750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270193000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
270193000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
270193000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270193000
270211750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270242000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
270242000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
270242000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270242000
270260750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270291000: DRAM: system.mem_ctrl.dram: Address: 0x5e2b0 Rank 1 Bank 7 Row 2
270291000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2b0, rank/bank/row 1 7 2
270291000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270291000
270309750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
270340000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
270340000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
270340000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270340000
270358750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270389000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
270389000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
270389000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270389000
270407750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270438000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
270438000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
270438000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270438000
270456750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270487000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
270487000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
270487000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270487000
270505750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270536000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
270536000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
270536000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270536000
270536000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 270543500, now got 1 active
270536000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
270554750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270585000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
270585000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
270585000: DRAM: system.mem_ctrl.dram: Activate at tick 270585000
270585000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 270585000, now got 2 active
270585000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270598750
270617500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270648000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
270648000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
270648000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270648000
270666750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270697000: DRAM: system.mem_ctrl.dram: Address: 0x5e2b4 Rank 1 Bank 7 Row 2
270697000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2b4, rank/bank/row 1 7 2
270697000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270697000
270715750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
270746000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
270746000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
270746000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270746000
270764750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270795000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
270795000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
270795000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270795000
270813750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270844000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
270844000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
270844000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270844000
270862750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270893000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
270893000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
270893000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270893000
270911750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270942000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
270942000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
270942000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270942000
270960750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
270991000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
270991000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
270991000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 270991000
271009750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271040000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
271040000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
271040000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271040000
271058750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271089000: DRAM: system.mem_ctrl.dram: Address: 0x5e2b8 Rank 1 Bank 7 Row 2
271089000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2b8, rank/bank/row 1 7 2
271089000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271089000
271107750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
271138000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
271138000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
271138000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271138000
271156750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271187000: DRAM: system.mem_ctrl.dram: Address: 0x9998 Rank 0 Bank 4 Row 0
271187000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9998, rank/bank/row 0 4 0
271187000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271187000
271205750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271236000: DRAM: system.mem_ctrl.dram: Address: 0x999c Rank 0 Bank 4 Row 0
271236000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x999c, rank/bank/row 0 4 0
271236000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271236000
271254750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271285000: DRAM: system.mem_ctrl.dram: Address: 0x99a0 Rank 0 Bank 4 Row 0
271285000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a0, rank/bank/row 0 4 0
271285000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271285000
271303750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271334000: DRAM: system.mem_ctrl.dram: Address: 0x99a4 Rank 0 Bank 4 Row 0
271334000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a4, rank/bank/row 0 4 0
271334000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271334000
271352750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271383000: DRAM: system.mem_ctrl.dram: Address: 0x99a8 Rank 0 Bank 4 Row 0
271383000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99a8, rank/bank/row 0 4 0
271383000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271383000
271401750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271432000: DRAM: system.mem_ctrl.dram: Address: 0x99ac Rank 0 Bank 4 Row 0
271432000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99ac, rank/bank/row 0 4 0
271432000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271432000
271432000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 271439500, now got 1 active
271432000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
271450750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271481000: DRAM: system.mem_ctrl.dram: Address: 0x99b0 Rank 0 Bank 4 Row 0
271481000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b0, rank/bank/row 0 4 0
271481000: DRAM: system.mem_ctrl.dram: Activate at tick 271481000
271481000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 271481000, now got 2 active
271481000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271494750
271513500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271544000: DRAM: system.mem_ctrl.dram: Address: 0x99b4 Rank 0 Bank 4 Row 0
271544000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b4, rank/bank/row 0 4 0
271544000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271544000
271562750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271593000: DRAM: system.mem_ctrl.dram: Address: 0x99b8 Rank 0 Bank 4 Row 0
271593000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99b8, rank/bank/row 0 4 0
271593000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271593000
271611750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271642000: DRAM: system.mem_ctrl.dram: Address: 0x99bc Rank 0 Bank 4 Row 0
271642000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99bc, rank/bank/row 0 4 0
271642000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271642000
271660750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271691000: DRAM: system.mem_ctrl.dram: Address: 0x99c0 Rank 0 Bank 4 Row 0
271691000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c0, rank/bank/row 0 4 0
271691000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271691000
271709750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271740000: DRAM: system.mem_ctrl.dram: Address: 0x99c4 Rank 0 Bank 4 Row 0
271740000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c4, rank/bank/row 0 4 0
271740000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271740000
271758750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271789000: DRAM: system.mem_ctrl.dram: Address: 0x99c8 Rank 0 Bank 4 Row 0
271789000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c8, rank/bank/row 0 4 0
271789000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271789000
271807750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271838000: DRAM: system.mem_ctrl.dram: Address: 0x99cc Rank 0 Bank 4 Row 0
271838000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99cc, rank/bank/row 0 4 0
271838000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271838000
271856750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271887000: DRAM: system.mem_ctrl.dram: Address: 0x1080 Rank 0 Bank 0 Row 0
271887000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1080, rank/bank/row 0 0 0
271887000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271887000
271905750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271936000: DRAM: system.mem_ctrl.dram: Address: 0x12c0 Rank 0 Bank 0 Row 0
271936000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x12c0, rank/bank/row 0 0 0
271936000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271936000
271954750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
271985000: DRAM: system.mem_ctrl.dram: Address: 0x1084 Rank 0 Bank 0 Row 0
271985000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1084, rank/bank/row 0 0 0
271985000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 271985000
272003750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272034000: DRAM: system.mem_ctrl.dram: Address: 0x7549c Rank 1 Bank 2 Row 3
272034000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7549c, rank/bank/row 1 2 3
272034000: DRAM: system.mem_ctrl.dram: Activate at tick 272034000
272034000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 272034000, now got 5 active
272034000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272047750
272066500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
272097000: DRAM: system.mem_ctrl.dram: Address: 0x1088 Rank 0 Bank 0 Row 0
272097000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1088, rank/bank/row 0 0 0
272097000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272097000
272115750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272146000: DRAM: system.mem_ctrl.dram: Address: 0x75120 Rank 1 Bank 2 Row 3
272146000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75120, rank/bank/row 1 2 3
272146000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272146000
272164750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
272195000: DRAM: system.mem_ctrl.dram: Address: 0x108c Rank 0 Bank 0 Row 0
272195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x108c, rank/bank/row 0 0 0
272195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272195000
272213750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272244000: DRAM: system.mem_ctrl.dram: Address: 0x1090 Rank 0 Bank 0 Row 0
272244000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1090, rank/bank/row 0 0 0
272244000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272244000
272262750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272293000: DRAM: system.mem_ctrl.dram: Address: 0x1094 Rank 0 Bank 0 Row 0
272293000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1094, rank/bank/row 0 0 0
272293000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272293000
272311750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272342000: DRAM: system.mem_ctrl.dram: Address: 0x1098 Rank 0 Bank 0 Row 0
272342000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1098, rank/bank/row 0 0 0
272342000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272342000
272360750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272391000: DRAM: system.mem_ctrl.dram: Address: 0x75168 Rank 1 Bank 2 Row 3
272391000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75168, rank/bank/row 1 2 3
272391000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272391000
272409750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
272440000: DRAM: system.mem_ctrl.dram: Address: 0x109c Rank 0 Bank 0 Row 0
272440000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x109c, rank/bank/row 0 0 0
272440000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272440000
272440000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 272447500, now got 1 active
272440000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
272458750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272489000: DRAM: system.mem_ctrl.dram: Address: 0xa50 Rank 0 Bank 0 Row 0
272489000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa50, rank/bank/row 0 0 0
272489000: DRAM: system.mem_ctrl.dram: Activate at tick 272489000
272489000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 272489000, now got 2 active
272489000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272502750
272518750: DRAM: 1: Refresh due
272518750: DRAM: 1: Precharging all
272518750: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 1 at tick 272518750, now got 4 active
272518750: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 272518750, now got 3 active
272518750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 272518750, now got 2 active
272518750: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 272518750, now got 1 active
272518750: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 272518750, now got 0 active
272518750: DRAM: 0: Refresh due
272518750: DRAM: 0: Precharging all
272518750: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 272524000, now got 1 active
272518750: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 272524000, now got 0 active
272521500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272552000: DRAM: system.mem_ctrl.dram: Address: 0xa54 Rank 0 Bank 0 Row 0
272792500: DRAM: 1: Scheduling next request after refreshing rank 1
272797750: DRAM: 0: Scheduling next request after refreshing rank 0
272797750: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa54, rank/bank/row 0 0 0
272797750: DRAM: system.mem_ctrl.dram: Activate at tick 272797750
272797750: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 272797750, now got 1 active
272797750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272811500
272830250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
272861000: DRAM: system.mem_ctrl.dram: Address: 0x78fe0 Rank 1 Bank 4 Row 3
272861000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe0, rank/bank/row 1 4 3
272861000: DRAM: system.mem_ctrl.dram: Activate at tick 272861000
272861000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 272861000, now got 1 active
272861000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272874750
272893500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
272924000: DRAM: system.mem_ctrl.dram: Address: 0x78fe4 Rank 1 Bank 4 Row 3
272924000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe4, rank/bank/row 1 4 3
272924000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272924000
272942750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
272973000: DRAM: system.mem_ctrl.dram: Address: 0x10a0 Rank 0 Bank 0 Row 0
272973000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10a0, rank/bank/row 0 0 0
272973000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 272973000
272991750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273022000: DRAM: system.mem_ctrl.dram: Address: 0x10a4 Rank 0 Bank 0 Row 0
273022000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10a4, rank/bank/row 0 0 0
273022000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273022000
273040750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273071000: DRAM: system.mem_ctrl.dram: Address: 0x7601c Rank 1 Bank 3 Row 3
273071000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7601c, rank/bank/row 1 3 3
273071000: DRAM: system.mem_ctrl.dram: Activate at tick 273071000
273071000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 273071000, now got 2 active
273071000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273084750
273103500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
273134000: DRAM: system.mem_ctrl.dram: Address: 0x10a8 Rank 0 Bank 0 Row 0
273134000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10a8, rank/bank/row 0 0 0
273134000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273134000
273152750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273183000: DRAM: system.mem_ctrl.dram: Address: 0x10ac Rank 0 Bank 0 Row 0
273183000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10ac, rank/bank/row 0 0 0
273183000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273183000
273201750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273232000: DRAM: system.mem_ctrl.dram: Address: 0x10b0 Rank 0 Bank 0 Row 0
273232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10b0, rank/bank/row 0 0 0
273232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273232000
273250750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273281000: DRAM: system.mem_ctrl.dram: Address: 0x10b4 Rank 0 Bank 0 Row 0
273281000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10b4, rank/bank/row 0 0 0
273281000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273281000
273299750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273330000: DRAM: system.mem_ctrl.dram: Address: 0x10b8 Rank 0 Bank 0 Row 0
273330000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10b8, rank/bank/row 0 0 0
273330000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273330000
273348750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273379000: DRAM: system.mem_ctrl.dram: Address: 0x76014 Rank 1 Bank 3 Row 3
273379000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76014, rank/bank/row 1 3 3
273379000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273379000
273397750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
273428000: DRAM: system.mem_ctrl.dram: Address: 0x10bc Rank 0 Bank 0 Row 0
273428000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10bc, rank/bank/row 0 0 0
273428000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273428000
273446750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273477000: DRAM: system.mem_ctrl.dram: Address: 0x10c0 Rank 0 Bank 0 Row 0
273477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10c0, rank/bank/row 0 0 0
273477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273477000
273495750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273526000: DRAM: system.mem_ctrl.dram: Address: 0x10c4 Rank 0 Bank 0 Row 0
273526000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10c4, rank/bank/row 0 0 0
273526000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273526000
273544750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273575000: DRAM: system.mem_ctrl.dram: Address: 0x10c8 Rank 0 Bank 0 Row 0
273575000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10c8, rank/bank/row 0 0 0
273575000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273575000
273593750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273624000: DRAM: system.mem_ctrl.dram: Address: 0x10cc Rank 0 Bank 0 Row 0
273624000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10cc, rank/bank/row 0 0 0
273624000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273624000
273642750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273673000: DRAM: system.mem_ctrl.dram: Address: 0x10d0 Rank 0 Bank 0 Row 0
273673000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10d0, rank/bank/row 0 0 0
273673000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273673000
273691750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
273722000: DRAM: system.mem_ctrl.dram: Address: 0x78fc0 Rank 1 Bank 4 Row 3
273722000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc0, rank/bank/row 1 4 3
273722000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273722000
273740750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
273771000: DRAM: system.mem_ctrl.dram: Address: 0x76014 Rank 1 Bank 3 Row 3
273771000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76014, rank/bank/row 1 3 3
273771000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273771000
273789750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
273820000: DRAM: system.mem_ctrl.dram: Address: 0x78fc4 Rank 1 Bank 4 Row 3
273820000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc4, rank/bank/row 1 4 3
273820000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273820000
273838750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
273869000: DRAM: system.mem_ctrl.dram: Address: 0x78fc8 Rank 1 Bank 4 Row 3
273869000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc8, rank/bank/row 1 4 3
273869000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273869000
273887750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
273939000: DRAM: system.mem_ctrl.dram: Address: 0x78fcc Rank 1 Bank 4 Row 3
273939000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fcc, rank/bank/row 1 4 3
273939000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273939000
273957750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
273988000: DRAM: system.mem_ctrl.dram: Address: 0x78fd0 Rank 1 Bank 4 Row 3
273988000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd0, rank/bank/row 1 4 3
273988000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 273988000
274006750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
274037000: DRAM: system.mem_ctrl.dram: Address: 0x78fd4 Rank 1 Bank 4 Row 3
274037000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd4, rank/bank/row 1 4 3
274037000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274037000
274055750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
274086000: DRAM: system.mem_ctrl.dram: Address: 0x78fd8 Rank 1 Bank 4 Row 3
274086000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd8, rank/bank/row 1 4 3
274086000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274086000
274104750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
274135000: DRAM: system.mem_ctrl.dram: Address: 0x78fdc Rank 1 Bank 4 Row 3
274135000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fdc, rank/bank/row 1 4 3
274135000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274135000
274153750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
274184000: DRAM: system.mem_ctrl.dram: Address: 0x10d4 Rank 0 Bank 0 Row 0
274184000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10d4, rank/bank/row 0 0 0
274184000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274184000
274202750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274233000: DRAM: system.mem_ctrl.dram: Address: 0x10d8 Rank 0 Bank 0 Row 0
274233000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10d8, rank/bank/row 0 0 0
274233000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274233000
274233000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 274240500, now got 0 active
274233000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
274251750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274282000: DRAM: system.mem_ctrl.dram: Address: 0x10dc Rank 0 Bank 0 Row 0
274282000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10dc, rank/bank/row 0 0 0
274282000: DRAM: system.mem_ctrl.dram: Activate at tick 274282000
274282000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 274282000, now got 1 active
274282000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274295750
274314500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274345000: DRAM: system.mem_ctrl.dram: Address: 0x10e0 Rank 0 Bank 0 Row 0
274345000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10e0, rank/bank/row 0 0 0
274345000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274345000
274363750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274394000: DRAM: system.mem_ctrl.dram: Address: 0x10e4 Rank 0 Bank 0 Row 0
274394000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10e4, rank/bank/row 0 0 0
274394000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274394000
274412750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274443000: DRAM: system.mem_ctrl.dram: Address: 0x75168 Rank 1 Bank 2 Row 3
274443000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75168, rank/bank/row 1 2 3
274443000: DRAM: system.mem_ctrl.dram: Activate at tick 274443000
274443000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 274443000, now got 3 active
274443000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274456750
274475500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
274506000: DRAM: system.mem_ctrl.dram: Address: 0x10e8 Rank 0 Bank 0 Row 0
274506000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10e8, rank/bank/row 0 0 0
274506000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274506000
274524750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274555000: DRAM: system.mem_ctrl.dram: Address: 0x10ec Rank 0 Bank 0 Row 0
274555000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10ec, rank/bank/row 0 0 0
274555000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274555000
274573750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274625000: DRAM: system.mem_ctrl.dram: Address: 0x10f0 Rank 0 Bank 0 Row 0
274625000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10f0, rank/bank/row 0 0 0
274625000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274625000
274643750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274674000: DRAM: system.mem_ctrl.dram: Address: 0x76018 Rank 1 Bank 3 Row 3
274674000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76018, rank/bank/row 1 3 3
274674000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274674000
274692750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
274723000: DRAM: system.mem_ctrl.dram: Address: 0x10f4 Rank 0 Bank 0 Row 0
274723000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10f4, rank/bank/row 0 0 0
274723000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274723000
274741750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274772000: DRAM: system.mem_ctrl.dram: Address: 0x10f8 Rank 0 Bank 0 Row 0
274772000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10f8, rank/bank/row 0 0 0
274772000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274772000
274790750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274842000: DRAM: system.mem_ctrl.dram: Address: 0x10fc Rank 0 Bank 0 Row 0
274842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x10fc, rank/bank/row 0 0 0
274842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274842000
274860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274891000: DRAM: system.mem_ctrl.dram: Address: 0x7549c Rank 1 Bank 2 Row 3
274891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7549c, rank/bank/row 1 2 3
274891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274891000
274909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
274940000: DRAM: system.mem_ctrl.dram: Address: 0x1100 Rank 0 Bank 0 Row 0
274940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1100, rank/bank/row 0 0 0
274940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274940000
274958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
274989000: DRAM: system.mem_ctrl.dram: Address: 0x7518c Rank 1 Bank 2 Row 3
274989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7518c, rank/bank/row 1 2 3
274989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 274989000
275007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
275038000: DRAM: system.mem_ctrl.dram: Address: 0x1104 Rank 0 Bank 0 Row 0
275038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1104, rank/bank/row 0 0 0
275038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275038000
275056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275087000: DRAM: system.mem_ctrl.dram: Address: 0x1108 Rank 0 Bank 0 Row 0
275087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1108, rank/bank/row 0 0 0
275087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275087000
275105750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275136000: DRAM: system.mem_ctrl.dram: Address: 0x110c Rank 0 Bank 0 Row 0
275136000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x110c, rank/bank/row 0 0 0
275136000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275136000
275154750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275185000: DRAM: system.mem_ctrl.dram: Address: 0x7518c Rank 1 Bank 2 Row 3
275206000: DRAM: system.mem_ctrl.dram: Address: 0x1110 Rank 0 Bank 0 Row 0
275206000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1110, rank/bank/row 0 0 0
275206000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275206000
275224750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275255000: DRAM: system.mem_ctrl.dram: Address: 0x1114 Rank 0 Bank 0 Row 0
275255000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1114, rank/bank/row 0 0 0
275255000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275255000
275273750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275304000: DRAM: system.mem_ctrl.dram: Address: 0x1118 Rank 0 Bank 0 Row 0
275304000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1118, rank/bank/row 0 0 0
275304000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275304000
275304000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 275311500, now got 0 active
275304000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
275322750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275353000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
275353000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
275353000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275353000
275371750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
275402000: DRAM: system.mem_ctrl.dram: Address: 0x111c Rank 0 Bank 0 Row 0
275402000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x111c, rank/bank/row 0 0 0
275402000: DRAM: system.mem_ctrl.dram: Activate at tick 275402000
275402000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 275402000, now got 1 active
275402000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275415750
275434500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275465000: DRAM: system.mem_ctrl.dram: Address: 0x1120 Rank 0 Bank 0 Row 0
275465000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1120, rank/bank/row 0 0 0
275465000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275465000
275483750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275514000: DRAM: system.mem_ctrl.dram: Address: 0x1124 Rank 0 Bank 0 Row 0
275514000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1124, rank/bank/row 0 0 0
275514000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275514000
275532750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275563000: DRAM: system.mem_ctrl.dram: Address: 0x1128 Rank 0 Bank 0 Row 0
275563000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1128, rank/bank/row 0 0 0
275563000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275563000
275581750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275612000: DRAM: system.mem_ctrl.dram: Address: 0x5fc38 Rank 1 Bank 7 Row 2
275612000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc38, rank/bank/row 1 7 2
275612000: DRAM: system.mem_ctrl.dram: Activate at tick 275612000
275612000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 275612000, now got 4 active
275612000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275625750
275644500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
275675000: DRAM: system.mem_ctrl.dram: Address: 0x218cc Rank 0 Bank 0 Row 1
275675000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218cc, rank/bank/row 0 0 1
275675000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 275675000, now got 0 active
275675000: DRAM: system.mem_ctrl.dram: Activate at tick 275688750
275675000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 275688750, now got 1 active
275675000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275702500
275721250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275899000: DRAM: system.mem_ctrl.dram: Address: 0x218d0 Rank 0 Bank 0 Row 1
275899000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218d0, rank/bank/row 0 0 1
275899000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275899000
275917750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275948000: DRAM: system.mem_ctrl.dram: Address: 0x218d4 Rank 0 Bank 0 Row 1
275948000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218d4, rank/bank/row 0 0 1
275948000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275948000
275966750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
275997000: DRAM: system.mem_ctrl.dram: Address: 0x218d8 Rank 0 Bank 0 Row 1
275997000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218d8, rank/bank/row 0 0 1
275997000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 275997000
276015750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276046000: DRAM: system.mem_ctrl.dram: Address: 0x218dc Rank 0 Bank 0 Row 1
276046000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218dc, rank/bank/row 0 0 1
276046000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276046000
276064750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276095000: DRAM: system.mem_ctrl.dram: Address: 0x218e0 Rank 0 Bank 0 Row 1
276095000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218e0, rank/bank/row 0 0 1
276095000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276095000
276113750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276144000: DRAM: system.mem_ctrl.dram: Address: 0x218e4 Rank 0 Bank 0 Row 1
276144000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218e4, rank/bank/row 0 0 1
276144000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276144000
276162750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276193000: DRAM: system.mem_ctrl.dram: Address: 0x218e8 Rank 0 Bank 0 Row 1
276193000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218e8, rank/bank/row 0 0 1
276193000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276193000
276211750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276242000: DRAM: system.mem_ctrl.dram: Address: 0x75120 Rank 1 Bank 2 Row 3
276242000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75120, rank/bank/row 1 2 3
276242000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276242000
276260750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
276291000: DRAM: system.mem_ctrl.dram: Address: 0x218ec Rank 0 Bank 0 Row 1
276291000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218ec, rank/bank/row 0 0 1
276291000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276291000
276309750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276340000: DRAM: system.mem_ctrl.dram: Address: 0x218f0 Rank 0 Bank 0 Row 1
276340000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218f0, rank/bank/row 0 0 1
276340000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276340000
276358750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276389000: DRAM: system.mem_ctrl.dram: Address: 0x218f4 Rank 0 Bank 0 Row 1
276389000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218f4, rank/bank/row 0 0 1
276389000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276389000
276407750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276438000: DRAM: system.mem_ctrl.dram: Address: 0x218f8 Rank 0 Bank 0 Row 1
276438000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218f8, rank/bank/row 0 0 1
276438000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276438000
276456750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276487000: DRAM: system.mem_ctrl.dram: Address: 0x218fc Rank 0 Bank 0 Row 1
276487000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218fc, rank/bank/row 0 0 1
276487000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276487000
276505750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276536000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
276536000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
276536000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276536000
276554750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
276585000: DRAM: system.mem_ctrl.dram: Address: 0x21900 Rank 0 Bank 0 Row 1
276585000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21900, rank/bank/row 0 0 1
276585000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276585000
276603750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276634000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
276634000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
276634000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276634000
276652750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
276683000: DRAM: system.mem_ctrl.dram: Address: 0x21904 Rank 0 Bank 0 Row 1
276683000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21904, rank/bank/row 0 0 1
276683000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276683000
276701750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276732000: DRAM: system.mem_ctrl.dram: Address: 0x21908 Rank 0 Bank 0 Row 1
276732000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21908, rank/bank/row 0 0 1
276732000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276732000
276732000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 276739500, now got 0 active
276732000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
276750750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276781000: DRAM: system.mem_ctrl.dram: Address: 0x2190c Rank 0 Bank 0 Row 1
276781000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2190c, rank/bank/row 0 0 1
276781000: DRAM: system.mem_ctrl.dram: Activate at tick 276781000
276781000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 276781000, now got 1 active
276781000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276794750
276813500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276844000: DRAM: system.mem_ctrl.dram: Address: 0x21910 Rank 0 Bank 0 Row 1
276844000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21910, rank/bank/row 0 0 1
276844000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276844000
276862750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276893000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
276893000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
276893000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276893000
276911750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
276942000: DRAM: system.mem_ctrl.dram: Address: 0x21914 Rank 0 Bank 0 Row 1
276942000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21914, rank/bank/row 0 0 1
276942000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276942000
276960750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
276991000: DRAM: system.mem_ctrl.dram: Address: 0x21918 Rank 0 Bank 0 Row 1
276991000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21918, rank/bank/row 0 0 1
276991000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 276991000
277009750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277040000: DRAM: system.mem_ctrl.dram: Address: 0x2191c Rank 0 Bank 0 Row 1
277040000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2191c, rank/bank/row 0 0 1
277040000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277040000
277058750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277089000: DRAM: system.mem_ctrl.dram: Address: 0x21920 Rank 0 Bank 0 Row 1
277089000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21920, rank/bank/row 0 0 1
277089000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277089000
277107750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277138000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
277138000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
277138000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277138000
277156750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
277187000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
277187000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
277187000: DRAM: system.mem_ctrl.dram: Activate at tick 277187000
277187000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 277187000, now got 2 active
277187000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277200750
277219500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277334000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
277334000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
277334000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277334000
277352750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277383000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
277383000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
277383000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277383000
277401750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277432000: DRAM: system.mem_ctrl.dram: Address: 0x75120 Rank 1 Bank 2 Row 3
277432000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75120, rank/bank/row 1 2 3
277432000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277432000
277450750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
277481000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
277481000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
277481000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277481000
277499750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277530000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
277530000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
277530000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277530000
277548750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277579000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
277579000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
277579000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277579000
277597750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277628000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
277628000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
277628000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277628000
277646750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277677000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
277677000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
277677000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277677000
277695750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277726000: DRAM: system.mem_ctrl.dram: Address: 0x22260 Rank 0 Bank 1 Row 1
277726000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22260, rank/bank/row 0 1 1
277726000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277726000
277744750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277775000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
277775000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
277775000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277775000
277793750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
277824000: DRAM: system.mem_ctrl.dram: Address: 0x22264 Rank 0 Bank 1 Row 1
277824000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22264, rank/bank/row 0 1 1
277824000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277824000
277842750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277873000: DRAM: system.mem_ctrl.dram: Address: 0x22268 Rank 0 Bank 1 Row 1
277873000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22268, rank/bank/row 0 1 1
277873000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277873000
277891750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277922000: DRAM: system.mem_ctrl.dram: Address: 0x222f4 Rank 0 Bank 1 Row 1
277922000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222f4, rank/bank/row 0 1 1
277922000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277922000
277940750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
277971000: DRAM: system.mem_ctrl.dram: Address: 0x222f8 Rank 0 Bank 1 Row 1
277971000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222f8, rank/bank/row 0 1 1
277971000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 277971000
277989750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278020000: DRAM: system.mem_ctrl.dram: Address: 0x1dc8 Rank 0 Bank 0 Row 0
278020000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1dc8, rank/bank/row 0 0 0
278020000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 278020000, now got 1 active
278020000: DRAM: system.mem_ctrl.dram: Activate at tick 278033750
278020000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 278033750, now got 2 active
278020000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278047500
278066250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278097000: DRAM: system.mem_ctrl.dram: Address: 0x7513c Rank 1 Bank 2 Row 3
278097000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7513c, rank/bank/row 1 2 3
278097000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278097000
278115750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
278146000: DRAM: system.mem_ctrl.dram: Address: 0x1dcc Rank 0 Bank 0 Row 0
278146000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1dcc, rank/bank/row 0 0 0
278146000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278146000
278164750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278237000: DRAM: system.mem_ctrl.dram: Address: 0x1dd0 Rank 0 Bank 0 Row 0
278237000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1dd0, rank/bank/row 0 0 0
278237000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278237000
278255750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278286000: DRAM: system.mem_ctrl.dram: Address: 0x1dd4 Rank 0 Bank 0 Row 0
278286000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1dd4, rank/bank/row 0 0 0
278286000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278286000
278304750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278335000: DRAM: system.mem_ctrl.dram: Address: 0x1dd8 Rank 0 Bank 0 Row 0
278335000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1dd8, rank/bank/row 0 0 0
278335000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278335000
278353750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278384000: DRAM: system.mem_ctrl.dram: Address: 0x1ddc Rank 0 Bank 0 Row 0
278384000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ddc, rank/bank/row 0 0 0
278384000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278384000
278402750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278433000: DRAM: system.mem_ctrl.dram: Address: 0x75120 Rank 1 Bank 2 Row 3
278433000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75120, rank/bank/row 1 2 3
278433000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278433000
278451750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
278482000: DRAM: system.mem_ctrl.dram: Address: 0x1de0 Rank 0 Bank 0 Row 0
278482000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1de0, rank/bank/row 0 0 0
278482000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278482000
278500750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278531000: DRAM: system.mem_ctrl.dram: Address: 0x1de4 Rank 0 Bank 0 Row 0
278531000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1de4, rank/bank/row 0 0 0
278531000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278531000
278549750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278580000: DRAM: system.mem_ctrl.dram: Address: 0x1df4 Rank 0 Bank 0 Row 0
278580000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1df4, rank/bank/row 0 0 0
278580000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278580000
278598750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278629000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
278629000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
278629000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278629000
278647750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
278678000: DRAM: system.mem_ctrl.dram: Address: 0x1df8 Rank 0 Bank 0 Row 0
278678000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1df8, rank/bank/row 0 0 0
278678000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278678000
278696750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278727000: DRAM: system.mem_ctrl.dram: Address: 0x1dfc Rank 0 Bank 0 Row 0
278727000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1dfc, rank/bank/row 0 0 0
278727000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278727000
278745750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278776000: DRAM: system.mem_ctrl.dram: Address: 0x1e00 Rank 0 Bank 0 Row 0
278776000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1e00, rank/bank/row 0 0 0
278776000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278776000
278794750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278825000: DRAM: system.mem_ctrl.dram: Address: 0x5fc50 Rank 1 Bank 7 Row 2
278825000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc50, rank/bank/row 1 7 2
278825000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278825000
278843750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
278874000: DRAM: system.mem_ctrl.dram: Address: 0x49164 Rank 0 Bank 4 Row 2
278874000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49164, rank/bank/row 0 4 2
278874000: DRAM: system.mem_ctrl.dram: Activate at tick 278874000
278874000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 278874000, now got 3 active
278874000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278887750
278906500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
278937000: DRAM: system.mem_ctrl.dram: Address: 0x75158 Rank 1 Bank 2 Row 3
278937000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75158, rank/bank/row 1 2 3
278937000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278937000
278955750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
278986000: DRAM: system.mem_ctrl.dram: Address: 0x49168 Rank 0 Bank 4 Row 2
278986000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49168, rank/bank/row 0 4 2
278986000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 278986000
279004750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279098000: DRAM: system.mem_ctrl.dram: Address: 0x4916c Rank 0 Bank 4 Row 2
279098000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4916c, rank/bank/row 0 4 2
279098000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279098000
279116750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279147000: DRAM: system.mem_ctrl.dram: Address: 0x49170 Rank 0 Bank 4 Row 2
279147000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49170, rank/bank/row 0 4 2
279147000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279147000
279165750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279196000: DRAM: system.mem_ctrl.dram: Address: 0x49174 Rank 0 Bank 4 Row 2
279196000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49174, rank/bank/row 0 4 2
279196000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279196000
279214750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279245000: DRAM: system.mem_ctrl.dram: Address: 0x49178 Rank 0 Bank 4 Row 2
279245000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49178, rank/bank/row 0 4 2
279245000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279245000
279263750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279294000: DRAM: system.mem_ctrl.dram: Address: 0x4917c Rank 0 Bank 4 Row 2
279294000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4917c, rank/bank/row 0 4 2
279294000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279294000
279312750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279343000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
279343000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
279343000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279343000
279361750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
279392000: DRAM: system.mem_ctrl.dram: Address: 0x49180 Rank 0 Bank 4 Row 2
279392000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49180, rank/bank/row 0 4 2
279392000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279392000
279410750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279441000: DRAM: system.mem_ctrl.dram: Address: 0x49184 Rank 0 Bank 4 Row 2
279441000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49184, rank/bank/row 0 4 2
279441000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279441000
279459750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279490000: DRAM: system.mem_ctrl.dram: Address: 0x49188 Rank 0 Bank 4 Row 2
279490000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49188, rank/bank/row 0 4 2
279490000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279490000
279508750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279539000: DRAM: system.mem_ctrl.dram: Address: 0x5fc64 Rank 1 Bank 7 Row 2
279539000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc64, rank/bank/row 1 7 2
279539000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279539000
279557750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
279588000: DRAM: system.mem_ctrl.dram: Address: 0x21ba4 Rank 0 Bank 0 Row 1
279588000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ba4, rank/bank/row 0 0 1
279588000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 279588000, now got 2 active
279588000: DRAM: system.mem_ctrl.dram: Activate at tick 279601750
279588000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 279601750, now got 3 active
279588000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279615500
279634250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279665000: DRAM: system.mem_ctrl.dram: Address: 0x75158 Rank 1 Bank 2 Row 3
279665000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75158, rank/bank/row 1 2 3
279665000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279665000
279665000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 279672500, now got 3 active
279665000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 10
279683750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
279714000: DRAM: system.mem_ctrl.dram: Address: 0x21ba8 Rank 0 Bank 0 Row 1
279714000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ba8, rank/bank/row 0 0 1
279714000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279714000
279732750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279763000: DRAM: system.mem_ctrl.dram: Address: 0x21bac Rank 0 Bank 0 Row 1
279763000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21bac, rank/bank/row 0 0 1
279763000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279763000
279781750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279812000: DRAM: system.mem_ctrl.dram: Address: 0x21bb0 Rank 0 Bank 0 Row 1
279812000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21bb0, rank/bank/row 0 0 1
279812000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279812000
279830750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279861000: DRAM: system.mem_ctrl.dram: Address: 0x21bb4 Rank 0 Bank 0 Row 1
279861000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21bb4, rank/bank/row 0 0 1
279861000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279861000
279879750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
279910000: DRAM: system.mem_ctrl.dram: Address: 0xaaf0 Rank 0 Bank 5 Row 0
279910000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaaf0, rank/bank/row 0 5 0
279910000: DRAM: system.mem_ctrl.dram: Activate at tick 279910000
279910000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 279910000, now got 4 active
279910000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 279923750
279942500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280015000: DRAM: system.mem_ctrl.dram: Address: 0xaaf4 Rank 0 Bank 5 Row 0
280015000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaaf4, rank/bank/row 0 5 0
280015000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280015000
280033750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280064000: DRAM: system.mem_ctrl.dram: Address: 0xaaf8 Rank 0 Bank 5 Row 0
280064000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaaf8, rank/bank/row 0 5 0
280064000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280064000
280082750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280113000: DRAM: system.mem_ctrl.dram: Address: 0xaafc Rank 0 Bank 5 Row 0
280113000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaafc, rank/bank/row 0 5 0
280113000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280113000
280131750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280162000: DRAM: system.mem_ctrl.dram: Address: 0xab00 Rank 0 Bank 5 Row 0
280162000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab00, rank/bank/row 0 5 0
280162000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280162000
280180750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280211000: DRAM: system.mem_ctrl.dram: Address: 0xab04 Rank 0 Bank 5 Row 0
280211000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab04, rank/bank/row 0 5 0
280211000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280211000
280229750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280260000: DRAM: system.mem_ctrl.dram: Address: 0xab08 Rank 0 Bank 5 Row 0
280260000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab08, rank/bank/row 0 5 0
280260000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280260000
280278750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280305000: DRAM: 0: Refresh due
280305000: DRAM: 0: Precharging all
280305000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 280305000, now got 3 active
280305000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 280305000, now got 2 active
280305000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 280305000, now got 1 active
280305000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 280305000, now got 0 active
280305000: DRAM: 1: Refresh due
280305000: DRAM: 1: Precharging all
280305000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 280305000, now got 2 active
280305000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 280305000, now got 1 active
280305000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 280305000, now got 0 active
280309000: DRAM: system.mem_ctrl.dram: Address: 0xab0c Rank 0 Bank 5 Row 0
280578750: DRAM: 0: Scheduling next request after refreshing rank 0
280578750: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab0c, rank/bank/row 0 5 0
280578750: DRAM: system.mem_ctrl.dram: Activate at tick 280578750
280578750: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 280578750, now got 1 active
280578750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280592500
280578750: DRAM: 1: Scheduling next request after refreshing rank 1
280611250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280642000: DRAM: system.mem_ctrl.dram: Address: 0xab10 Rank 0 Bank 5 Row 0
280642000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab10, rank/bank/row 0 5 0
280642000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280642000
280660750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280691000: DRAM: system.mem_ctrl.dram: Address: 0xab14 Rank 0 Bank 5 Row 0
280691000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab14, rank/bank/row 0 5 0
280691000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280691000
280709750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280740000: DRAM: system.mem_ctrl.dram: Address: 0xab18 Rank 0 Bank 5 Row 0
280740000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xab18, rank/bank/row 0 5 0
280740000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280740000
280758750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280789000: DRAM: system.mem_ctrl.dram: Address: 0x77c28 Rank 1 Bank 3 Row 3
280789000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c28, rank/bank/row 1 3 3
280789000: DRAM: system.mem_ctrl.dram: Activate at tick 280789000
280789000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 280789000, now got 1 active
280789000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280802750
280821500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
280852000: DRAM: system.mem_ctrl.dram: Address: 0x4918c Rank 0 Bank 4 Row 2
280852000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4918c, rank/bank/row 0 4 2
280852000: DRAM: system.mem_ctrl.dram: Activate at tick 280852000
280852000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 280852000, now got 2 active
280852000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280865750
280884500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280915000: DRAM: system.mem_ctrl.dram: Address: 0x49190 Rank 0 Bank 4 Row 2
280915000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49190, rank/bank/row 0 4 2
280915000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280915000
280933750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
280964000: DRAM: system.mem_ctrl.dram: Address: 0x49194 Rank 0 Bank 4 Row 2
280964000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49194, rank/bank/row 0 4 2
280964000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 280964000
280982750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281013000: DRAM: system.mem_ctrl.dram: Address: 0x77c48 Rank 1 Bank 3 Row 3
281013000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c48, rank/bank/row 1 3 3
281013000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281013000
281031750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
281062000: DRAM: system.mem_ctrl.dram: Address: 0x49198 Rank 0 Bank 4 Row 2
281062000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49198, rank/bank/row 0 4 2
281062000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281062000
281080750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281111000: DRAM: system.mem_ctrl.dram: Address: 0x4919c Rank 0 Bank 4 Row 2
281111000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4919c, rank/bank/row 0 4 2
281111000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281111000
281129750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281160000: DRAM: system.mem_ctrl.dram: Address: 0x491a0 Rank 0 Bank 4 Row 2
281160000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491a0, rank/bank/row 0 4 2
281160000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281160000
281178750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281209000: DRAM: system.mem_ctrl.dram: Address: 0x49214 Rank 0 Bank 4 Row 2
281209000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49214, rank/bank/row 0 4 2
281209000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281209000
281227750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281258000: DRAM: system.mem_ctrl.dram: Address: 0x77c58 Rank 1 Bank 3 Row 3
281258000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c58, rank/bank/row 1 3 3
281258000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281258000
281276750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
281307000: DRAM: system.mem_ctrl.dram: Address: 0x49218 Rank 0 Bank 4 Row 2
281307000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49218, rank/bank/row 0 4 2
281307000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281307000
281325750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281356000: DRAM: system.mem_ctrl.dram: Address: 0x77c5c Rank 1 Bank 3 Row 3
281356000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c5c, rank/bank/row 1 3 3
281356000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281356000
281374750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
281405000: DRAM: system.mem_ctrl.dram: Address: 0x4921c Rank 0 Bank 4 Row 2
281405000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4921c, rank/bank/row 0 4 2
281405000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281405000
281423750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281454000: DRAM: system.mem_ctrl.dram: Address: 0x49220 Rank 0 Bank 4 Row 2
281454000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49220, rank/bank/row 0 4 2
281454000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281454000
281472750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281503000: DRAM: system.mem_ctrl.dram: Address: 0x49224 Rank 0 Bank 4 Row 2
281503000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49224, rank/bank/row 0 4 2
281503000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281503000
281521750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281552000: DRAM: system.mem_ctrl.dram: Address: 0x49228 Rank 0 Bank 4 Row 2
281552000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49228, rank/bank/row 0 4 2
281552000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281552000
281570750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281601000: DRAM: system.mem_ctrl.dram: Address: 0x4922c Rank 0 Bank 4 Row 2
281601000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4922c, rank/bank/row 0 4 2
281601000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281601000
281619750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281650000: DRAM: system.mem_ctrl.dram: Address: 0x49230 Rank 0 Bank 4 Row 2
281650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49230, rank/bank/row 0 4 2
281650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281650000
281668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281699000: DRAM: system.mem_ctrl.dram: Address: 0x49234 Rank 0 Bank 4 Row 2
281699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49234, rank/bank/row 0 4 2
281699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281699000
281717750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281748000: DRAM: system.mem_ctrl.dram: Address: 0x49238 Rank 0 Bank 4 Row 2
281748000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49238, rank/bank/row 0 4 2
281748000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281748000
281748000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 281755500, now got 1 active
281748000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
281766750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281797000: DRAM: system.mem_ctrl.dram: Address: 0x75120 Rank 1 Bank 2 Row 3
281797000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75120, rank/bank/row 1 2 3
281797000: DRAM: system.mem_ctrl.dram: Activate at tick 281797000
281797000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 281797000, now got 2 active
281797000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281810750
281829500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
281860000: DRAM: system.mem_ctrl.dram: Address: 0x4923c Rank 0 Bank 4 Row 2
281860000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4923c, rank/bank/row 0 4 2
281860000: DRAM: system.mem_ctrl.dram: Activate at tick 281860000
281860000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 281860000, now got 2 active
281860000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281873750
281892500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281923000: DRAM: system.mem_ctrl.dram: Address: 0x49240 Rank 0 Bank 4 Row 2
281923000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49240, rank/bank/row 0 4 2
281923000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281923000
281941750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
281972000: DRAM: system.mem_ctrl.dram: Address: 0x75120 Rank 1 Bank 2 Row 3
281993000: DRAM: system.mem_ctrl.dram: Address: 0x49244 Rank 0 Bank 4 Row 2
281993000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49244, rank/bank/row 0 4 2
281993000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 281993000
282011750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282042000: DRAM: system.mem_ctrl.dram: Address: 0x77c70 Rank 1 Bank 3 Row 3
282042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c70, rank/bank/row 1 3 3
282042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282042000
282060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
282091000: DRAM: system.mem_ctrl.dram: Address: 0x49248 Rank 0 Bank 4 Row 2
282091000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49248, rank/bank/row 0 4 2
282091000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282091000
282109750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282140000: DRAM: system.mem_ctrl.dram: Address: 0x4924c Rank 0 Bank 4 Row 2
282140000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4924c, rank/bank/row 0 4 2
282140000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282140000
282158750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282189000: DRAM: system.mem_ctrl.dram: Address: 0x49250 Rank 0 Bank 4 Row 2
282189000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49250, rank/bank/row 0 4 2
282189000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282189000
282207750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282238000: DRAM: system.mem_ctrl.dram: Address: 0x49254 Rank 0 Bank 4 Row 2
282238000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49254, rank/bank/row 0 4 2
282238000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282238000
282256750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282287000: DRAM: system.mem_ctrl.dram: Address: 0x49258 Rank 0 Bank 4 Row 2
282287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49258, rank/bank/row 0 4 2
282287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282287000
282305750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282336000: DRAM: system.mem_ctrl.dram: Address: 0x4925c Rank 0 Bank 4 Row 2
282336000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x4925c, rank/bank/row 0 4 2
282336000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282336000
282354750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282385000: DRAM: system.mem_ctrl.dram: Address: 0x49260 Rank 0 Bank 4 Row 2
282385000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49260, rank/bank/row 0 4 2
282385000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282385000
282403750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282434000: DRAM: system.mem_ctrl.dram: Address: 0x491c4 Rank 0 Bank 4 Row 2
282434000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491c4, rank/bank/row 0 4 2
282434000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282434000
282452750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282483000: DRAM: system.mem_ctrl.dram: Address: 0x491c8 Rank 0 Bank 4 Row 2
282483000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491c8, rank/bank/row 0 4 2
282483000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282483000
282501750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282532000: DRAM: system.mem_ctrl.dram: Address: 0x491cc Rank 0 Bank 4 Row 2
282532000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491cc, rank/bank/row 0 4 2
282532000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282532000
282550750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282581000: DRAM: system.mem_ctrl.dram: Address: 0x491d0 Rank 0 Bank 4 Row 2
282581000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491d0, rank/bank/row 0 4 2
282581000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282581000
282599750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282630000: DRAM: system.mem_ctrl.dram: Address: 0x491d4 Rank 0 Bank 4 Row 2
282630000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491d4, rank/bank/row 0 4 2
282630000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282630000
282648750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282679000: DRAM: system.mem_ctrl.dram: Address: 0x491d8 Rank 0 Bank 4 Row 2
282679000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491d8, rank/bank/row 0 4 2
282679000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282679000
282679000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 282686500, now got 1 active
282679000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 4
282697750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282770000: DRAM: system.mem_ctrl.dram: Address: 0x491dc Rank 0 Bank 4 Row 2
282770000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491dc, rank/bank/row 0 4 2
282770000: DRAM: system.mem_ctrl.dram: Activate at tick 282770000
282770000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 0 at tick 282770000, now got 2 active
282770000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282783750
282802500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282833000: DRAM: system.mem_ctrl.dram: Address: 0xb8d0 Rank 0 Bank 5 Row 0
282833000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8d0, rank/bank/row 0 5 0
282833000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282833000
282851750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282903000: DRAM: system.mem_ctrl.dram: Address: 0xb8d4 Rank 0 Bank 5 Row 0
282903000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8d4, rank/bank/row 0 5 0
282903000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282903000
282921750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
282952000: DRAM: system.mem_ctrl.dram: Address: 0x77c34 Rank 1 Bank 3 Row 3
282952000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c34, rank/bank/row 1 3 3
282952000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 282952000
282970750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
283001000: DRAM: system.mem_ctrl.dram: Address: 0xb8d8 Rank 0 Bank 5 Row 0
283001000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8d8, rank/bank/row 0 5 0
283001000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283001000
283019750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283071000: DRAM: system.mem_ctrl.dram: Address: 0xb8dc Rank 0 Bank 5 Row 0
283071000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8dc, rank/bank/row 0 5 0
283071000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283071000
283089750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283120000: DRAM: system.mem_ctrl.dram: Address: 0x77c30 Rank 1 Bank 3 Row 3
283120000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c30, rank/bank/row 1 3 3
283120000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283120000
283138750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
283169000: DRAM: system.mem_ctrl.dram: Address: 0xb8e0 Rank 0 Bank 5 Row 0
283169000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8e0, rank/bank/row 0 5 0
283169000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283169000
283187750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283218000: DRAM: system.mem_ctrl.dram: Address: 0xb8e4 Rank 0 Bank 5 Row 0
283218000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8e4, rank/bank/row 0 5 0
283218000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283218000
283236750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283267000: DRAM: system.mem_ctrl.dram: Address: 0xb8e8 Rank 0 Bank 5 Row 0
283267000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8e8, rank/bank/row 0 5 0
283267000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283267000
283285750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283316000: DRAM: system.mem_ctrl.dram: Address: 0xb8ec Rank 0 Bank 5 Row 0
283316000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8ec, rank/bank/row 0 5 0
283316000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283316000
283334750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283365000: DRAM: system.mem_ctrl.dram: Address: 0xb8f0 Rank 0 Bank 5 Row 0
283365000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8f0, rank/bank/row 0 5 0
283365000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283365000
283383750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283414000: DRAM: system.mem_ctrl.dram: Address: 0xb8f4 Rank 0 Bank 5 Row 0
283414000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8f4, rank/bank/row 0 5 0
283414000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283414000
283432750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283463000: DRAM: system.mem_ctrl.dram: Address: 0xb8f8 Rank 0 Bank 5 Row 0
283463000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8f8, rank/bank/row 0 5 0
283463000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283463000
283481750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283512000: DRAM: system.mem_ctrl.dram: Address: 0xb8fc Rank 0 Bank 5 Row 0
283512000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb8fc, rank/bank/row 0 5 0
283512000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283512000
283512000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 283519500, now got 1 active
283512000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 5
283530750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283561000: DRAM: system.mem_ctrl.dram: Address: 0x77c28 Rank 1 Bank 3 Row 3
283561000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c28, rank/bank/row 1 3 3
283561000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283561000
283579750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
283610000: DRAM: system.mem_ctrl.dram: Address: 0xb900 Rank 0 Bank 5 Row 0
283610000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb900, rank/bank/row 0 5 0
283610000: DRAM: system.mem_ctrl.dram: Activate at tick 283610000
283610000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 283610000, now got 2 active
283610000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283623750
283642500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283673000: DRAM: system.mem_ctrl.dram: Address: 0x77c2c Rank 1 Bank 3 Row 3
283673000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c2c, rank/bank/row 1 3 3
283673000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283673000
283691750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
283722000: DRAM: system.mem_ctrl.dram: Address: 0xb904 Rank 0 Bank 5 Row 0
283722000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb904, rank/bank/row 0 5 0
283722000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283722000
283740750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283771000: DRAM: system.mem_ctrl.dram: Address: 0xb908 Rank 0 Bank 5 Row 0
283771000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xb908, rank/bank/row 0 5 0
283771000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283771000
283789750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283820000: DRAM: system.mem_ctrl.dram: Address: 0x491e0 Rank 0 Bank 4 Row 2
283820000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491e0, rank/bank/row 0 4 2
283820000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283820000
283838750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283869000: DRAM: system.mem_ctrl.dram: Address: 0x491e4 Rank 0 Bank 4 Row 2
283869000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491e4, rank/bank/row 0 4 2
283869000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283869000
283887750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283918000: DRAM: system.mem_ctrl.dram: Address: 0x491e8 Rank 0 Bank 4 Row 2
283918000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491e8, rank/bank/row 0 4 2
283918000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283918000
283936750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
283967000: DRAM: system.mem_ctrl.dram: Address: 0x491ec Rank 0 Bank 4 Row 2
283967000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491ec, rank/bank/row 0 4 2
283967000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 283967000
283985750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284016000: DRAM: system.mem_ctrl.dram: Address: 0x491f0 Rank 0 Bank 4 Row 2
284016000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491f0, rank/bank/row 0 4 2
284016000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284016000
284034750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284065000: DRAM: system.mem_ctrl.dram: Address: 0x491f4 Rank 0 Bank 4 Row 2
284065000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491f4, rank/bank/row 0 4 2
284065000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284065000
284083750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284114000: DRAM: system.mem_ctrl.dram: Address: 0x491f8 Rank 0 Bank 4 Row 2
284114000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491f8, rank/bank/row 0 4 2
284114000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284114000
284132750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284163000: DRAM: system.mem_ctrl.dram: Address: 0x1ca8 Rank 0 Bank 0 Row 0
284163000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ca8, rank/bank/row 0 0 0
284163000: DRAM: system.mem_ctrl.dram: Activate at tick 284163000
284163000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 284163000, now got 3 active
284163000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284176750
284195500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284226000: DRAM: system.mem_ctrl.dram: Address: 0x7513c Rank 1 Bank 2 Row 3
284226000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7513c, rank/bank/row 1 2 3
284226000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284226000
284244750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
284275000: DRAM: system.mem_ctrl.dram: Address: 0x1cac Rank 0 Bank 0 Row 0
284275000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cac, rank/bank/row 0 0 0
284275000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284275000
284293750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284429000: DRAM: system.mem_ctrl.dram: Address: 0x1cb0 Rank 0 Bank 0 Row 0
284429000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cb0, rank/bank/row 0 0 0
284429000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284429000
284447750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284478000: DRAM: system.mem_ctrl.dram: Address: 0x1cb4 Rank 0 Bank 0 Row 0
284478000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cb4, rank/bank/row 0 0 0
284478000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284478000
284496750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284527000: DRAM: system.mem_ctrl.dram: Address: 0x1cb8 Rank 0 Bank 0 Row 0
284527000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cb8, rank/bank/row 0 0 0
284527000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284527000
284545750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284576000: DRAM: system.mem_ctrl.dram: Address: 0x1cbc Rank 0 Bank 0 Row 0
284576000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cbc, rank/bank/row 0 0 0
284576000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284576000
284594750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284625000: DRAM: system.mem_ctrl.dram: Address: 0x1cc0 Rank 0 Bank 0 Row 0
284625000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cc0, rank/bank/row 0 0 0
284625000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284625000
284643750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284674000: DRAM: system.mem_ctrl.dram: Address: 0x1cc4 Rank 0 Bank 0 Row 0
284674000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cc4, rank/bank/row 0 0 0
284674000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284674000
284692750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284723000: DRAM: system.mem_ctrl.dram: Address: 0x1cc8 Rank 0 Bank 0 Row 0
284723000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cc8, rank/bank/row 0 0 0
284723000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284723000
284741750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284772000: DRAM: system.mem_ctrl.dram: Address: 0x1d1c Rank 0 Bank 0 Row 0
284772000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d1c, rank/bank/row 0 0 0
284772000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284772000
284790750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284841000: DRAM: system.mem_ctrl.dram: Address: 0x1d20 Rank 0 Bank 0 Row 0
284841000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d20, rank/bank/row 0 0 0
284841000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284841000
284859750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284890000: DRAM: system.mem_ctrl.dram: Address: 0x1cd8 Rank 0 Bank 0 Row 0
284890000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cd8, rank/bank/row 0 0 0
284890000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284890000
284908750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284939000: DRAM: system.mem_ctrl.dram: Address: 0x1cdc Rank 0 Bank 0 Row 0
284939000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cdc, rank/bank/row 0 0 0
284939000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284939000
284957750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
284988000: DRAM: system.mem_ctrl.dram: Address: 0x1ce0 Rank 0 Bank 0 Row 0
284988000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ce0, rank/bank/row 0 0 0
284988000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 284988000
285006750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285037000: DRAM: system.mem_ctrl.dram: Address: 0x1ce4 Rank 0 Bank 0 Row 0
285037000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ce4, rank/bank/row 0 0 0
285037000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285037000
285055750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285107000: DRAM: system.mem_ctrl.dram: Address: 0x1ce8 Rank 0 Bank 0 Row 0
285107000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ce8, rank/bank/row 0 0 0
285107000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285107000
285107000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 285114500, now got 2 active
285107000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
285125750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285156000: DRAM: system.mem_ctrl.dram: Address: 0x75140 Rank 1 Bank 2 Row 3
285177000: DRAM: system.mem_ctrl.dram: Address: 0x1cec Rank 0 Bank 0 Row 0
285177000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cec, rank/bank/row 0 0 0
285177000: DRAM: system.mem_ctrl.dram: Activate at tick 285177000
285177000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 285177000, now got 3 active
285177000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285190750
285209500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285261000: DRAM: system.mem_ctrl.dram: Address: 0x1cf0 Rank 0 Bank 0 Row 0
285261000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cf0, rank/bank/row 0 0 0
285261000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285261000
285279750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285310000: DRAM: system.mem_ctrl.dram: Address: 0x1cf4 Rank 0 Bank 0 Row 0
285310000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cf4, rank/bank/row 0 0 0
285310000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285310000
285328750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285359000: DRAM: system.mem_ctrl.dram: Address: 0x1cf8 Rank 0 Bank 0 Row 0
285359000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cf8, rank/bank/row 0 0 0
285359000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285359000
285377750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285408000: DRAM: system.mem_ctrl.dram: Address: 0x77c1c Rank 1 Bank 3 Row 3
285408000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c1c, rank/bank/row 1 3 3
285408000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285408000
285426750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
285457000: DRAM: system.mem_ctrl.dram: Address: 0x77c24 Rank 1 Bank 3 Row 3
285457000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c24, rank/bank/row 1 3 3
285457000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285457000
285475750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
285506000: DRAM: system.mem_ctrl.dram: Address: 0x77c2c Rank 1 Bank 3 Row 3
285506000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c2c, rank/bank/row 1 3 3
285506000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285506000
285524750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
285555000: DRAM: system.mem_ctrl.dram: Address: 0x491fc Rank 0 Bank 4 Row 2
285555000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x491fc, rank/bank/row 0 4 2
285555000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285555000
285573750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285604000: DRAM: system.mem_ctrl.dram: Address: 0x49200 Rank 0 Bank 4 Row 2
285604000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49200, rank/bank/row 0 4 2
285604000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285604000
285622750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285653000: DRAM: system.mem_ctrl.dram: Address: 0x49204 Rank 0 Bank 4 Row 2
285653000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x49204, rank/bank/row 0 4 2
285653000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285653000
285671750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285702000: DRAM: system.mem_ctrl.dram: Address: 0x77ca4 Rank 1 Bank 3 Row 3
285702000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca4, rank/bank/row 1 3 3
285702000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285702000
285720750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
285751000: DRAM: system.mem_ctrl.dram: Address: 0x77cac Rank 1 Bank 3 Row 3
285751000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cac, rank/bank/row 1 3 3
285751000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285751000
285769750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
285800000: DRAM: system.mem_ctrl.dram: Address: 0x1e04 Rank 0 Bank 0 Row 0
285800000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1e04, rank/bank/row 0 0 0
285800000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285800000
285818750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285849000: DRAM: system.mem_ctrl.dram: Address: 0x1e08 Rank 0 Bank 0 Row 0
285849000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1e08, rank/bank/row 0 0 0
285849000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285849000
285867750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
285898000: DRAM: system.mem_ctrl.dram: Address: 0x77cb0 Rank 1 Bank 3 Row 3
285898000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cb0, rank/bank/row 1 3 3
285898000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285898000
285916750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
285947000: DRAM: system.mem_ctrl.dram: Address: 0x222fc Rank 0 Bank 1 Row 1
285947000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222fc, rank/bank/row 0 1 1
285947000: DRAM: system.mem_ctrl.dram: Activate at tick 285947000
285947000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 285947000, now got 4 active
285947000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 285960750
285979500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286010000: DRAM: system.mem_ctrl.dram: Address: 0x7513c Rank 1 Bank 2 Row 3
286010000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7513c, rank/bank/row 1 2 3
286010000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286010000
286028750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
286059000: DRAM: system.mem_ctrl.dram: Address: 0x22300 Rank 0 Bank 1 Row 1
286059000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22300, rank/bank/row 0 1 1
286059000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286059000
286077750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286128000: DRAM: system.mem_ctrl.dram: Address: 0x22304 Rank 0 Bank 1 Row 1
286128000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22304, rank/bank/row 0 1 1
286128000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286128000
286146750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286198000: DRAM: system.mem_ctrl.dram: Address: 0x22308 Rank 0 Bank 1 Row 1
286198000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22308, rank/bank/row 0 1 1
286198000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286198000
286216750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286268000: DRAM: system.mem_ctrl.dram: Address: 0x2230c Rank 0 Bank 1 Row 1
286268000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2230c, rank/bank/row 0 1 1
286268000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286268000
286286750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286338000: DRAM: system.mem_ctrl.dram: Address: 0x22310 Rank 0 Bank 1 Row 1
286338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22310, rank/bank/row 0 1 1
286338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286338000
286356750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286387000: DRAM: system.mem_ctrl.dram: Address: 0x2226c Rank 0 Bank 1 Row 1
286387000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2226c, rank/bank/row 0 1 1
286387000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286387000
286405750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286436000: DRAM: system.mem_ctrl.dram: Address: 0x22270 Rank 0 Bank 1 Row 1
286436000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22270, rank/bank/row 0 1 1
286436000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286436000
286454750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286485000: DRAM: system.mem_ctrl.dram: Address: 0x22274 Rank 0 Bank 1 Row 1
286485000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22274, rank/bank/row 0 1 1
286485000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286485000
286503750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286534000: DRAM: system.mem_ctrl.dram: Address: 0x75124 Rank 1 Bank 2 Row 3
286534000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75124, rank/bank/row 1 2 3
286534000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286534000
286552750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
286583000: DRAM: system.mem_ctrl.dram: Address: 0x22278 Rank 0 Bank 1 Row 1
286583000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22278, rank/bank/row 0 1 1
286583000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286583000
286601750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286652000: DRAM: system.mem_ctrl.dram: Address: 0x2227c Rank 0 Bank 1 Row 1
286652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2227c, rank/bank/row 0 1 1
286652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286652000
286670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286701000: DRAM: system.mem_ctrl.dram: Address: 0x22280 Rank 0 Bank 1 Row 1
286701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22280, rank/bank/row 0 1 1
286701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286701000
286719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286750000: DRAM: system.mem_ctrl.dram: Address: 0x22284 Rank 0 Bank 1 Row 1
286750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22284, rank/bank/row 0 1 1
286750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286750000
286768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286820000: DRAM: system.mem_ctrl.dram: Address: 0x22288 Rank 0 Bank 1 Row 1
286820000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22288, rank/bank/row 0 1 1
286820000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286820000
286838750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286869000: DRAM: system.mem_ctrl.dram: Address: 0x2228c Rank 0 Bank 1 Row 1
286869000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2228c, rank/bank/row 0 1 1
286869000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286869000
286887750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286939000: DRAM: system.mem_ctrl.dram: Address: 0x22290 Rank 0 Bank 1 Row 1
286939000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22290, rank/bank/row 0 1 1
286939000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 286939000
286939000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 286946500, now got 3 active
286939000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
286957750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
286988000: DRAM: system.mem_ctrl.dram: Address: 0x22294 Rank 0 Bank 1 Row 1
286988000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22294, rank/bank/row 0 1 1
286988000: DRAM: system.mem_ctrl.dram: Activate at tick 286988000
286988000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 286988000, now got 4 active
286988000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287001750
287020500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287051000: DRAM: system.mem_ctrl.dram: Address: 0x22298 Rank 0 Bank 1 Row 1
287051000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22298, rank/bank/row 0 1 1
287051000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287051000
287069750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287100000: DRAM: system.mem_ctrl.dram: Address: 0x2229c Rank 0 Bank 1 Row 1
287100000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2229c, rank/bank/row 0 1 1
287100000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287100000
287118750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287169000: DRAM: system.mem_ctrl.dram: Address: 0x222a0 Rank 0 Bank 1 Row 1
287169000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222a0, rank/bank/row 0 1 1
287169000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287169000
287187750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287218000: DRAM: system.mem_ctrl.dram: Address: 0x75128 Rank 1 Bank 2 Row 3
287218000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75128, rank/bank/row 1 2 3
287218000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287218000
287236750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
287267000: DRAM: system.mem_ctrl.dram: Address: 0x222a4 Rank 0 Bank 1 Row 1
287267000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222a4, rank/bank/row 0 1 1
287267000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287267000
287285750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287316000: DRAM: system.mem_ctrl.dram: Address: 0x222a8 Rank 0 Bank 1 Row 1
287316000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222a8, rank/bank/row 0 1 1
287316000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287316000
287334750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287386000: DRAM: system.mem_ctrl.dram: Address: 0x222ac Rank 0 Bank 1 Row 1
287386000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222ac, rank/bank/row 0 1 1
287386000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287386000
287404750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287456000: DRAM: system.mem_ctrl.dram: Address: 0x222b0 Rank 0 Bank 1 Row 1
287456000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222b0, rank/bank/row 0 1 1
287456000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287456000
287474750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287526000: DRAM: system.mem_ctrl.dram: Address: 0x222b4 Rank 0 Bank 1 Row 1
287526000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222b4, rank/bank/row 0 1 1
287526000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287526000
287544750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287596000: DRAM: system.mem_ctrl.dram: Address: 0x222b8 Rank 0 Bank 1 Row 1
287596000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222b8, rank/bank/row 0 1 1
287596000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287596000
287614750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287645000: DRAM: system.mem_ctrl.dram: Address: 0x222bc Rank 0 Bank 1 Row 1
287645000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222bc, rank/bank/row 0 1 1
287645000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287645000
287663750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287694000: DRAM: system.mem_ctrl.dram: Address: 0x223d4 Rank 0 Bank 1 Row 1
287694000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x223d4, rank/bank/row 0 1 1
287694000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287694000
287712750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287743000: DRAM: system.mem_ctrl.dram: Address: 0x222c0 Rank 0 Bank 1 Row 1
287743000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222c0, rank/bank/row 0 1 1
287743000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287743000
287761750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287792000: DRAM: system.mem_ctrl.dram: Address: 0x222c4 Rank 0 Bank 1 Row 1
287792000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222c4, rank/bank/row 0 1 1
287792000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287792000
287810750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287841000: DRAM: system.mem_ctrl.dram: Address: 0x222c8 Rank 0 Bank 1 Row 1
287841000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222c8, rank/bank/row 0 1 1
287841000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287841000
287859750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287911000: DRAM: system.mem_ctrl.dram: Address: 0x222cc Rank 0 Bank 1 Row 1
287911000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222cc, rank/bank/row 0 1 1
287911000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287911000
287911000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 287918500, now got 3 active
287911000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
287929750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
287960000: DRAM: system.mem_ctrl.dram: Address: 0x222d0 Rank 0 Bank 1 Row 1
287960000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222d0, rank/bank/row 0 1 1
287960000: DRAM: system.mem_ctrl.dram: Activate at tick 287960000
287960000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 287960000, now got 4 active
287960000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 287973750
287992500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288023000: DRAM: system.mem_ctrl.dram: Address: 0x222d4 Rank 0 Bank 1 Row 1
288023000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222d4, rank/bank/row 0 1 1
288023000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288023000
288041750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288072000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
288072000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
288072000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288072000
288090750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
288091250: DRAM: 1: Refresh due
288091250: DRAM: 1: Precharging all
288091250: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 288091250, now got 1 active
288091250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 288091250, now got 0 active
288091250: DRAM: 0: Refresh due
288091250: DRAM: 0: Precharging all
288091250: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 288091250, now got 3 active
288091250: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 288091250, now got 2 active
288091250: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 0 at tick 288091250, now got 1 active
288091250: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 288091250, now got 0 active
288121000: DRAM: system.mem_ctrl.dram: Address: 0x222d8 Rank 0 Bank 1 Row 1
288365000: DRAM: 1: Scheduling next request after refreshing rank 1
288365000: DRAM: 0: Scheduling next request after refreshing rank 0
288365000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222d8, rank/bank/row 0 1 1
288365000: DRAM: system.mem_ctrl.dram: Activate at tick 288365000
288365000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 288365000, now got 1 active
288365000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288378750
288397500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288428000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
288428000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
288428000: DRAM: system.mem_ctrl.dram: Activate at tick 288428000
288428000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 288428000, now got 1 active
288428000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288441750
288460500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
288491000: DRAM: system.mem_ctrl.dram: Address: 0x222dc Rank 0 Bank 1 Row 1
288491000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222dc, rank/bank/row 0 1 1
288491000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288491000
288509750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288540000: DRAM: system.mem_ctrl.dram: Address: 0x222e0 Rank 0 Bank 1 Row 1
288540000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222e0, rank/bank/row 0 1 1
288540000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288540000
288558750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288589000: DRAM: system.mem_ctrl.dram: Address: 0x222e4 Rank 0 Bank 1 Row 1
288589000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222e4, rank/bank/row 0 1 1
288589000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288589000
288607750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288638000: DRAM: system.mem_ctrl.dram: Address: 0x77cb8 Rank 1 Bank 3 Row 3
288638000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cb8, rank/bank/row 1 3 3
288638000: DRAM: system.mem_ctrl.dram: Activate at tick 288638000
288638000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 288638000, now got 2 active
288638000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288651750
288670500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
288701000: DRAM: system.mem_ctrl.dram: Address: 0x77cc0 Rank 1 Bank 3 Row 3
288701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cc0, rank/bank/row 1 3 3
288701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288701000
288719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
288750000: DRAM: system.mem_ctrl.dram: Address: 0x222e8 Rank 0 Bank 1 Row 1
288750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x222e8, rank/bank/row 0 1 1
288750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288750000
288768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288799000: DRAM: system.mem_ctrl.dram: Address: 0x21a9c Rank 0 Bank 0 Row 1
288799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21a9c, rank/bank/row 0 0 1
288799000: DRAM: system.mem_ctrl.dram: Activate at tick 288799000
288799000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 288799000, now got 2 active
288799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288812750
288831500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288904000: DRAM: system.mem_ctrl.dram: Address: 0x21aa0 Rank 0 Bank 0 Row 1
288904000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21aa0, rank/bank/row 0 0 1
288904000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288904000
288922750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
288953000: DRAM: system.mem_ctrl.dram: Address: 0x21aa4 Rank 0 Bank 0 Row 1
288953000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21aa4, rank/bank/row 0 0 1
288953000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 288953000
288971750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289002000: DRAM: system.mem_ctrl.dram: Address: 0x21aa8 Rank 0 Bank 0 Row 1
289002000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21aa8, rank/bank/row 0 0 1
289002000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289002000
289020750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289051000: DRAM: system.mem_ctrl.dram: Address: 0x21aac Rank 0 Bank 0 Row 1
289051000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21aac, rank/bank/row 0 0 1
289051000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289051000
289069750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289100000: DRAM: system.mem_ctrl.dram: Address: 0x77cc0 Rank 1 Bank 3 Row 3
289100000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cc0, rank/bank/row 1 3 3
289100000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289100000
289118750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
289149000: DRAM: system.mem_ctrl.dram: Address: 0x21924 Rank 0 Bank 0 Row 1
289149000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21924, rank/bank/row 0 0 1
289149000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289149000
289167750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289198000: DRAM: system.mem_ctrl.dram: Address: 0x21928 Rank 0 Bank 0 Row 1
289198000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21928, rank/bank/row 0 0 1
289198000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289198000
289216750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289247000: DRAM: system.mem_ctrl.dram: Address: 0x2192c Rank 0 Bank 0 Row 1
289247000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2192c, rank/bank/row 0 0 1
289247000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289247000
289265750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289316000: DRAM: system.mem_ctrl.dram: Address: 0x21930 Rank 0 Bank 0 Row 1
289316000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21930, rank/bank/row 0 0 1
289316000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289316000
289334750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289365000: DRAM: system.mem_ctrl.dram: Address: 0x7513c Rank 1 Bank 2 Row 3
289365000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7513c, rank/bank/row 1 2 3
289365000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289365000
289383750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
289414000: DRAM: system.mem_ctrl.dram: Address: 0x21934 Rank 0 Bank 0 Row 1
289414000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21934, rank/bank/row 0 0 1
289414000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289414000
289432750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289463000: DRAM: system.mem_ctrl.dram: Address: 0x21938 Rank 0 Bank 0 Row 1
289463000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21938, rank/bank/row 0 0 1
289463000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289463000
289481750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289512000: DRAM: system.mem_ctrl.dram: Address: 0x2193c Rank 0 Bank 0 Row 1
289512000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2193c, rank/bank/row 0 0 1
289512000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289512000
289530750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289561000: DRAM: system.mem_ctrl.dram: Address: 0x21940 Rank 0 Bank 0 Row 1
289561000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21940, rank/bank/row 0 0 1
289561000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289561000
289579750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289610000: DRAM: system.mem_ctrl.dram: Address: 0x21944 Rank 0 Bank 0 Row 1
289610000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21944, rank/bank/row 0 0 1
289610000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289610000
289628750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289659000: DRAM: system.mem_ctrl.dram: Address: 0x21948 Rank 0 Bank 0 Row 1
289659000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21948, rank/bank/row 0 0 1
289659000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289659000
289677750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
289708000: DRAM: system.mem_ctrl.dram: Address: 0x5b054 Rank 1 Bank 5 Row 2
289708000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b054, rank/bank/row 1 5 2
289708000: DRAM: system.mem_ctrl.dram: Activate at tick 289708000
289708000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 1 at tick 289708000, now got 3 active
289708000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289721750
289740500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
289834000: DRAM: system.mem_ctrl.dram: Address: 0x5b058 Rank 1 Bank 5 Row 2
289834000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b058, rank/bank/row 1 5 2
289834000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289834000
289852750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
289883000: DRAM: system.mem_ctrl.dram: Address: 0x5ae64 Rank 1 Bank 5 Row 2
289883000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae64, rank/bank/row 1 5 2
289883000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289883000
289901750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
289932000: DRAM: system.mem_ctrl.dram: Address: 0x5ae68 Rank 1 Bank 5 Row 2
289932000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae68, rank/bank/row 1 5 2
289932000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289932000
289950750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
289981000: DRAM: system.mem_ctrl.dram: Address: 0x5ae6c Rank 1 Bank 5 Row 2
289981000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae6c, rank/bank/row 1 5 2
289981000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 289981000
289999750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290030000: DRAM: system.mem_ctrl.dram: Address: 0x5ae70 Rank 1 Bank 5 Row 2
290030000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae70, rank/bank/row 1 5 2
290030000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290030000
290048750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290079000: DRAM: system.mem_ctrl.dram: Address: 0x5ae74 Rank 1 Bank 5 Row 2
290079000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5ae74, rank/bank/row 1 5 2
290079000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290079000
290097750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290128000: DRAM: system.mem_ctrl.dram: Address: 0x5b028 Rank 1 Bank 5 Row 2
290128000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b028, rank/bank/row 1 5 2
290128000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290128000
290146750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290177000: DRAM: system.mem_ctrl.dram: Address: 0x5b02c Rank 1 Bank 5 Row 2
290177000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b02c, rank/bank/row 1 5 2
290177000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290177000
290195750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290226000: DRAM: system.mem_ctrl.dram: Address: 0x5b030 Rank 1 Bank 5 Row 2
290226000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b030, rank/bank/row 1 5 2
290226000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290226000
290244750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290275000: DRAM: system.mem_ctrl.dram: Address: 0x5b05c Rank 1 Bank 5 Row 2
290275000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b05c, rank/bank/row 1 5 2
290275000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290275000
290293750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290324000: DRAM: system.mem_ctrl.dram: Address: 0x77cbc Rank 1 Bank 3 Row 3
290324000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cbc, rank/bank/row 1 3 3
290324000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290324000
290325000: DRAM: system.mem_ctrl.dram: Address: 0x77cc0 Rank 1 Bank 3 Row 3
290325000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cc0, rank/bank/row 1 3 3
290325000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290329000
290342750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 1
290347750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290378000: DRAM: system.mem_ctrl.dram: Address: 0x77cc4 Rank 1 Bank 3 Row 3
290378000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cc4, rank/bank/row 1 3 3
290378000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290378000
290396750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290427000: DRAM: system.mem_ctrl.dram: Address: 0x5b060 Rank 1 Bank 5 Row 2
290427000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b060, rank/bank/row 1 5 2
290427000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290427000
290445750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290476000: DRAM: system.mem_ctrl.dram: Address: 0x5b064 Rank 1 Bank 5 Row 2
290476000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b064, rank/bank/row 1 5 2
290476000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290476000
290494750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290525000: DRAM: system.mem_ctrl.dram: Address: 0x5b068 Rank 1 Bank 5 Row 2
290525000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5b068, rank/bank/row 1 5 2
290525000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290525000
290543750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
290574000: DRAM: system.mem_ctrl.dram: Address: 0x2194c Rank 0 Bank 0 Row 1
290574000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2194c, rank/bank/row 0 0 1
290574000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290574000
290574000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 290581500, now got 1 active
290574000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
290592750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290623000: DRAM: system.mem_ctrl.dram: Address: 0x21950 Rank 0 Bank 0 Row 1
290623000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21950, rank/bank/row 0 0 1
290623000: DRAM: system.mem_ctrl.dram: Activate at tick 290623000
290623000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 290623000, now got 2 active
290623000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290636750
290655500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290686000: DRAM: system.mem_ctrl.dram: Address: 0x21954 Rank 0 Bank 0 Row 1
290686000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21954, rank/bank/row 0 0 1
290686000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290686000
290704750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290735000: DRAM: system.mem_ctrl.dram: Address: 0x21958 Rank 0 Bank 0 Row 1
290735000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21958, rank/bank/row 0 0 1
290735000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290735000
290753750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290784000: DRAM: system.mem_ctrl.dram: Address: 0x21a54 Rank 0 Bank 0 Row 1
290784000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21a54, rank/bank/row 0 0 1
290784000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290784000
290802750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290833000: DRAM: system.mem_ctrl.dram: Address: 0x21a58 Rank 0 Bank 0 Row 1
290833000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21a58, rank/bank/row 0 0 1
290833000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290833000
290851750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290882000: DRAM: system.mem_ctrl.dram: Address: 0x21a5c Rank 0 Bank 0 Row 1
290882000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21a5c, rank/bank/row 0 0 1
290882000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290882000
290900750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290931000: DRAM: system.mem_ctrl.dram: Address: 0x21a60 Rank 0 Bank 0 Row 1
290931000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21a60, rank/bank/row 0 0 1
290931000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 290931000
290949750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
290980000: DRAM: system.mem_ctrl.dram: Address: 0x20e0 Rank 0 Bank 1 Row 0
290980000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20e0, rank/bank/row 0 1 0
290980000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 290980000, now got 1 active
290980000: DRAM: system.mem_ctrl.dram: Activate at tick 290993750
290980000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 290993750, now got 2 active
290980000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291007500
291026250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291183000: DRAM: system.mem_ctrl.dram: Address: 0x20e4 Rank 0 Bank 1 Row 0
291183000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20e4, rank/bank/row 0 1 0
291183000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291183000
291201750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291232000: DRAM: system.mem_ctrl.dram: Address: 0x20e8 Rank 0 Bank 1 Row 0
291232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20e8, rank/bank/row 0 1 0
291232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291232000
291250750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291281000: DRAM: system.mem_ctrl.dram: Address: 0x20ec Rank 0 Bank 1 Row 0
291281000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20ec, rank/bank/row 0 1 0
291281000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291281000
291299750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291330000: DRAM: system.mem_ctrl.dram: Address: 0x20f0 Rank 0 Bank 1 Row 0
291330000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20f0, rank/bank/row 0 1 0
291330000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291330000
291348750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291379000: DRAM: system.mem_ctrl.dram: Address: 0x20f4 Rank 0 Bank 1 Row 0
291379000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20f4, rank/bank/row 0 1 0
291379000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291379000
291397750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291428000: DRAM: system.mem_ctrl.dram: Address: 0x20f8 Rank 0 Bank 1 Row 0
291428000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20f8, rank/bank/row 0 1 0
291428000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291428000
291446750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291477000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
291477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
291477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291477000
291495750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291526000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
291526000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
291526000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291526000
291544750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
291575000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
291575000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
291575000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291575000
291593750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291624000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
291624000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
291624000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291624000
291642750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
291673000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
291673000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
291673000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291673000
291691750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291722000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
291722000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
291722000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291722000
291740750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291771000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
291771000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
291771000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291771000
291789750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291820000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
291820000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
291820000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291820000
291838750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291869000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
291869000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
291869000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291869000
291887750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
291918000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
291918000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
291918000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291918000
291936750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
291967000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
291967000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
291967000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 291967000
291985750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292016000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
292016000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
292016000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292016000
292016000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 292023500, now got 1 active
292016000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
292034750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292065000: DRAM: system.mem_ctrl.dram: Address: 0x5e2ac Rank 1 Bank 7 Row 2
292065000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2ac, rank/bank/row 1 7 2
292065000: DRAM: system.mem_ctrl.dram: Activate at tick 292065000
292065000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 292065000, now got 4 active
292065000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292078750
292097500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
292128000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
292128000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
292128000: DRAM: system.mem_ctrl.dram: Activate at tick 292128000
292128000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 292128000, now got 2 active
292128000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292141750
292160500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292191000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
292191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
292191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292191000
292209750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292240000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
292240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
292240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292240000
292258750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
292289000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
292289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
292289000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 292289000, now got 1 active
292289000: DRAM: system.mem_ctrl.dram: Activate at tick 292302750
292289000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 292302750, now got 2 active
292289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292316500
292335250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292450000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
292450000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
292450000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292450000
292468750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292499000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
292499000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
292499000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292499000
292517750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292568000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
292568000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
292568000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292568000
292586750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292617000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
292617000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
292617000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292617000
292635750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292666000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
292666000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
292666000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292666000
292684750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292715000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
292715000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
292715000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292715000
292733750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292764000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
292764000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
292764000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292764000
292782750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292813000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
292813000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
292813000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292813000
292831750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292862000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
292862000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
292862000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292862000
292880750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
292911000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
292911000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
292911000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292911000
292929750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
292960000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
292960000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
292960000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 292960000
292978750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293009000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
293009000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
293009000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293009000
293027750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293058000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
293058000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
293058000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293058000
293076750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293107000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
293107000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
293107000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293107000
293125750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293156000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
293156000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
293156000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293156000
293174750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
293205000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
293205000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
293205000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293205000
293223750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293274000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
293274000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
293274000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293274000
293274000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 293281500, now got 1 active
293274000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
293292750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293323000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
293323000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
293323000: DRAM: system.mem_ctrl.dram: Activate at tick 293323000
293323000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 293323000, now got 2 active
293323000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293336750
293355500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293386000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
293386000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
293386000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293386000
293404750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293435000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
293435000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
293435000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293435000
293453750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293484000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
293484000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
293484000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293484000
293502750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293533000: DRAM: system.mem_ctrl.dram: Address: 0x7b000 Rank 1 Bank 5 Row 3
293554000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
293554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
293554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293554000
293572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293623000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
293623000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
293623000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293623000
293641750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293693000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
293693000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
293693000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293693000
293711750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293742000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
293742000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
293742000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293742000
293760750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293791000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
293791000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
293791000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293791000
293809750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293840000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
293840000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
293840000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293840000
293858750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293889000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
293889000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
293889000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293889000
293907750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293938000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
293938000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
293938000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293938000
293956750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
293987000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
293987000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
293987000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 293987000
294005750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294036000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
294036000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
294036000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294036000
294054750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294085000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
294085000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
294085000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294085000
294103750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294134000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
294134000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
294134000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294134000
294152750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
294183000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
294183000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
294183000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294183000
294201750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
294232000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
294232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
294232000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 294232000, now got 1 active
294232000: DRAM: system.mem_ctrl.dram: Activate at tick 294245750
294232000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 294245750, now got 2 active
294232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294259500
294278250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294309000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
294309000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
294309000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294309000
294327750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294358000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
294358000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
294358000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294358000
294376750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294407000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
294407000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
294407000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294407000
294425750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294456000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
294456000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
294456000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294456000
294474750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294505000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
294505000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
294505000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294505000
294523750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294554000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
294554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
294554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294554000
294572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
294603000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
294603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
294603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294603000
294621750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294652000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
294652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
294652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294652000
294670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
294701000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
294701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
294701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294701000
294719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294750000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
294750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
294750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294750000
294768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294799000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
294799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
294799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294799000
294817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294848000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
294848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
294848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294848000
294866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294897000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
294897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
294897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294897000
294915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
294946000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
294946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
294946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294946000
294964750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
294995000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
294995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
294995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 294995000
295013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295044000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
295044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
295044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295044000
295062750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295093000: DRAM: system.mem_ctrl.dram: Address: 0x5e2ad Rank 1 Bank 7 Row 2
295093000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2ad, rank/bank/row 1 7 2
295093000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295093000
295111750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
295142000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
295142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
295142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295142000
295160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295191000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
295191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
295191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295191000
295191000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 295198500, now got 1 active
295191000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
295209750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295240000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
295240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
295240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295240000
295258750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
295289000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
295289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
295289000: DRAM: system.mem_ctrl.dram: Activate at tick 295289000
295289000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 295289000, now got 2 active
295289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295302750
295321500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295436000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
295436000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
295436000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295436000
295454750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295485000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
295485000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
295485000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295485000
295503750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295554000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
295554000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
295554000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295554000
295572750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295603000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
295603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
295603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295603000
295621750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295652000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
295652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
295652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295652000
295670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295701000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
295701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
295701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295701000
295719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295750000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
295750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
295750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295750000
295768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295799000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
295799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
295799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295799000
295817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
295848000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
295848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
295848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 295848000
295866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
295877500: DRAM: 0: Refresh due
295877500: DRAM: 0: Precharging all
295877500: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 295877500, now got 1 active
295877500: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 295877500, now got 0 active
295877500: DRAM: 1: Refresh due
295877500: DRAM: 1: Precharging all
295877500: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 295877500, now got 3 active
295877500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 295877500, now got 2 active
295877500: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 1 at tick 295877500, now got 1 active
295877500: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 295877500, now got 0 active
295897000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
296151250: DRAM: 0: Scheduling next request after refreshing rank 0
296151250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
296151250: DRAM: system.mem_ctrl.dram: Activate at tick 296151250
296151250: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 296151250, now got 1 active
296151250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296165000
296151250: DRAM: 1: Scheduling next request after refreshing rank 1
296183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296214000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
296214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
296214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296214000
296232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296263000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
296263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
296263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296263000
296281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296312000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
296312000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
296312000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296312000
296330750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296361000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
296361000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
296361000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296361000
296379750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296410000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
296410000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
296410000: DRAM: system.mem_ctrl.dram: Activate at tick 296410000
296410000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 296410000, now got 1 active
296410000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296423750
296442500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
296473000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
296473000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
296473000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296473000
296491750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296542000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
296542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
296542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296542000
296560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296591000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
296591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
296591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296591000
296609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296640000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
296640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
296640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296640000
296658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296689000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
296689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
296689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296689000
296707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296759000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
296759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
296759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296759000
296777750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296828000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
296828000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
296828000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296828000
296846750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296898000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
296898000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
296898000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296898000
296916750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296947000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
296947000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
296947000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296947000
296965750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
296996000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
296996000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
296996000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 296996000
297014750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297045000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
297045000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
297045000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297045000
297045000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 297052500, now got 0 active
297045000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
297063750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297094000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
297094000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
297094000: DRAM: system.mem_ctrl.dram: Activate at tick 297094000
297094000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 297094000, now got 1 active
297094000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297107750
297126500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297157000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
297157000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
297157000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297157000
297175750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297206000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
297206000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
297206000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297206000
297224750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297255000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
297255000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
297255000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297255000
297273750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297304000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
297304000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
297304000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297304000
297322750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297353000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
297353000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
297353000: DRAM: system.mem_ctrl.dram: Activate at tick 297353000
297353000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 297353000, now got 2 active
297353000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297366750
297385500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
297416000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
297416000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
297416000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297416000
297434750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
297465000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
297465000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
297465000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 297465000, now got 0 active
297465000: DRAM: system.mem_ctrl.dram: Activate at tick 297478750
297465000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 297478750, now got 1 active
297465000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297492500
297511250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297542000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
297542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
297542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297542000
297560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297591000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
297591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
297591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297591000
297609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297640000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
297640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
297640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297640000
297658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297689000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
297689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
297689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297689000
297707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297738000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
297738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
297738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297738000
297756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297787000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
297787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
297787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297787000
297805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
297836000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
297836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
297836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297836000
297854750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297885000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
297885000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
297885000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297885000
297903750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
297934000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
297934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
297934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297934000
297952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
297983000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
297983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
297983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 297983000
298001750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298032000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
298032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
298032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298032000
298050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298081000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
298081000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
298081000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298081000
298099750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298130000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
298130000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
298130000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298130000
298148750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298179000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
298179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
298179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298179000
298197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
298228000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
298228000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
298228000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298228000
298246750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298277000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
298277000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
298277000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298277000
298295750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298326000: DRAM: system.mem_ctrl.dram: Address: 0x5e2ae Rank 1 Bank 7 Row 2
298326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2ae, rank/bank/row 1 7 2
298326000: DRAM: system.mem_ctrl.dram: Activate at tick 298326000
298326000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 298326000, now got 3 active
298326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298339750
298358500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
298389000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
298389000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
298389000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298389000
298407750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298438000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
298438000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
298438000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298438000
298438000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 298445500, now got 0 active
298438000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
298456750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298487000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
298487000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
298487000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298487000
298505750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
298536000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
298536000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
298536000: DRAM: system.mem_ctrl.dram: Activate at tick 298536000
298536000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 298536000, now got 1 active
298536000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298549750
298568500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298683000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
298683000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
298683000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298683000
298701750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298732000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
298732000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
298732000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298732000
298750750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298801000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
298801000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
298801000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298801000
298819750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298850000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
298850000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
298850000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298850000
298868750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298899000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
298899000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
298899000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298899000
298917750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298948000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
298948000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
298948000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298948000
298966750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
298997000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
298997000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
298997000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 298997000
299015750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299046000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
299046000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
299046000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299046000
299064750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299095000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
299095000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
299095000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299095000
299113750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
299144000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
299144000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
299144000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299144000
299162750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299193000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
299193000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
299193000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299193000
299211750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299242000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
299242000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
299242000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299242000
299260750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299291000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
299291000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
299291000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299291000
299309750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299340000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
299340000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
299340000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299340000
299358750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299389000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
299389000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
299389000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299389000
299407750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
299438000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
299438000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
299438000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299438000
299456750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299507000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
299507000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
299507000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299507000
299507000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 299514500, now got 0 active
299507000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
299525750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299556000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
299556000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
299556000: DRAM: system.mem_ctrl.dram: Activate at tick 299556000
299556000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 299556000, now got 1 active
299556000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299569750
299588500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299619000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
299619000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
299619000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299619000
299637750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299668000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
299668000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
299668000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299668000
299686750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299738000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
299738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
299738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299738000
299756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299807000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
299807000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
299807000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299807000
299825750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299877000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
299877000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
299877000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299877000
299895750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299926000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
299926000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
299926000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299926000
299944750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
299975000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
299975000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
299975000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 299975000
299993750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300024000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
300024000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
300024000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300024000
300042750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300073000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
300073000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
300073000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300073000
300091750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300122000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
300122000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
300122000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300122000
300140750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300171000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
300171000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
300171000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300171000
300189750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300220000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
300220000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
300220000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300220000
300238750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300269000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
300269000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
300269000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300269000
300287750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300318000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
300318000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
300318000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300318000
300336750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
300367000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
300367000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
300367000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300367000
300385750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
300416000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
300416000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
300416000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 300416000, now got 0 active
300416000: DRAM: system.mem_ctrl.dram: Activate at tick 300429750
300416000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 300429750, now got 1 active
300416000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300443500
300462250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300493000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
300493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
300493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300493000
300511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300542000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
300542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
300542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300542000
300560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300591000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
300591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
300591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300591000
300609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300640000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
300640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
300640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300640000
300658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300689000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
300689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
300689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300689000
300707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300738000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
300738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
300738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300738000
300756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
300787000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
300787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
300787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300787000
300805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300836000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
300836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
300836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300836000
300854750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
300885000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
300885000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
300885000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300885000
300903750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300934000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
300934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
300934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300934000
300952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
300983000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
300983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
300983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 300983000
301001750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301032000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
301032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
301032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301032000
301050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301081000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
301081000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
301081000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301081000
301099750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301130000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
301130000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
301130000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301130000
301148750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
301179000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
301179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
301179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301179000
301197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301228000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
301228000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
301228000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301228000
301246750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301277000: DRAM: system.mem_ctrl.dram: Address: 0x5e2af Rank 1 Bank 7 Row 2
301277000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2af, rank/bank/row 1 7 2
301277000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301277000
301295750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
301326000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
301326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
301326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301326000
301344750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301375000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
301375000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
301375000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301375000
301375000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 301382500, now got 0 active
301375000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
301393750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301424000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
301424000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
301424000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301424000
301442750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
301473000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
301473000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
301473000: DRAM: system.mem_ctrl.dram: Activate at tick 301473000
301473000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 301473000, now got 1 active
301473000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301486750
301505500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301620000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
301620000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
301620000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301620000
301638750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301669000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
301669000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
301669000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301669000
301687750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301738000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
301738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
301738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301738000
301756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301787000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
301787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
301787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301787000
301805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301836000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
301836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
301836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301836000
301854750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301885000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
301885000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
301885000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301885000
301903750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301934000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
301934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
301934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301934000
301952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
301983000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
301983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
301983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 301983000
302001750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302032000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
302032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
302032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302032000
302050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
302081000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
302081000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
302081000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302081000
302099750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302130000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
302130000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
302130000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302130000
302148750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302179000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
302179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
302179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302179000
302197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302228000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
302228000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
302228000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302228000
302246750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302277000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
302277000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
302277000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302277000
302295750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302326000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
302326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
302326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302326000
302344750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
302375000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
302375000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
302375000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302375000
302393750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302444000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
302444000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
302444000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302444000
302444000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 302451500, now got 0 active
302444000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
302462750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302493000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
302493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
302493000: DRAM: system.mem_ctrl.dram: Activate at tick 302493000
302493000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 302493000, now got 1 active
302493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302506750
302525500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302556000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
302556000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
302556000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302556000
302574750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302605000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
302605000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
302605000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302605000
302623750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302675000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
302675000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
302675000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302675000
302693750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302744000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
302744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
302744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302744000
302762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302814000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
302814000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
302814000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302814000
302832750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302863000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
302863000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
302863000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302863000
302881750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302912000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
302912000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
302912000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302912000
302930750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
302961000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
302961000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
302961000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 302961000
302979750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303010000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
303010000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
303010000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303010000
303028750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303059000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
303059000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
303059000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303059000
303077750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303108000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
303108000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
303108000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303108000
303126750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303157000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
303157000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
303157000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303157000
303175750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303206000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
303206000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
303206000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303206000
303224750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303255000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
303255000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
303255000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303255000
303273750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
303304000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
303304000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
303304000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303304000
303322750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
303353000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
303353000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
303353000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 303353000, now got 0 active
303353000: DRAM: system.mem_ctrl.dram: Activate at tick 303366750
303353000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 303366750, now got 1 active
303353000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303380500
303399250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303430000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
303430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
303430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303430000
303448750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303479000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
303479000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
303479000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303479000
303497750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303528000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
303528000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
303528000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303528000
303546750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303577000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
303577000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
303577000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303577000
303595750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303626000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
303626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
303626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303626000
303644750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
303663750: DRAM: 1: Refresh due
303663750: DRAM: 1: Precharging all
303663750: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 303663750, now got 2 active
303663750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 303663750, now got 1 active
303663750: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 303663750, now got 0 active
303663750: DRAM: 0: Refresh due
303663750: DRAM: 0: Precharging all
303663750: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 303663750, now got 0 active
303675000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
303937500: DRAM: 1: Scheduling next request after refreshing rank 1
303937500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
303937500: DRAM: system.mem_ctrl.dram: Activate at tick 303937500
303937500: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 303937500, now got 1 active
303937500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 303951250
303937500: DRAM: 0: Scheduling next request after refreshing rank 0
303970000: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
304000000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
304000000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
304000000: DRAM: system.mem_ctrl.dram: Activate at tick 304000000
304000000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 304000000, now got 1 active
304000000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304013750
304032500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304063000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
304063000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
304063000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304063000
304081750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
304112000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
304112000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
304112000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304112000
304130750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304161000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
304161000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
304161000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304161000
304179750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304210000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
304210000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
304210000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304210000
304228750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304259000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
304259000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
304259000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304259000
304277750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304308000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
304308000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
304308000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304308000
304326750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304357000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
304357000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
304357000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304357000
304375750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
304406000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
304406000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
304406000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304406000
304424750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304455000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
304455000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
304455000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304455000
304473750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304504000: DRAM: system.mem_ctrl.dram: Address: 0x5e2b0 Rank 1 Bank 7 Row 2
304504000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2b0, rank/bank/row 1 7 2
304504000: DRAM: system.mem_ctrl.dram: Activate at tick 304504000
304504000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 304504000, now got 2 active
304504000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304517750
304536500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
304567000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
304567000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
304567000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304567000
304585750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304616000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
304616000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
304616000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304616000
304634750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304665000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
304665000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
304665000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304665000
304683750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
304714000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
304714000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
304714000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 304714000, now got 0 active
304714000: DRAM: system.mem_ctrl.dram: Activate at tick 304727750
304714000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 304727750, now got 1 active
304714000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304741500
304760250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304875000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
304875000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
304875000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304875000
304893750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304924000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
304924000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
304924000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304924000
304942750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
304993000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
304993000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
304993000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 304993000
305011750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305042000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
305042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
305042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305042000
305060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305091000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
305091000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
305091000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305091000
305109750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305140000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
305140000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
305140000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305140000
305158750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305189000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
305189000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
305189000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305189000
305207750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305238000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
305238000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
305238000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305238000
305256750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305287000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
305287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
305287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305287000
305305750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
305336000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
305336000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
305336000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305336000
305354750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305385000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
305385000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
305385000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305385000
305403750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305434000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
305434000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
305434000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305434000
305452750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305483000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
305483000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
305483000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305483000
305501750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305532000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
305532000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
305532000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305532000
305550750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305581000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
305581000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
305581000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305581000
305599750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
305630000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
305630000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
305630000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305630000
305648750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305699000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
305699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
305699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305699000
305699000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 305706500, now got 0 active
305699000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
305717750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305748000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
305748000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
305748000: DRAM: system.mem_ctrl.dram: Activate at tick 305748000
305748000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 305748000, now got 1 active
305748000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305761750
305780500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305811000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
305811000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
305811000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305811000
305829750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305860000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
305860000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
305860000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305860000
305878750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305930000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
305930000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
305930000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305930000
305948750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
305999000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
305999000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
305999000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 305999000
306017750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306069000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
306069000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
306069000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306069000
306087750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306118000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
306118000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
306118000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306118000
306136750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306167000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
306167000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
306167000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306167000
306185750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306216000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
306216000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
306216000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306216000
306234750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306265000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
306265000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
306265000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306265000
306283750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306314000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
306314000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
306314000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306314000
306332750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306363000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
306363000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
306363000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306363000
306381750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306412000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
306412000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
306412000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306412000
306430750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306461000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
306461000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
306461000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306461000
306479750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306510000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
306510000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
306510000: DRAM: system.mem_ctrl.dram: Activate at tick 306510000
306510000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 306510000, now got 3 active
306510000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306523750
306542500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
306573000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
306573000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
306573000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306573000
306591750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
306622000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
306622000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
306622000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 306622000, now got 0 active
306622000: DRAM: system.mem_ctrl.dram: Activate at tick 306635750
306622000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 306635750, now got 1 active
306622000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306649500
306668250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306699000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
306699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
306699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306699000
306717750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306748000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
306748000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
306748000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306748000
306766750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306797000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
306797000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
306797000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306797000
306815750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306846000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
306846000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
306846000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306846000
306864750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306895000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
306895000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
306895000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306895000
306913750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
306944000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
306944000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
306944000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306944000
306962750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
306993000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
306993000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
306993000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 306993000
307011750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307042000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
307042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
307042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307042000
307060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
307091000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
307091000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
307091000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307091000
307109750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307140000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
307140000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
307140000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307140000
307158750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307189000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
307189000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
307189000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307189000
307207750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307238000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
307238000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
307238000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307238000
307256750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307287000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
307287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
307287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307287000
307305750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307336000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
307336000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
307336000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307336000
307354750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
307385000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
307385000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
307385000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307385000
307403750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307434000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
307434000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
307434000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307434000
307452750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307483000: DRAM: system.mem_ctrl.dram: Address: 0x5e2b1 Rank 1 Bank 7 Row 2
307483000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2b1, rank/bank/row 1 7 2
307483000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307483000
307501750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
307532000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
307532000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
307532000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307532000
307550750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307581000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
307581000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
307581000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307581000
307581000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 307588500, now got 0 active
307581000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
307599750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307630000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
307630000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
307630000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307630000
307648750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
307679000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
307679000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
307679000: DRAM: system.mem_ctrl.dram: Activate at tick 307679000
307679000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 307679000, now got 1 active
307679000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307692750
307711500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307826000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
307826000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
307826000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307826000
307844750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307875000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
307875000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
307875000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307875000
307893750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307944000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
307944000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
307944000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307944000
307962750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
307993000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
307993000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
307993000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 307993000
308011750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308042000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
308042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
308042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308042000
308060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308091000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
308091000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
308091000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308091000
308109750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308140000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
308140000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
308140000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308140000
308158750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308189000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
308189000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
308189000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308189000
308207750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308238000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
308238000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
308238000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308238000
308256750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
308287000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
308287000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
308287000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308287000
308305750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308336000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
308336000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
308336000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308336000
308354750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308385000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
308385000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
308385000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308385000
308403750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308434000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
308434000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
308434000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308434000
308452750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308483000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
308483000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
308483000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308483000
308501750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308532000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
308532000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
308532000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308532000
308550750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
308581000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
308581000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
308581000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308581000
308599750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308650000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
308650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
308650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308650000
308650000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 308657500, now got 0 active
308650000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
308668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308699000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
308699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
308699000: DRAM: system.mem_ctrl.dram: Activate at tick 308699000
308699000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 308699000, now got 1 active
308699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308712750
308731500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308762000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
308762000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
308762000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308762000
308780750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308811000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
308811000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
308811000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308811000
308829750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308881000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
308881000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
308881000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308881000
308899750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
308950000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
308950000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
308950000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 308950000
308968750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309020000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
309020000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
309020000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309020000
309038750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309069000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
309069000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
309069000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309069000
309087750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309118000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
309118000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
309118000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309118000
309136750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309167000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
309167000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
309167000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309167000
309185750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309216000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
309216000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
309216000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309216000
309234750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309265000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
309265000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
309265000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309265000
309283750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309314000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
309314000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
309314000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309314000
309332750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309363000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
309363000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
309363000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309363000
309381750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309412000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
309412000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
309412000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309412000
309430750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309461000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
309461000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
309461000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309461000
309479750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
309510000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
309510000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
309510000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309510000
309528750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
309559000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
309559000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
309559000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 309559000, now got 0 active
309559000: DRAM: system.mem_ctrl.dram: Activate at tick 309572750
309559000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 309572750, now got 1 active
309559000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309586500
309605250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309636000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
309636000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
309636000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309636000
309654750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309685000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
309685000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
309685000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309685000
309703750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309734000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
309734000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
309734000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309734000
309752750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309783000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
309783000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
309783000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309783000
309801750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309832000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
309832000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
309832000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309832000
309850750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309881000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
309881000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
309881000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309881000
309899750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
309930000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
309930000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
309930000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309930000
309948750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
309979000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
309979000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
309979000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 309979000
309997750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
310028000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
310028000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
310028000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310028000
310046750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310077000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
310077000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
310077000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310077000
310095750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310126000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
310126000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
310126000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310126000
310144750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310175000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
310175000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
310175000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310175000
310193750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310224000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
310224000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
310224000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310224000
310242750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310273000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
310273000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
310273000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310273000
310291750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
310322000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
310322000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
310322000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310322000
310340750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310371000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
310371000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
310371000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310371000
310389750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310420000: DRAM: system.mem_ctrl.dram: Address: 0x5e2b2 Rank 1 Bank 7 Row 2
310420000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2b2, rank/bank/row 1 7 2
310420000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310420000
310438750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
310469000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
310469000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
310469000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310469000
310487750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310518000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
310518000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
310518000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310518000
310518000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 310525500, now got 0 active
310518000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
310536750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310567000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
310567000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
310567000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310567000
310585750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
310616000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
310616000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
310616000: DRAM: system.mem_ctrl.dram: Activate at tick 310616000
310616000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 310616000, now got 1 active
310616000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310629750
310648500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310763000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
310763000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
310763000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310763000
310781750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310812000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
310812000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
310812000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310812000
310830750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310881000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
310881000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
310881000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310881000
310899750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310930000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
310930000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
310930000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310930000
310948750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
310979000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
310979000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
310979000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 310979000
310997750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311028000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
311028000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
311028000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311028000
311046750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311077000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
311077000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
311077000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311077000
311095750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311126000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
311126000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
311126000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311126000
311144750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311175000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
311175000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
311175000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311175000
311193750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
311224000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
311224000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
311224000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311224000
311242750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311273000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
311273000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
311273000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311273000
311291750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311322000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
311322000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
311322000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311322000
311340750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311371000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
311371000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
311371000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311371000
311389750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311420000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
311420000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
311420000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311420000
311438750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311450000: DRAM: 0: Refresh due
311450000: DRAM: 0: Precharging all
311450000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 311450000, now got 0 active
311450000: DRAM: 1: Refresh due
311450000: DRAM: 1: Precharging all
311450000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 311450000, now got 2 active
311450000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 311450000, now got 1 active
311450000: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 311450000, now got 0 active
311469000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
311723750: DRAM: 0: Scheduling next request after refreshing rank 0
311723750: DRAM: 1: Scheduling next request after refreshing rank 1
311723750: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
311723750: DRAM: system.mem_ctrl.dram: Activate at tick 311723750
311723750: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 311723750, now got 1 active
311723750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311737500
311756250: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
311787000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
311787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
311787000: DRAM: system.mem_ctrl.dram: Activate at tick 311787000
311787000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 311787000, now got 1 active
311787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311800750
311819500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311870000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
311870000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
311870000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311870000
311888750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311919000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
311919000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
311919000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311919000
311937750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
311968000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
311968000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
311968000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 311968000
311986750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312017000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
312017000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
312017000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312017000
312035750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312087000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
312087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
312087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312087000
312105750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312156000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
312156000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
312156000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312156000
312174750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312226000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
312226000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
312226000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312226000
312244750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312275000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
312275000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
312275000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312275000
312293750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312324000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
312324000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
312324000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312324000
312342750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312373000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
312373000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
312373000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312373000
312391750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312422000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
312422000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
312422000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312422000
312440750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312471000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
312471000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
312471000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312471000
312489750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312520000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
312520000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
312520000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312520000
312538750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312569000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
312569000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
312569000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312569000
312587750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312618000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
312618000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
312618000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312618000
312618000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 312625500, now got 0 active
312618000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
312636750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312667000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
312667000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
312667000: DRAM: system.mem_ctrl.dram: Activate at tick 312667000
312667000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 312667000, now got 2 active
312667000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312680750
312699500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
312730000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
312730000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
312730000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312730000
312748750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
312779000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
312779000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
312779000: DRAM: system.mem_ctrl.dram: Activate at tick 312779000
312779000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 312779000, now got 1 active
312779000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312792750
312811500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312842000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
312842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
312842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312842000
312860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312891000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
312891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
312891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312891000
312909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312940000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
312940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
312940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312940000
312958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
312989000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
312989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
312989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 312989000
313007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313038000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
313038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
313038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313038000
313056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313087000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
313087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
313087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313087000
313105750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
313136000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
313136000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
313136000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313136000
313154750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313185000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
313185000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
313185000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313185000
313203750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
313234000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
313234000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
313234000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313234000
313252750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313283000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
313283000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
313283000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313283000
313301750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313332000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
313332000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
313332000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313332000
313350750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313381000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
313381000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
313381000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313381000
313399750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313430000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
313430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
313430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313430000
313448750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313479000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
313479000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
313479000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313479000
313497750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
313528000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
313528000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
313528000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313528000
313546750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313577000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
313577000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
313577000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313577000
313595750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313626000: DRAM: system.mem_ctrl.dram: Address: 0x5e2b3 Rank 1 Bank 7 Row 2
313626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2b3, rank/bank/row 1 7 2
313626000: DRAM: system.mem_ctrl.dram: Activate at tick 313626000
313626000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 313626000, now got 3 active
313626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313639750
313658500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
313689000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
313689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
313689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313689000
313707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313738000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
313738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
313738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313738000
313738000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 313745500, now got 0 active
313738000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
313756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313787000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
313787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
313787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313787000
313805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
313836000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
313836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
313836000: DRAM: system.mem_ctrl.dram: Activate at tick 313836000
313836000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 313836000, now got 1 active
313836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313849750
313868500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
313983000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
313983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
313983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 313983000
314001750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314032000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
314032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
314032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314032000
314050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314101000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
314101000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
314101000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314101000
314119750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314150000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
314150000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
314150000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314150000
314168750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314199000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
314199000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
314199000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314199000
314217750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314248000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
314248000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
314248000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314248000
314266750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314297000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
314297000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
314297000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314297000
314315750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314346000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
314346000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
314346000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314346000
314364750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314395000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
314395000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
314395000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314395000
314413750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
314444000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
314444000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
314444000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314444000
314462750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314493000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
314493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
314493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314493000
314511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314542000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
314542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
314542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314542000
314560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314591000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
314591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
314591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314591000
314609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314640000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
314640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
314640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314640000
314658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314689000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
314689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
314689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314689000
314707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
314738000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
314738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
314738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314738000
314756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314807000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
314807000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
314807000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314807000
314807000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 314814500, now got 0 active
314807000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
314825750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314856000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
314856000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
314856000: DRAM: system.mem_ctrl.dram: Activate at tick 314856000
314856000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 314856000, now got 1 active
314856000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314869750
314888500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314919000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
314919000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
314919000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314919000
314937750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
314968000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
314968000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
314968000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 314968000
314986750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315038000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
315038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
315038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315038000
315056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315107000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
315107000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
315107000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315107000
315125750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315177000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
315177000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
315177000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315177000
315195750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315226000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
315226000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
315226000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315226000
315244750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315275000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
315275000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
315275000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315275000
315293750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315324000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
315324000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
315324000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315324000
315342750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315373000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
315373000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
315373000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315373000
315391750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315422000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
315422000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
315422000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315422000
315440750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315471000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
315471000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
315471000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315471000
315489750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315520000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
315520000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
315520000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315520000
315538750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315569000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
315569000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
315569000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315569000
315587750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315618000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
315618000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
315618000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315618000
315636750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
315667000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
315667000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
315667000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315667000
315685750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
315716000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
315716000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
315716000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 315716000, now got 0 active
315716000: DRAM: system.mem_ctrl.dram: Activate at tick 315729750
315716000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 315729750, now got 1 active
315716000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315743500
315762250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315793000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
315793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
315793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315793000
315811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315842000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
315842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
315842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315842000
315860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315891000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
315891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
315891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315891000
315909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315940000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
315940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
315940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315940000
315958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
315989000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
315989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
315989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 315989000
316007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316038000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
316038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
316038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316038000
316056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
316087000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
316087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
316087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316087000
316105750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316136000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
316136000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
316136000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316136000
316154750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
316185000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
316185000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
316185000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316185000
316203750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316234000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
316234000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
316234000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316234000
316252750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316283000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
316283000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
316283000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316283000
316301750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316332000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
316332000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
316332000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316332000
316350750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316381000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
316381000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
316381000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316381000
316399750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316430000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
316430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
316430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316430000
316448750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
316479000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
316479000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
316479000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316479000
316497750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316528000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
316528000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
316528000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316528000
316546750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316577000: DRAM: system.mem_ctrl.dram: Address: 0x5e2b4 Rank 1 Bank 7 Row 2
316577000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2b4, rank/bank/row 1 7 2
316577000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316577000
316595750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
316626000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
316626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
316626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316626000
316644750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316675000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
316675000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
316675000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316675000
316675000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 316682500, now got 0 active
316675000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
316693750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316724000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
316724000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
316724000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316724000
316742750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
316773000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
316773000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
316773000: DRAM: system.mem_ctrl.dram: Activate at tick 316773000
316773000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 316773000, now got 1 active
316773000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316786750
316805500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316920000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
316920000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
316920000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316920000
316938750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
316969000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
316969000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
316969000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 316969000
316987750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317038000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
317038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
317038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317038000
317056750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317087000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
317087000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
317087000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317087000
317105750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317136000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
317136000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
317136000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317136000
317154750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317185000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
317185000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
317185000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317185000
317203750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317234000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
317234000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
317234000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317234000
317252750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317283000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
317283000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
317283000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317283000
317301750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317332000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
317332000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
317332000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317332000
317350750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
317381000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
317381000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
317381000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317381000
317399750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317430000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
317430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
317430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317430000
317448750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317479000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
317479000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
317479000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317479000
317497750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317528000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
317528000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
317528000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317528000
317546750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317577000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
317577000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
317577000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317577000
317595750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317626000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
317626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
317626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317626000
317644750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
317675000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
317675000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
317675000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317675000
317693750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317744000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
317744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
317744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317744000
317744000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 317751500, now got 0 active
317744000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
317762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317793000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
317793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
317793000: DRAM: system.mem_ctrl.dram: Activate at tick 317793000
317793000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 317793000, now got 1 active
317793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317806750
317825500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317856000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
317856000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
317856000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317856000
317874750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317905000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
317905000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
317905000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317905000
317923750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
317975000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
317975000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
317975000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 317975000
317993750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318044000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
318044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
318044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318044000
318062750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318114000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
318114000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
318114000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318114000
318132750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318163000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
318163000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
318163000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318163000
318181750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318212000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
318212000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
318212000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318212000
318230750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318261000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
318261000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
318261000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318261000
318279750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318310000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
318310000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
318310000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318310000
318328750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318359000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
318359000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
318359000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318359000
318377750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318408000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
318408000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
318408000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318408000
318426750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318457000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
318457000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
318457000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318457000
318475750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318506000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
318506000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
318506000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318506000
318524750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318555000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
318555000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
318555000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318555000
318573750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
318604000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
318604000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
318604000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318604000
318622750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
318653000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
318653000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
318653000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 318653000, now got 0 active
318653000: DRAM: system.mem_ctrl.dram: Activate at tick 318666750
318653000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 318666750, now got 1 active
318653000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318680500
318699250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318730000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
318730000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
318730000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318730000
318748750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318779000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
318779000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
318779000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318779000
318797750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318828000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
318828000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
318828000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318828000
318846750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318877000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
318877000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
318877000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318877000
318895750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318926000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
318926000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
318926000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318926000
318944750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
318975000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
318975000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
318975000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 318975000
318993750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
319024000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
319024000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
319024000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319024000
319042750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319073000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
319073000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
319073000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319073000
319091750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
319122000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
319122000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
319122000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319122000
319140750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319171000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
319171000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
319171000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319171000
319189750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319220000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
319220000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
319220000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319220000
319236250: DRAM: 1: Refresh due
319236250: DRAM: 1: Precharging all
319236250: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 319236250, now got 2 active
319236250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 319236250, now got 1 active
319236250: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 319236250, now got 0 active
319236250: DRAM: 0: Refresh due
319236250: DRAM: 0: Precharging all
319236250: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 319236250, now got 0 active
319238750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319269000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
319510000: DRAM: 1: Scheduling next request after refreshing rank 1
319510000: DRAM: 0: Scheduling next request after refreshing rank 0
319510000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
319510000: DRAM: system.mem_ctrl.dram: Activate at tick 319510000
319510000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 319510000, now got 1 active
319510000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319523750
319542500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319573000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
319573000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
319573000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319573000
319591750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319622000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
319622000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
319622000: DRAM: system.mem_ctrl.dram: Activate at tick 319622000
319622000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 319622000, now got 1 active
319622000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319635750
319654500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
319685000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
319685000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
319685000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319685000
319703750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319734000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
319734000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
319734000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319734000
319752750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319783000: DRAM: system.mem_ctrl.dram: Address: 0x5e2b5 Rank 1 Bank 7 Row 2
319783000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2b5, rank/bank/row 1 7 2
319783000: DRAM: system.mem_ctrl.dram: Activate at tick 319783000
319783000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 319783000, now got 2 active
319783000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319796750
319815500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
319846000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
319846000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
319846000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319846000
319864750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319895000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
319895000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
319895000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319895000
319913750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
319944000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
319944000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
319944000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 319944000
319962750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
319993000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
319993000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
319993000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 319993000, now got 0 active
319993000: DRAM: system.mem_ctrl.dram: Activate at tick 320006750
319993000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 320006750, now got 1 active
319993000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320020500
320039250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320154000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
320154000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
320154000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320154000
320172750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320203000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
320203000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
320203000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320203000
320221750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320272000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
320272000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
320272000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320272000
320290750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320321000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
320321000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
320321000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320321000
320339750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320370000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
320370000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
320370000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320370000
320388750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320419000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
320419000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
320419000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320419000
320437750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320468000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
320468000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
320468000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320468000
320486750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320517000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
320517000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
320517000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320517000
320535750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320566000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
320566000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
320566000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320566000
320584750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
320615000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
320615000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
320615000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320615000
320633750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320664000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
320664000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
320664000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320664000
320682750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320713000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
320713000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
320713000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320713000
320731750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320762000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
320762000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
320762000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320762000
320780750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320811000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
320811000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
320811000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320811000
320829750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320860000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
320860000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
320860000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320860000
320878750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
320909000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
320909000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
320909000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320909000
320927750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
320978000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
320978000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
320978000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 320978000
320978000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 320985500, now got 0 active
320978000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
320996750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321027000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
321027000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
321027000: DRAM: system.mem_ctrl.dram: Activate at tick 321027000
321027000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 321027000, now got 1 active
321027000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321040750
321059500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321090000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
321090000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
321090000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321090000
321108750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321139000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
321139000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
321139000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321139000
321157750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321209000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
321209000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
321209000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321209000
321227750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321278000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
321278000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
321278000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321278000
321296750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321348000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
321348000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
321348000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321348000
321366750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321397000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
321397000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
321397000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321397000
321415750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321446000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
321446000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
321446000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321446000
321464750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321495000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
321495000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
321495000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321495000
321513750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321544000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
321544000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
321544000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321544000
321562750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321593000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
321593000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
321593000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321593000
321611750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321642000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
321642000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
321642000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321642000
321660750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321691000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
321691000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
321691000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321691000
321709750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321740000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
321740000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
321740000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321740000
321758750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321789000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
321789000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
321789000: DRAM: system.mem_ctrl.dram: Activate at tick 321789000
321789000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 321789000, now got 3 active
321789000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321802750
321821500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
321852000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
321852000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
321852000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321852000
321870750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
321901000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
321901000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
321901000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 321901000, now got 0 active
321901000: DRAM: system.mem_ctrl.dram: Activate at tick 321914750
321901000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 321914750, now got 1 active
321901000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321928500
321947250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
321978000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
321978000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
321978000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 321978000
321996750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322027000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
322027000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
322027000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322027000
322045750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322076000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
322076000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
322076000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322076000
322094750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322125000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
322125000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
322125000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322125000
322143750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322174000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
322174000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
322174000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322174000
322192750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322223000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
322223000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
322223000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322223000
322241750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
322272000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
322272000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
322272000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322272000
322290750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322321000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
322321000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
322321000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322321000
322339750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
322370000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
322370000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
322370000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322370000
322388750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322419000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
322419000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
322419000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322419000
322437750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322468000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
322468000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
322468000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322468000
322486750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322517000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
322517000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
322517000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322517000
322535750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322566000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
322566000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
322566000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322566000
322584750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322615000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
322615000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
322615000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322615000
322633750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
322664000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
322664000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
322664000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322664000
322682750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322713000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
322713000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
322713000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322713000
322731750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322762000: DRAM: system.mem_ctrl.dram: Address: 0x5e2b6 Rank 1 Bank 7 Row 2
322762000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2b6, rank/bank/row 1 7 2
322762000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322762000
322780750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
322811000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
322811000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
322811000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322811000
322829750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322860000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
322860000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
322860000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322860000
322860000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 322867500, now got 0 active
322860000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
322878750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
322909000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
322909000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
322909000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322909000
322927750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
322958000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
322958000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
322958000: DRAM: system.mem_ctrl.dram: Activate at tick 322958000
322958000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 322958000, now got 1 active
322958000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 322971750
322990500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323105000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
323105000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
323105000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323105000
323123750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323154000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
323154000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
323154000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323154000
323172750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323223000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
323223000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
323223000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323223000
323241750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323272000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
323272000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
323272000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323272000
323290750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323321000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
323321000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
323321000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323321000
323339750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323370000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
323370000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
323370000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323370000
323388750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323419000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
323419000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
323419000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323419000
323437750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323468000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
323468000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
323468000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323468000
323486750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323517000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
323517000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
323517000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323517000
323535750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
323566000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
323566000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
323566000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323566000
323584750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323615000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
323615000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
323615000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323615000
323633750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323664000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
323664000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
323664000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323664000
323682750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323713000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
323713000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
323713000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323713000
323731750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323762000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
323762000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
323762000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323762000
323780750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323811000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
323811000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
323811000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323811000
323829750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
323860000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
323860000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
323860000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323860000
323878750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323929000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
323929000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
323929000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323929000
323929000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 323936500, now got 0 active
323929000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
323947750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
323978000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
323978000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
323978000: DRAM: system.mem_ctrl.dram: Activate at tick 323978000
323978000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 323978000, now got 1 active
323978000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 323991750
324010500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324041000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
324041000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
324041000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324041000
324059750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324090000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
324090000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
324090000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324090000
324108750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324160000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
324160000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
324160000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324160000
324178750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324229000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
324229000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
324229000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324229000
324247750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324299000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
324299000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
324299000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324299000
324317750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324348000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
324348000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
324348000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324348000
324366750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324397000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
324397000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
324397000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324397000
324415750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324446000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
324446000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
324446000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324446000
324464750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324495000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
324495000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
324495000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324495000
324513750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324544000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
324544000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
324544000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324544000
324562750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324593000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
324593000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
324593000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324593000
324611750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324642000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
324642000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
324642000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324642000
324660750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324691000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
324691000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
324691000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324691000
324709750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324740000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
324740000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
324740000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324740000
324758750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
324789000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
324789000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
324789000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324789000
324807750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
324838000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
324838000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
324838000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 324838000, now got 0 active
324838000: DRAM: system.mem_ctrl.dram: Activate at tick 324851750
324838000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 324851750, now got 1 active
324838000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324865500
324884250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324915000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
324915000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
324915000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324915000
324933750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
324964000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
324964000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
324964000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 324964000
324982750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325013000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
325013000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
325013000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325013000
325031750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325062000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
325062000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
325062000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325062000
325080750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325111000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
325111000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
325111000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325111000
325129750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325160000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
325160000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
325160000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325160000
325178750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
325209000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
325209000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
325209000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325209000
325227750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325258000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
325258000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
325258000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325258000
325276750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
325307000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
325307000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
325307000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325307000
325325750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325356000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
325356000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
325356000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325356000
325374750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325405000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
325405000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
325405000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325405000
325423750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325454000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
325454000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
325454000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325454000
325472750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325503000: DRAM: system.mem_ctrl.dram: Address: 0x215c Rank 0 Bank 1 Row 0
325503000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x215c, rank/bank/row 0 1 0
325503000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325503000
325521750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325552000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
325552000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
325552000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325552000
325570750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
325601000: DRAM: system.mem_ctrl.dram: Address: 0x2160 Rank 0 Bank 1 Row 0
325601000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2160, rank/bank/row 0 1 0
325601000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325601000
325619750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325650000: DRAM: system.mem_ctrl.dram: Address: 0x2164 Rank 0 Bank 1 Row 0
325650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2164, rank/bank/row 0 1 0
325650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325650000
325668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325699000: DRAM: system.mem_ctrl.dram: Address: 0x5e2b7 Rank 1 Bank 7 Row 2
325699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2b7, rank/bank/row 1 7 2
325699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325699000
325717750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
325748000: DRAM: system.mem_ctrl.dram: Address: 0x2168 Rank 0 Bank 1 Row 0
325748000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2168, rank/bank/row 0 1 0
325748000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325748000
325766750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325797000: DRAM: system.mem_ctrl.dram: Address: 0x216c Rank 0 Bank 1 Row 0
325797000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x216c, rank/bank/row 0 1 0
325797000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325797000
325797000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 325804500, now got 0 active
325797000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
325815750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
325846000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
325846000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
325846000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325846000
325864750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
325895000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
325895000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
325895000: DRAM: system.mem_ctrl.dram: Activate at tick 325895000
325895000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 325895000, now got 1 active
325895000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 325908750
325927500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326042000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
326042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
326042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326042000
326060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326091000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
326091000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
326091000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326091000
326109750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326160000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
326160000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
326160000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326160000
326178750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326209000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
326209000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
326209000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326209000
326227750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326258000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
326258000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
326258000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326258000
326276750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326307000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
326307000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
326307000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326307000
326325750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326356000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
326356000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
326356000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326356000
326374750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326405000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
326405000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
326405000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326405000
326423750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326454000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
326454000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
326454000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326454000
326472750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
326503000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
326503000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
326503000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326503000
326521750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326552000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
326552000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
326552000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326552000
326570750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326601000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
326601000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
326601000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326601000
326619750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326650000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
326650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
326650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326650000
326668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326699000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
326699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
326699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326699000
326717750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326748000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
326748000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
326748000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326748000
326766750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
326797000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
326797000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
326797000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326797000
326815750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326866000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
326866000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
326866000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326866000
326866000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 326873500, now got 0 active
326866000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
326884750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326915000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
326915000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
326915000: DRAM: system.mem_ctrl.dram: Activate at tick 326915000
326915000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 326915000, now got 1 active
326915000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326928750
326947500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
326978000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
326978000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
326978000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 326978000
326996750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327022500: DRAM: 0: Refresh due
327022500: DRAM: 0: Precharging all
327022500: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 327022500, now got 0 active
327022500: DRAM: 1: Refresh due
327022500: DRAM: 1: Precharging all
327022500: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 327022500, now got 2 active
327022500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 327022500, now got 1 active
327022500: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 327022500, now got 0 active
327027000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
327296250: DRAM: 0: Scheduling next request after refreshing rank 0
327296250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
327296250: DRAM: system.mem_ctrl.dram: Activate at tick 327296250
327296250: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 327296250, now got 1 active
327296250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327310000
327296250: DRAM: 1: Scheduling next request after refreshing rank 1
327328750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327380000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
327380000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
327380000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327380000
327398750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327449000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
327449000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
327449000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327449000
327467750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327519000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
327519000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
327519000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327519000
327537750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327568000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
327568000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
327568000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327568000
327586750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327617000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
327617000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
327617000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327617000
327635750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327666000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
327666000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
327666000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327666000
327684750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327715000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
327715000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
327715000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327715000
327733750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327764000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
327764000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
327764000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327764000
327782750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327813000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
327813000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
327813000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327813000
327831750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327862000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
327862000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
327862000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327862000
327880750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327911000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
327911000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
327911000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327911000
327929750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
327960000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
327960000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
327960000: DRAM: system.mem_ctrl.dram: Activate at tick 327960000
327960000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 327960000, now got 1 active
327960000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 327973750
327992500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
328023000: DRAM: system.mem_ctrl.dram: Address: 0x77ca8 Rank 1 Bank 3 Row 3
328023000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca8, rank/bank/row 1 3 3
328023000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328023000
328041750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
328072000: DRAM: system.mem_ctrl.dram: Address: 0x2170 Rank 0 Bank 1 Row 0
328072000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2170, rank/bank/row 0 1 0
328072000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 328072000, now got 0 active
328072000: DRAM: system.mem_ctrl.dram: Activate at tick 328085750
328072000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 328085750, now got 1 active
328072000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328099500
328118250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328149000: DRAM: system.mem_ctrl.dram: Address: 0x2174 Rank 0 Bank 1 Row 0
328149000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2174, rank/bank/row 0 1 0
328149000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328149000
328167750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328198000: DRAM: system.mem_ctrl.dram: Address: 0x2178 Rank 0 Bank 1 Row 0
328198000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2178, rank/bank/row 0 1 0
328198000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328198000
328216750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328247000: DRAM: system.mem_ctrl.dram: Address: 0x217c Rank 0 Bank 1 Row 0
328247000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c, rank/bank/row 0 1 0
328247000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328247000
328265750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328296000: DRAM: system.mem_ctrl.dram: Address: 0x2180 Rank 0 Bank 1 Row 0
328296000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180, rank/bank/row 0 1 0
328296000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328296000
328314750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328345000: DRAM: system.mem_ctrl.dram: Address: 0x20fc Rank 0 Bank 1 Row 0
328345000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x20fc, rank/bank/row 0 1 0
328345000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328345000
328363750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328394000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
328394000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
328394000: DRAM: system.mem_ctrl.dram: Activate at tick 328394000
328394000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 328394000, now got 2 active
328394000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328407750
328426500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
328457000: DRAM: system.mem_ctrl.dram: Address: 0x2100 Rank 0 Bank 1 Row 0
328457000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2100, rank/bank/row 0 1 0
328457000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328457000
328475750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328506000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
328506000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
328506000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328506000
328524750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
328555000: DRAM: system.mem_ctrl.dram: Address: 0x2104 Rank 0 Bank 1 Row 0
328555000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2104, rank/bank/row 0 1 0
328555000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328555000
328573750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328604000: DRAM: system.mem_ctrl.dram: Address: 0x2108 Rank 0 Bank 1 Row 0
328604000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2108, rank/bank/row 0 1 0
328604000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328604000
328622750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328653000: DRAM: system.mem_ctrl.dram: Address: 0x2154 Rank 0 Bank 1 Row 0
328653000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2154, rank/bank/row 0 1 0
328653000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328653000
328671750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328702000: DRAM: system.mem_ctrl.dram: Address: 0x2158 Rank 0 Bank 1 Row 0
328702000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2158, rank/bank/row 0 1 0
328702000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328702000
328720750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328751000: DRAM: system.mem_ctrl.dram: Address: 0x219c Rank 0 Bank 1 Row 0
328751000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x219c, rank/bank/row 0 1 0
328751000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328751000
328769750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328800000: DRAM: system.mem_ctrl.dram: Address: 0x21a0 Rank 0 Bank 1 Row 0
328800000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21a0, rank/bank/row 0 1 0
328800000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328800000
328818750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
328849000: DRAM: system.mem_ctrl.dram: Address: 0x77cb0 Rank 1 Bank 3 Row 3
328849000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cb0, rank/bank/row 1 3 3
328849000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328849000
328867750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
328898000: DRAM: system.mem_ctrl.dram: Address: 0x77cb8 Rank 1 Bank 3 Row 3
328898000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cb8, rank/bank/row 1 3 3
328898000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328898000
328916750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
328947000: DRAM: system.mem_ctrl.dram: Address: 0x77cc0 Rank 1 Bank 3 Row 3
328947000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cc0, rank/bank/row 1 3 3
328947000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 328947000
328965750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
328996000: DRAM: system.mem_ctrl.dram: Address: 0x21a64 Rank 0 Bank 0 Row 1
328996000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21a64, rank/bank/row 0 0 1
328996000: DRAM: system.mem_ctrl.dram: Activate at tick 328996000
328996000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 328996000, now got 2 active
328996000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329009750
329028500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329059000: DRAM: system.mem_ctrl.dram: Address: 0x21a68 Rank 0 Bank 0 Row 1
329059000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21a68, rank/bank/row 0 0 1
329059000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329059000
329077750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329108000: DRAM: system.mem_ctrl.dram: Address: 0x21a6c Rank 0 Bank 0 Row 1
329108000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21a6c, rank/bank/row 0 0 1
329108000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329108000
329126750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329157000: DRAM: system.mem_ctrl.dram: Address: 0x21960 Rank 0 Bank 0 Row 1
329157000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21960, rank/bank/row 0 0 1
329157000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329157000
329175750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329206000: DRAM: system.mem_ctrl.dram: Address: 0x21964 Rank 0 Bank 0 Row 1
329206000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21964, rank/bank/row 0 0 1
329206000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329206000
329224750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329255000: DRAM: system.mem_ctrl.dram: Address: 0x77ccc Rank 1 Bank 3 Row 3
329255000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ccc, rank/bank/row 1 3 3
329255000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329255000
329273750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
329304000: DRAM: system.mem_ctrl.dram: Address: 0x77cd4 Rank 1 Bank 3 Row 3
329304000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd4, rank/bank/row 1 3 3
329304000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329304000
329322750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
329353000: DRAM: system.mem_ctrl.dram: Address: 0x77cdc Rank 1 Bank 3 Row 3
329353000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cdc, rank/bank/row 1 3 3
329353000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329353000
329371750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
329402000: DRAM: system.mem_ctrl.dram: Address: 0x77ce4 Rank 1 Bank 3 Row 3
329402000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce4, rank/bank/row 1 3 3
329402000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329402000
329420750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
329451000: DRAM: system.mem_ctrl.dram: Address: 0x112c Rank 0 Bank 0 Row 0
329451000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x112c, rank/bank/row 0 0 0
329451000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 329451000, now got 1 active
329451000: DRAM: system.mem_ctrl.dram: Activate at tick 329464750
329451000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 329464750, now got 2 active
329451000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329478500
329497250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329528000: DRAM: system.mem_ctrl.dram: Address: 0x1130 Rank 0 Bank 0 Row 0
329528000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1130, rank/bank/row 0 0 0
329528000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329528000
329546750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329577000: DRAM: system.mem_ctrl.dram: Address: 0x1134 Rank 0 Bank 0 Row 0
329577000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1134, rank/bank/row 0 0 0
329577000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329577000
329595750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329626000: DRAM: system.mem_ctrl.dram: Address: 0x11dc Rank 0 Bank 0 Row 0
329626000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11dc, rank/bank/row 0 0 0
329626000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329626000
329644750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329675000: DRAM: system.mem_ctrl.dram: Address: 0x7549c Rank 1 Bank 2 Row 3
329675000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7549c, rank/bank/row 1 2 3
329675000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329675000
329693750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
329724000: DRAM: system.mem_ctrl.dram: Address: 0x11e0 Rank 0 Bank 0 Row 0
329724000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11e0, rank/bank/row 0 0 0
329724000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329724000
329742750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329773000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
329773000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
329773000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329773000
329791750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
329822000: DRAM: system.mem_ctrl.dram: Address: 0x11e4 Rank 0 Bank 0 Row 0
329822000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11e4, rank/bank/row 0 0 0
329822000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329822000
329840750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329871000: DRAM: system.mem_ctrl.dram: Address: 0x75138 Rank 1 Bank 2 Row 3
329871000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75138, rank/bank/row 1 2 3
329871000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329871000
329889750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
329920000: DRAM: system.mem_ctrl.dram: Address: 0x11e8 Rank 0 Bank 0 Row 0
329920000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11e8, rank/bank/row 0 0 0
329920000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329920000
329938750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
329969000: DRAM: system.mem_ctrl.dram: Address: 0x11ec Rank 0 Bank 0 Row 0
329969000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11ec, rank/bank/row 0 0 0
329969000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 329969000
329987750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330018000: DRAM: system.mem_ctrl.dram: Address: 0x11f0 Rank 0 Bank 0 Row 0
330018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11f0, rank/bank/row 0 0 0
330018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330018000
330036750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330067000: DRAM: system.mem_ctrl.dram: Address: 0x11f4 Rank 0 Bank 0 Row 0
330067000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11f4, rank/bank/row 0 0 0
330067000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330067000
330085750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330116000: DRAM: system.mem_ctrl.dram: Address: 0x11f8 Rank 0 Bank 0 Row 0
330116000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11f8, rank/bank/row 0 0 0
330116000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330116000
330134750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330165000: DRAM: system.mem_ctrl.dram: Address: 0x11fc Rank 0 Bank 0 Row 0
330165000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11fc, rank/bank/row 0 0 0
330165000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330165000
330183750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330214000: DRAM: system.mem_ctrl.dram: Address: 0x1200 Rank 0 Bank 0 Row 0
330214000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1200, rank/bank/row 0 0 0
330214000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330214000
330232750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330263000: DRAM: system.mem_ctrl.dram: Address: 0x1204 Rank 0 Bank 0 Row 0
330263000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1204, rank/bank/row 0 0 0
330263000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330263000
330281750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330312000: DRAM: system.mem_ctrl.dram: Address: 0x1208 Rank 0 Bank 0 Row 0
330312000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1208, rank/bank/row 0 0 0
330312000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330312000
330330750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330361000: DRAM: system.mem_ctrl.dram: Address: 0x17c4 Rank 0 Bank 0 Row 0
330361000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17c4, rank/bank/row 0 0 0
330361000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330361000
330361000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 330368500, now got 1 active
330361000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
330379750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330430000: DRAM: system.mem_ctrl.dram: Address: 0x17c8 Rank 0 Bank 0 Row 0
330430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17c8, rank/bank/row 0 0 0
330430000: DRAM: system.mem_ctrl.dram: Activate at tick 330430000
330430000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 330430000, now got 2 active
330430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330443750
330462500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330493000: DRAM: system.mem_ctrl.dram: Address: 0x17cc Rank 0 Bank 0 Row 0
330493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17cc, rank/bank/row 0 0 0
330493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330493000
330511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330542000: DRAM: system.mem_ctrl.dram: Address: 0x17d0 Rank 0 Bank 0 Row 0
330542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17d0, rank/bank/row 0 0 0
330542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330542000
330560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330591000: DRAM: system.mem_ctrl.dram: Address: 0x17d4 Rank 0 Bank 0 Row 0
330591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17d4, rank/bank/row 0 0 0
330591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330591000
330609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330661000: DRAM: system.mem_ctrl.dram: Address: 0x17d8 Rank 0 Bank 0 Row 0
330661000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17d8, rank/bank/row 0 0 0
330661000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330661000
330679750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330710000: DRAM: system.mem_ctrl.dram: Address: 0x17dc Rank 0 Bank 0 Row 0
330710000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17dc, rank/bank/row 0 0 0
330710000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330710000
330728750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330759000: DRAM: system.mem_ctrl.dram: Address: 0x17e0 Rank 0 Bank 0 Row 0
330759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17e0, rank/bank/row 0 0 0
330759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330759000
330777750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330808000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
330808000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
330808000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330808000
330826750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
330857000: DRAM: system.mem_ctrl.dram: Address: 0x17e4 Rank 0 Bank 0 Row 0
330857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17e4, rank/bank/row 0 0 0
330857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330857000
330875750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330906000: DRAM: system.mem_ctrl.dram: Address: 0x17e8 Rank 0 Bank 0 Row 0
330906000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17e8, rank/bank/row 0 0 0
330906000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330906000
330924750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
330955000: DRAM: system.mem_ctrl.dram: Address: 0x5fc28 Rank 1 Bank 7 Row 2
330955000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc28, rank/bank/row 1 7 2
330955000: DRAM: system.mem_ctrl.dram: Activate at tick 330955000
330955000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 330955000, now got 3 active
330955000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 330968750
330987500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
331018000: DRAM: system.mem_ctrl.dram: Address: 0x221d0 Rank 0 Bank 1 Row 1
331018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d0, rank/bank/row 0 1 1
331018000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 331018000, now got 1 active
331018000: DRAM: system.mem_ctrl.dram: Activate at tick 331031750
331018000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 331031750, now got 2 active
331018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331045500
331064250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331179000: DRAM: system.mem_ctrl.dram: Address: 0x221d4 Rank 0 Bank 1 Row 1
331179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d4, rank/bank/row 0 1 1
331179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331179000
331197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331228000: DRAM: system.mem_ctrl.dram: Address: 0x221d8 Rank 0 Bank 1 Row 1
331228000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221d8, rank/bank/row 0 1 1
331228000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331228000
331246750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331297000: DRAM: system.mem_ctrl.dram: Address: 0x221dc Rank 0 Bank 1 Row 1
331297000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221dc, rank/bank/row 0 1 1
331297000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331297000
331315750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331346000: DRAM: system.mem_ctrl.dram: Address: 0x221e0 Rank 0 Bank 1 Row 1
331346000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e0, rank/bank/row 0 1 1
331346000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331346000
331364750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331395000: DRAM: system.mem_ctrl.dram: Address: 0x221e4 Rank 0 Bank 1 Row 1
331395000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e4, rank/bank/row 0 1 1
331395000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331395000
331413750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331444000: DRAM: system.mem_ctrl.dram: Address: 0x221e8 Rank 0 Bank 1 Row 1
331444000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221e8, rank/bank/row 0 1 1
331444000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331444000
331462750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331493000: DRAM: system.mem_ctrl.dram: Address: 0x221ec Rank 0 Bank 1 Row 1
331493000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221ec, rank/bank/row 0 1 1
331493000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331493000
331511750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331542000: DRAM: system.mem_ctrl.dram: Address: 0x221f0 Rank 0 Bank 1 Row 1
331542000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f0, rank/bank/row 0 1 1
331542000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331542000
331560750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331591000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
331591000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
331591000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331591000
331609750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
331640000: DRAM: system.mem_ctrl.dram: Address: 0x221f4 Rank 0 Bank 1 Row 1
331640000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f4, rank/bank/row 0 1 1
331640000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331640000
331658750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331689000: DRAM: system.mem_ctrl.dram: Address: 0x221f8 Rank 0 Bank 1 Row 1
331689000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221f8, rank/bank/row 0 1 1
331689000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331689000
331707750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331738000: DRAM: system.mem_ctrl.dram: Address: 0x221fc Rank 0 Bank 1 Row 1
331738000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x221fc, rank/bank/row 0 1 1
331738000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331738000
331756750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331787000: DRAM: system.mem_ctrl.dram: Address: 0x22200 Rank 0 Bank 1 Row 1
331787000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22200, rank/bank/row 0 1 1
331787000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331787000
331805750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331836000: DRAM: system.mem_ctrl.dram: Address: 0x22204 Rank 0 Bank 1 Row 1
331836000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22204, rank/bank/row 0 1 1
331836000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331836000
331854750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
331885000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
331885000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
331885000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331885000
331903750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
331934000: DRAM: system.mem_ctrl.dram: Address: 0x22208 Rank 0 Bank 1 Row 1
331934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22208, rank/bank/row 0 1 1
331934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 331934000
331952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332003000: DRAM: system.mem_ctrl.dram: Address: 0x2220c Rank 0 Bank 1 Row 1
332003000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2220c, rank/bank/row 0 1 1
332003000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332003000
332003000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 332010500, now got 1 active
332003000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
332021750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332052000: DRAM: system.mem_ctrl.dram: Address: 0x22210 Rank 0 Bank 1 Row 1
332052000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22210, rank/bank/row 0 1 1
332052000: DRAM: system.mem_ctrl.dram: Activate at tick 332052000
332052000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 332052000, now got 2 active
332052000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332065750
332084500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332115000: DRAM: system.mem_ctrl.dram: Address: 0x22214 Rank 0 Bank 1 Row 1
332115000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22214, rank/bank/row 0 1 1
332115000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332115000
332133750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332164000: DRAM: system.mem_ctrl.dram: Address: 0x22218 Rank 0 Bank 1 Row 1
332164000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22218, rank/bank/row 0 1 1
332164000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332164000
332182750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332234000: DRAM: system.mem_ctrl.dram: Address: 0x2221c Rank 0 Bank 1 Row 1
332234000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2221c, rank/bank/row 0 1 1
332234000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332234000
332252750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332303000: DRAM: system.mem_ctrl.dram: Address: 0x22220 Rank 0 Bank 1 Row 1
332303000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22220, rank/bank/row 0 1 1
332303000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332303000
332321750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332373000: DRAM: system.mem_ctrl.dram: Address: 0x22224 Rank 0 Bank 1 Row 1
332373000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22224, rank/bank/row 0 1 1
332373000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332373000
332391750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332422000: DRAM: system.mem_ctrl.dram: Address: 0x22228 Rank 0 Bank 1 Row 1
332422000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22228, rank/bank/row 0 1 1
332422000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332422000
332440750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332471000: DRAM: system.mem_ctrl.dram: Address: 0x2222c Rank 0 Bank 1 Row 1
332471000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2222c, rank/bank/row 0 1 1
332471000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332471000
332489750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332520000: DRAM: system.mem_ctrl.dram: Address: 0x22230 Rank 0 Bank 1 Row 1
332520000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22230, rank/bank/row 0 1 1
332520000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332520000
332538750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332569000: DRAM: system.mem_ctrl.dram: Address: 0x22234 Rank 0 Bank 1 Row 1
332569000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22234, rank/bank/row 0 1 1
332569000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332569000
332587750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332618000: DRAM: system.mem_ctrl.dram: Address: 0x22238 Rank 0 Bank 1 Row 1
332618000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22238, rank/bank/row 0 1 1
332618000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332618000
332636750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332667000: DRAM: system.mem_ctrl.dram: Address: 0x2223c Rank 0 Bank 1 Row 1
332667000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2223c, rank/bank/row 0 1 1
332667000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332667000
332685750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332716000: DRAM: system.mem_ctrl.dram: Address: 0x22240 Rank 0 Bank 1 Row 1
332716000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22240, rank/bank/row 0 1 1
332716000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332716000
332734750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332765000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
332765000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
332765000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332765000
332783750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
332814000: DRAM: system.mem_ctrl.dram: Address: 0x22244 Rank 0 Bank 1 Row 1
332814000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22244, rank/bank/row 0 1 1
332814000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332814000
332832750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332863000: DRAM: system.mem_ctrl.dram: Address: 0x22248 Rank 0 Bank 1 Row 1
332863000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22248, rank/bank/row 0 1 1
332863000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332863000
332881750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332912000: DRAM: system.mem_ctrl.dram: Address: 0x2224c Rank 0 Bank 1 Row 1
332912000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2224c, rank/bank/row 0 1 1
332912000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332912000
332912000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 332919500, now got 1 active
332912000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
332930750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
332961000: DRAM: system.mem_ctrl.dram: Address: 0x21a9c Rank 0 Bank 0 Row 1
332961000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21a9c, rank/bank/row 0 0 1
332961000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 332961000, now got 0 active
332961000: DRAM: system.mem_ctrl.dram: Activate at tick 332974750
332961000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 332974750, now got 1 active
332961000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 332988500
333007250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333080000: DRAM: system.mem_ctrl.dram: Address: 0x21aa0 Rank 0 Bank 0 Row 1
333080000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21aa0, rank/bank/row 0 0 1
333080000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333080000
333098750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333129000: DRAM: system.mem_ctrl.dram: Address: 0x21aa4 Rank 0 Bank 0 Row 1
333129000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21aa4, rank/bank/row 0 0 1
333129000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333129000
333147750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333178000: DRAM: system.mem_ctrl.dram: Address: 0x21ab0 Rank 0 Bank 0 Row 1
333178000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ab0, rank/bank/row 0 0 1
333178000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333178000
333196750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333227000: DRAM: system.mem_ctrl.dram: Address: 0x217b0 Rank 0 Bank 0 Row 1
333227000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217b0, rank/bank/row 0 0 1
333227000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333227000
333245750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333296000: DRAM: system.mem_ctrl.dram: Address: 0x217b4 Rank 0 Bank 0 Row 1
333296000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217b4, rank/bank/row 0 0 1
333296000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333296000
333314750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333450000: DRAM: system.mem_ctrl.dram: Address: 0x217b8 Rank 0 Bank 0 Row 1
333450000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217b8, rank/bank/row 0 0 1
333450000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333450000
333468750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333499000: DRAM: system.mem_ctrl.dram: Address: 0x217bc Rank 0 Bank 0 Row 1
333499000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217bc, rank/bank/row 0 0 1
333499000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333499000
333517750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333548000: DRAM: system.mem_ctrl.dram: Address: 0x217c0 Rank 0 Bank 0 Row 1
333548000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c0, rank/bank/row 0 0 1
333548000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333548000
333566750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333597000: DRAM: system.mem_ctrl.dram: Address: 0x217c4 Rank 0 Bank 0 Row 1
333597000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c4, rank/bank/row 0 0 1
333597000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333597000
333615750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333646000: DRAM: system.mem_ctrl.dram: Address: 0x217c8 Rank 0 Bank 0 Row 1
333646000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217c8, rank/bank/row 0 0 1
333646000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333646000
333664750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333695000: DRAM: system.mem_ctrl.dram: Address: 0x217cc Rank 0 Bank 0 Row 1
333695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217cc, rank/bank/row 0 0 1
333695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333695000
333713750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333744000: DRAM: system.mem_ctrl.dram: Address: 0x21844 Rank 0 Bank 0 Row 1
333744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21844, rank/bank/row 0 0 1
333744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333744000
333762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333793000: DRAM: system.mem_ctrl.dram: Address: 0x75128 Rank 1 Bank 2 Row 3
333793000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75128, rank/bank/row 1 2 3
333793000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333793000
333811750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
333842000: DRAM: system.mem_ctrl.dram: Address: 0x21848 Rank 0 Bank 0 Row 1
333842000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21848, rank/bank/row 0 0 1
333842000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333842000
333860750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333891000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
333891000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
333891000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333891000
333909750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
333940000: DRAM: system.mem_ctrl.dram: Address: 0x2184c Rank 0 Bank 0 Row 1
333940000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2184c, rank/bank/row 0 0 1
333940000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333940000
333958750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
333989000: DRAM: system.mem_ctrl.dram: Address: 0x21850 Rank 0 Bank 0 Row 1
333989000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21850, rank/bank/row 0 0 1
333989000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 333989000
333989000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 333996500, now got 0 active
333989000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
334007750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334038000: DRAM: system.mem_ctrl.dram: Address: 0x217e0 Rank 0 Bank 0 Row 1
334038000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217e0, rank/bank/row 0 0 1
334038000: DRAM: system.mem_ctrl.dram: Activate at tick 334038000
334038000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 334038000, now got 1 active
334038000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334051750
334070500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334101000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
334101000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
334101000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334101000
334119750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
334150000: DRAM: system.mem_ctrl.dram: Address: 0x217e4 Rank 0 Bank 0 Row 1
334150000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217e4, rank/bank/row 0 0 1
334150000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334150000
334168750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334199000: DRAM: system.mem_ctrl.dram: Address: 0x217e8 Rank 0 Bank 0 Row 1
334199000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217e8, rank/bank/row 0 0 1
334199000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334199000
334217750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334248000: DRAM: system.mem_ctrl.dram: Address: 0x217ec Rank 0 Bank 0 Row 1
334248000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217ec, rank/bank/row 0 0 1
334248000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334248000
334266750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334297000: DRAM: system.mem_ctrl.dram: Address: 0x217f0 Rank 0 Bank 0 Row 1
334297000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217f0, rank/bank/row 0 0 1
334297000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334297000
334315750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334346000: DRAM: system.mem_ctrl.dram: Address: 0x217f4 Rank 0 Bank 0 Row 1
334346000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217f4, rank/bank/row 0 0 1
334346000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334346000
334364750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334395000: DRAM: system.mem_ctrl.dram: Address: 0x5fc58 Rank 1 Bank 7 Row 2
334395000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc58, rank/bank/row 1 7 2
334395000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334395000
334413750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
334444000: DRAM: system.mem_ctrl.dram: Address: 0x21ac8 Rank 0 Bank 0 Row 1
334444000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ac8, rank/bank/row 0 0 1
334444000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334444000
334462750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334619000: DRAM: system.mem_ctrl.dram: Address: 0x21acc Rank 0 Bank 0 Row 1
334619000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21acc, rank/bank/row 0 0 1
334619000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334619000
334637750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334668000: DRAM: system.mem_ctrl.dram: Address: 0x21ad0 Rank 0 Bank 0 Row 1
334668000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ad0, rank/bank/row 0 0 1
334668000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334668000
334686750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334717000: DRAM: system.mem_ctrl.dram: Address: 0x21ad4 Rank 0 Bank 0 Row 1
334717000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ad4, rank/bank/row 0 0 1
334717000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334717000
334735750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334766000: DRAM: system.mem_ctrl.dram: Address: 0x21ad8 Rank 0 Bank 0 Row 1
334766000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ad8, rank/bank/row 0 0 1
334766000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 334766000
334784750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
334808750: DRAM: 1: Refresh due
334808750: DRAM: 1: Precharging all
334808750: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 334808750, now got 2 active
334808750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 334808750, now got 1 active
334808750: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 334808750, now got 0 active
334808750: DRAM: 0: Refresh due
334808750: DRAM: 0: Precharging all
334808750: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 334808750, now got 0 active
334815000: DRAM: system.mem_ctrl.dram: Address: 0x21adc Rank 0 Bank 0 Row 1
335082500: DRAM: 1: Scheduling next request after refreshing rank 1
335082500: DRAM: 0: Scheduling next request after refreshing rank 0
335082500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21adc, rank/bank/row 0 0 1
335082500: DRAM: system.mem_ctrl.dram: Activate at tick 335082500
335082500: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 335082500, now got 1 active
335082500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335096250
335115000: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335145000: DRAM: system.mem_ctrl.dram: Address: 0x21ae0 Rank 0 Bank 0 Row 1
335145000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ae0, rank/bank/row 0 0 1
335145000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335145000
335163750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335194000: DRAM: system.mem_ctrl.dram: Address: 0x21ae4 Rank 0 Bank 0 Row 1
335194000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ae4, rank/bank/row 0 0 1
335194000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335194000
335212750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335243000: DRAM: system.mem_ctrl.dram: Address: 0x21af4 Rank 0 Bank 0 Row 1
335243000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21af4, rank/bank/row 0 0 1
335243000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335243000
335261750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335292000: DRAM: system.mem_ctrl.dram: Address: 0x7515c Rank 1 Bank 2 Row 3
335292000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7515c, rank/bank/row 1 2 3
335292000: DRAM: system.mem_ctrl.dram: Activate at tick 335292000
335292000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 335292000, now got 1 active
335292000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335305750
335324500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
335355000: DRAM: system.mem_ctrl.dram: Address: 0x21af8 Rank 0 Bank 0 Row 1
335355000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21af8, rank/bank/row 0 0 1
335355000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335355000
335373750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335404000: DRAM: system.mem_ctrl.dram: Address: 0x21afc Rank 0 Bank 0 Row 1
335404000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21afc, rank/bank/row 0 0 1
335404000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335404000
335422750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335453000: DRAM: system.mem_ctrl.dram: Address: 0x21b00 Rank 0 Bank 0 Row 1
335453000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b00, rank/bank/row 0 0 1
335453000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335453000
335471750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335502000: DRAM: system.mem_ctrl.dram: Address: 0x21b04 Rank 0 Bank 0 Row 1
335502000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b04, rank/bank/row 0 0 1
335502000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335502000
335520750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335551000: DRAM: system.mem_ctrl.dram: Address: 0x21b08 Rank 0 Bank 0 Row 1
335551000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b08, rank/bank/row 0 0 1
335551000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335551000
335569750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335600000: DRAM: system.mem_ctrl.dram: Address: 0x75158 Rank 1 Bank 2 Row 3
335600000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75158, rank/bank/row 1 2 3
335600000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335600000
335618750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
335649000: DRAM: system.mem_ctrl.dram: Address: 0x21b0c Rank 0 Bank 0 Row 1
335649000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b0c, rank/bank/row 0 0 1
335649000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335649000
335667750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335698000: DRAM: system.mem_ctrl.dram: Address: 0x2ae00 Rank 0 Bank 5 Row 1
335698000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ae00, rank/bank/row 0 5 1
335698000: DRAM: system.mem_ctrl.dram: Activate at tick 335698000
335698000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 335698000, now got 2 active
335698000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335711750
335730500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335761000: DRAM: system.mem_ctrl.dram: Address: 0x2ade0 Rank 0 Bank 5 Row 1
335761000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ade0, rank/bank/row 0 5 1
335761000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335761000
335779750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335810000: DRAM: system.mem_ctrl.dram: Address: 0x2ae04 Rank 0 Bank 5 Row 1
335810000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ae04, rank/bank/row 0 5 1
335810000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335810000
335828750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335859000: DRAM: system.mem_ctrl.dram: Address: 0x76e88 Rank 1 Bank 3 Row 3
335859000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76e88, rank/bank/row 1 3 3
335859000: DRAM: system.mem_ctrl.dram: Activate at tick 335859000
335859000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 335859000, now got 2 active
335859000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335872750
335891500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
335922000: DRAM: system.mem_ctrl.dram: Address: 0x2ae08 Rank 0 Bank 5 Row 1
335922000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ae08, rank/bank/row 0 5 1
335922000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335922000
335940750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
335971000: DRAM: system.mem_ctrl.dram: Address: 0x2ae0c Rank 0 Bank 5 Row 1
335971000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ae0c, rank/bank/row 0 5 1
335971000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 335971000
335989750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336020000: DRAM: system.mem_ctrl.dram: Address: 0x2ae10 Rank 0 Bank 5 Row 1
336020000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ae10, rank/bank/row 0 5 1
336020000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336020000
336038750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336069000: DRAM: system.mem_ctrl.dram: Address: 0x2ae14 Rank 0 Bank 5 Row 1
336069000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ae14, rank/bank/row 0 5 1
336069000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336069000
336087750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336118000: DRAM: system.mem_ctrl.dram: Address: 0x2ae18 Rank 0 Bank 5 Row 1
336118000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ae18, rank/bank/row 0 5 1
336118000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336118000
336136750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
Hello world!
336167000: DRAM: system.mem_ctrl.dram: Address: 0x2ae1c Rank 0 Bank 5 Row 1
336167000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ae1c, rank/bank/row 0 5 1
336167000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336167000
336185750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336216000: DRAM: system.mem_ctrl.dram: Address: 0x2ae20 Rank 0 Bank 5 Row 1
336216000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ae20, rank/bank/row 0 5 1
336216000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336216000
336234750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336265000: DRAM: system.mem_ctrl.dram: Address: 0x2ae24 Rank 0 Bank 5 Row 1
336265000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ae24, rank/bank/row 0 5 1
336265000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336265000
336283750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336314000: DRAM: system.mem_ctrl.dram: Address: 0x21b10 Rank 0 Bank 0 Row 1
336314000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b10, rank/bank/row 0 0 1
336314000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336314000
336332750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336363000: DRAM: system.mem_ctrl.dram: Address: 0x21b14 Rank 0 Bank 0 Row 1
336363000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b14, rank/bank/row 0 0 1
336363000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336363000
336381750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336412000: DRAM: system.mem_ctrl.dram: Address: 0x21b18 Rank 0 Bank 0 Row 1
336412000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b18, rank/bank/row 0 0 1
336412000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336412000
336430750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336461000: DRAM: system.mem_ctrl.dram: Address: 0x21ae8 Rank 0 Bank 0 Row 1
336461000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ae8, rank/bank/row 0 0 1
336461000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336461000
336479750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336510000: DRAM: system.mem_ctrl.dram: Address: 0x21aec Rank 0 Bank 0 Row 1
336510000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21aec, rank/bank/row 0 0 1
336510000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336510000
336528750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336559000: DRAM: system.mem_ctrl.dram: Address: 0x21af0 Rank 0 Bank 0 Row 1
336559000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21af0, rank/bank/row 0 0 1
336559000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336559000
336559000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 336566500, now got 1 active
336559000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
336577750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336608000: DRAM: system.mem_ctrl.dram: Address: 0x21b58 Rank 0 Bank 0 Row 1
336608000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b58, rank/bank/row 0 0 1
336608000: DRAM: system.mem_ctrl.dram: Activate at tick 336608000
336608000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 336608000, now got 2 active
336608000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336621750
336640500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336671000: DRAM: system.mem_ctrl.dram: Address: 0x21b5c Rank 0 Bank 0 Row 1
336671000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b5c, rank/bank/row 0 0 1
336671000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336671000
336689750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336720000: DRAM: system.mem_ctrl.dram: Address: 0x75170 Rank 1 Bank 2 Row 3
336720000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75170, rank/bank/row 1 2 3
336720000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336720000
336738750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
336769000: DRAM: system.mem_ctrl.dram: Address: 0x21b60 Rank 0 Bank 0 Row 1
336769000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b60, rank/bank/row 0 0 1
336769000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336769000
336787750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336818000: DRAM: system.mem_ctrl.dram: Address: 0x21b64 Rank 0 Bank 0 Row 1
336818000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b64, rank/bank/row 0 0 1
336818000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336818000
336836750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336867000: DRAM: system.mem_ctrl.dram: Address: 0x21b68 Rank 0 Bank 0 Row 1
336867000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b68, rank/bank/row 0 0 1
336867000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336867000
336885750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336916000: DRAM: system.mem_ctrl.dram: Address: 0x21b6c Rank 0 Bank 0 Row 1
336916000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21b6c, rank/bank/row 0 0 1
336916000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336916000
336934750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
336965000: DRAM: system.mem_ctrl.dram: Address: 0x77c90 Rank 1 Bank 3 Row 3
336965000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c90, rank/bank/row 1 3 3
336965000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 336965000
336983750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
337014000: DRAM: system.mem_ctrl.dram: Address: 0x77c98 Rank 1 Bank 3 Row 3
337014000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77c98, rank/bank/row 1 3 3
337014000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337014000
337032750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
337063000: DRAM: system.mem_ctrl.dram: Address: 0x77ca0 Rank 1 Bank 3 Row 3
337063000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ca0, rank/bank/row 1 3 3
337063000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337063000
337081750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
337112000: DRAM: system.mem_ctrl.dram: Address: 0x217f8 Rank 0 Bank 0 Row 1
337112000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217f8, rank/bank/row 0 0 1
337112000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337112000
337130750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337161000: DRAM: system.mem_ctrl.dram: Address: 0x75164 Rank 1 Bank 2 Row 3
337161000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75164, rank/bank/row 1 2 3
337161000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337161000
337179750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
337210000: DRAM: system.mem_ctrl.dram: Address: 0x217fc Rank 0 Bank 0 Row 1
337210000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x217fc, rank/bank/row 0 0 1
337210000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337210000
337228750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337259000: DRAM: system.mem_ctrl.dram: Address: 0x21800 Rank 0 Bank 0 Row 1
337259000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21800, rank/bank/row 0 0 1
337259000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337259000
337277750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337308000: DRAM: system.mem_ctrl.dram: Address: 0x21804 Rank 0 Bank 0 Row 1
337308000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21804, rank/bank/row 0 0 1
337308000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337308000
337326750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337357000: DRAM: system.mem_ctrl.dram: Address: 0x21808 Rank 0 Bank 0 Row 1
337357000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21808, rank/bank/row 0 0 1
337357000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337357000
337375750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337406000: DRAM: system.mem_ctrl.dram: Address: 0x2180c Rank 0 Bank 0 Row 1
337406000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2180c, rank/bank/row 0 0 1
337406000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337406000
337424750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337475000: DRAM: system.mem_ctrl.dram: Address: 0x21810 Rank 0 Bank 0 Row 1
337475000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21810, rank/bank/row 0 0 1
337475000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337475000
337493750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337524000: DRAM: system.mem_ctrl.dram: Address: 0x7513c Rank 1 Bank 2 Row 3
337524000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7513c, rank/bank/row 1 2 3
337524000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337524000
337542750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
337573000: DRAM: system.mem_ctrl.dram: Address: 0x21814 Rank 0 Bank 0 Row 1
337573000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21814, rank/bank/row 0 0 1
337573000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337573000
337591750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337622000: DRAM: system.mem_ctrl.dram: Address: 0x21818 Rank 0 Bank 0 Row 1
337622000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21818, rank/bank/row 0 0 1
337622000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337622000
337640750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337692000: DRAM: system.mem_ctrl.dram: Address: 0x2181c Rank 0 Bank 0 Row 1
337692000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2181c, rank/bank/row 0 0 1
337692000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337692000
337692000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 337699500, now got 1 active
337692000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
337710750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337762000: DRAM: system.mem_ctrl.dram: Address: 0x21820 Rank 0 Bank 0 Row 1
337762000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21820, rank/bank/row 0 0 1
337762000: DRAM: system.mem_ctrl.dram: Activate at tick 337762000
337762000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 337762000, now got 2 active
337762000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337775750
337794500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337846000: DRAM: system.mem_ctrl.dram: Address: 0x21824 Rank 0 Bank 0 Row 1
337846000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21824, rank/bank/row 0 0 1
337846000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337846000
337864750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337916000: DRAM: system.mem_ctrl.dram: Address: 0x21828 Rank 0 Bank 0 Row 1
337916000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21828, rank/bank/row 0 0 1
337916000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337916000
337934750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
337986000: DRAM: system.mem_ctrl.dram: Address: 0x2182c Rank 0 Bank 0 Row 1
337986000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2182c, rank/bank/row 0 0 1
337986000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 337986000
338004750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338035000: DRAM: system.mem_ctrl.dram: Address: 0x21884 Rank 0 Bank 0 Row 1
338035000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21884, rank/bank/row 0 0 1
338035000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338035000
338053750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338104000: DRAM: system.mem_ctrl.dram: Address: 0x21888 Rank 0 Bank 0 Row 1
338104000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21888, rank/bank/row 0 0 1
338104000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338104000
338122750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338153000: DRAM: system.mem_ctrl.dram: Address: 0x218c8 Rank 0 Bank 0 Row 1
338153000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x218c8, rank/bank/row 0 0 1
338153000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338153000
338171750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338202000: DRAM: system.mem_ctrl.dram: Address: 0x2188c Rank 0 Bank 0 Row 1
338202000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2188c, rank/bank/row 0 0 1
338202000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338202000
338220750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338251000: DRAM: system.mem_ctrl.dram: Address: 0x21890 Rank 0 Bank 0 Row 1
338251000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21890, rank/bank/row 0 0 1
338251000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338251000
338269750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338300000: DRAM: system.mem_ctrl.dram: Address: 0x21894 Rank 0 Bank 0 Row 1
338300000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21894, rank/bank/row 0 0 1
338300000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338300000
338318750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338349000: DRAM: system.mem_ctrl.dram: Address: 0x21898 Rank 0 Bank 0 Row 1
338349000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21898, rank/bank/row 0 0 1
338349000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338349000
338367750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338398000: DRAM: system.mem_ctrl.dram: Address: 0x2189c Rank 0 Bank 0 Row 1
338398000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2189c, rank/bank/row 0 0 1
338398000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338398000
338416750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338447000: DRAM: system.mem_ctrl.dram: Address: 0x21834 Rank 0 Bank 0 Row 1
338447000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21834, rank/bank/row 0 0 1
338447000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338447000
338465750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338517000: DRAM: system.mem_ctrl.dram: Address: 0x21838 Rank 0 Bank 0 Row 1
338517000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21838, rank/bank/row 0 0 1
338517000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338517000
338535750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338566000: DRAM: system.mem_ctrl.dram: Address: 0x2183c Rank 0 Bank 0 Row 1
338566000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2183c, rank/bank/row 0 0 1
338566000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338566000
338584750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338615000: DRAM: system.mem_ctrl.dram: Address: 0x21840 Rank 0 Bank 0 Row 1
338615000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21840, rank/bank/row 0 0 1
338615000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338615000
338615000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 338622500, now got 1 active
338615000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
338633750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338664000: DRAM: system.mem_ctrl.dram: Address: 0x77cb4 Rank 1 Bank 3 Row 3
338664000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cb4, rank/bank/row 1 3 3
338664000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338664000
338682750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
338713000: DRAM: system.mem_ctrl.dram: Address: 0x77cbc Rank 1 Bank 3 Row 3
338713000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cbc, rank/bank/row 1 3 3
338713000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338713000
338714000: DRAM: system.mem_ctrl.dram: Address: 0x77cc0 Rank 1 Bank 3 Row 3
338714000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cc0, rank/bank/row 1 3 3
338714000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338718000
338731750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 1
338736750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
338767000: DRAM: system.mem_ctrl.dram: Address: 0x77cc4 Rank 1 Bank 3 Row 3
338767000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cc4, rank/bank/row 1 3 3
338767000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338767000
338785750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
338816000: DRAM: system.mem_ctrl.dram: Address: 0x21ab4 Rank 0 Bank 0 Row 1
338816000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ab4, rank/bank/row 0 0 1
338816000: DRAM: system.mem_ctrl.dram: Activate at tick 338816000
338816000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 338816000, now got 2 active
338816000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338829750
338848500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338879000: DRAM: system.mem_ctrl.dram: Address: 0x21ab8 Rank 0 Bank 0 Row 1
338879000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ab8, rank/bank/row 0 0 1
338879000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338879000
338897750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338928000: DRAM: system.mem_ctrl.dram: Address: 0x21abc Rank 0 Bank 0 Row 1
338928000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21abc, rank/bank/row 0 0 1
338928000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338928000
338946750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
338977000: DRAM: system.mem_ctrl.dram: Address: 0x21ac0 Rank 0 Bank 0 Row 1
338977000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ac0, rank/bank/row 0 0 1
338977000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 338977000
338995750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339026000: DRAM: system.mem_ctrl.dram: Address: 0x21ac4 Rank 0 Bank 0 Row 1
339026000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x21ac4, rank/bank/row 0 0 1
339026000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339026000
339044750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339075000: DRAM: system.mem_ctrl.dram: Address: 0x77cc8 Rank 1 Bank 3 Row 3
339075000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cc8, rank/bank/row 1 3 3
339075000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339075000
339093750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
339124000: DRAM: system.mem_ctrl.dram: Address: 0x22250 Rank 0 Bank 1 Row 1
339124000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22250, rank/bank/row 0 1 1
339124000: DRAM: system.mem_ctrl.dram: Activate at tick 339124000
339124000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 339124000, now got 3 active
339124000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339137750
339156500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339187000: DRAM: system.mem_ctrl.dram: Address: 0x22254 Rank 0 Bank 1 Row 1
339187000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22254, rank/bank/row 0 1 1
339187000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339187000
339205750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339236000: DRAM: system.mem_ctrl.dram: Address: 0x22258 Rank 0 Bank 1 Row 1
339236000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22258, rank/bank/row 0 1 1
339236000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339236000
339254750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339285000: DRAM: system.mem_ctrl.dram: Address: 0x2225c Rank 0 Bank 1 Row 1
339285000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2225c, rank/bank/row 0 1 1
339285000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339285000
339303750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339334000: DRAM: system.mem_ctrl.dram: Address: 0x77cd0 Rank 1 Bank 3 Row 3
339334000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd0, rank/bank/row 1 3 3
339334000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339334000
339352750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
339383000: DRAM: system.mem_ctrl.dram: Address: 0x77cd8 Rank 1 Bank 3 Row 3
339383000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd8, rank/bank/row 1 3 3
339383000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339383000
339401750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
339432000: DRAM: system.mem_ctrl.dram: Address: 0x17ec Rank 0 Bank 0 Row 0
339432000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17ec, rank/bank/row 0 0 0
339432000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 339432000, now got 2 active
339432000: DRAM: system.mem_ctrl.dram: Activate at tick 339445750
339432000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 339445750, now got 3 active
339432000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339459500
339478250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339509000: DRAM: system.mem_ctrl.dram: Address: 0x17f0 Rank 0 Bank 0 Row 0
339509000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x17f0, rank/bank/row 0 0 0
339509000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339509000
339527750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339558000: DRAM: system.mem_ctrl.dram: Address: 0x77ce4 Rank 1 Bank 3 Row 3
339558000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce4, rank/bank/row 1 3 3
339558000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339558000
339576750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
339607000: DRAM: system.mem_ctrl.dram: Address: 0x120c Rank 0 Bank 0 Row 0
339607000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x120c, rank/bank/row 0 0 0
339607000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339607000
339625750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339656000: DRAM: system.mem_ctrl.dram: Address: 0x1210 Rank 0 Bank 0 Row 0
339656000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1210, rank/bank/row 0 0 0
339656000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339656000
339674750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339705000: DRAM: system.mem_ctrl.dram: Address: 0x1214 Rank 0 Bank 0 Row 0
339705000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1214, rank/bank/row 0 0 0
339705000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339705000
339723750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339754000: DRAM: system.mem_ctrl.dram: Address: 0x1218 Rank 0 Bank 0 Row 0
339754000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1218, rank/bank/row 0 0 0
339754000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339754000
339772750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339803000: DRAM: system.mem_ctrl.dram: Address: 0x113c Rank 0 Bank 0 Row 0
339803000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x113c, rank/bank/row 0 0 0
339803000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339803000
339821750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339872000: DRAM: system.mem_ctrl.dram: Address: 0x1140 Rank 0 Bank 0 Row 0
339872000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1140, rank/bank/row 0 0 0
339872000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339872000
339890750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339921000: DRAM: system.mem_ctrl.dram: Address: 0x1144 Rank 0 Bank 0 Row 0
339921000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1144, rank/bank/row 0 0 0
339921000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339921000
339939750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
339970000: DRAM: system.mem_ctrl.dram: Address: 0x1148 Rank 0 Bank 0 Row 0
339970000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1148, rank/bank/row 0 0 0
339970000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 339970000
339988750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340019000: DRAM: system.mem_ctrl.dram: Address: 0x75168 Rank 1 Bank 2 Row 3
340019000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75168, rank/bank/row 1 2 3
340019000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340019000
340037750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
340068000: DRAM: system.mem_ctrl.dram: Address: 0x114c Rank 0 Bank 0 Row 0
340068000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x114c, rank/bank/row 0 0 0
340068000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340068000
340086750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340117000: DRAM: system.mem_ctrl.dram: Address: 0x76018 Rank 1 Bank 3 Row 3
340117000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76018, rank/bank/row 1 3 3
340117000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340117000
340135750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
340166000: DRAM: system.mem_ctrl.dram: Address: 0x1150 Rank 0 Bank 0 Row 0
340166000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1150, rank/bank/row 0 0 0
340166000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340166000
340184750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340215000: DRAM: system.mem_ctrl.dram: Address: 0x1154 Rank 0 Bank 0 Row 0
340215000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1154, rank/bank/row 0 0 0
340215000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340215000
340233750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340264000: DRAM: system.mem_ctrl.dram: Address: 0x1158 Rank 0 Bank 0 Row 0
340264000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1158, rank/bank/row 0 0 0
340264000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340264000
340282750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340334000: DRAM: system.mem_ctrl.dram: Address: 0x115c Rank 0 Bank 0 Row 0
340334000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x115c, rank/bank/row 0 0 0
340334000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340334000
340352750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340383000: DRAM: system.mem_ctrl.dram: Address: 0x1160 Rank 0 Bank 0 Row 0
340383000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1160, rank/bank/row 0 0 0
340383000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340383000
340383000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 340390500, now got 2 active
340383000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
340401750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340453000: DRAM: system.mem_ctrl.dram: Address: 0x1164 Rank 0 Bank 0 Row 0
340453000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1164, rank/bank/row 0 0 0
340453000: DRAM: system.mem_ctrl.dram: Activate at tick 340453000
340453000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 340453000, now got 3 active
340453000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340466750
340485500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340516000: DRAM: system.mem_ctrl.dram: Address: 0x76014 Rank 1 Bank 3 Row 3
340516000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76014, rank/bank/row 1 3 3
340516000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340516000
340534750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
340565000: DRAM: system.mem_ctrl.dram: Address: 0x1168 Rank 0 Bank 0 Row 0
340565000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1168, rank/bank/row 0 0 0
340565000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340565000
340583750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340614000: DRAM: system.mem_ctrl.dram: Address: 0x116c Rank 0 Bank 0 Row 0
340614000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x116c, rank/bank/row 0 0 0
340614000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340614000
340632750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340663000: DRAM: system.mem_ctrl.dram: Address: 0x1170 Rank 0 Bank 0 Row 0
340663000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1170, rank/bank/row 0 0 0
340663000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340663000
340681750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340712000: DRAM: system.mem_ctrl.dram: Address: 0x1174 Rank 0 Bank 0 Row 0
340712000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1174, rank/bank/row 0 0 0
340712000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340712000
340730750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340761000: DRAM: system.mem_ctrl.dram: Address: 0x76014 Rank 1 Bank 3 Row 3
340761000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76014, rank/bank/row 1 3 3
340761000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340761000
340779750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
340810000: DRAM: system.mem_ctrl.dram: Address: 0x1178 Rank 0 Bank 0 Row 0
340810000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1178, rank/bank/row 0 0 0
340810000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340810000
340828750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340859000: DRAM: system.mem_ctrl.dram: Address: 0x117c Rank 0 Bank 0 Row 0
340859000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x117c, rank/bank/row 0 0 0
340859000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340859000
340877750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340908000: DRAM: system.mem_ctrl.dram: Address: 0x1180 Rank 0 Bank 0 Row 0
340908000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1180, rank/bank/row 0 0 0
340908000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340908000
340926750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
340957000: DRAM: system.mem_ctrl.dram: Address: 0x1184 Rank 0 Bank 0 Row 0
340957000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1184, rank/bank/row 0 0 0
340957000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 340957000
340975750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341006000: DRAM: system.mem_ctrl.dram: Address: 0x1188 Rank 0 Bank 0 Row 0
341006000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1188, rank/bank/row 0 0 0
341006000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341006000
341024750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341055000: DRAM: system.mem_ctrl.dram: Address: 0x118c Rank 0 Bank 0 Row 0
341055000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x118c, rank/bank/row 0 0 0
341055000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341055000
341073750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341104000: DRAM: system.mem_ctrl.dram: Address: 0x78fc0 Rank 1 Bank 4 Row 3
341104000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc0, rank/bank/row 1 4 3
341104000: DRAM: system.mem_ctrl.dram: Activate at tick 341104000
341104000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 341104000, now got 3 active
341104000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341117750
341136500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
341167000: DRAM: system.mem_ctrl.dram: Address: 0x76014 Rank 1 Bank 3 Row 3
341167000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76014, rank/bank/row 1 3 3
341167000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341167000
341167000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 341174500, now got 2 active
341167000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 11
341185750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
341216000: DRAM: system.mem_ctrl.dram: Address: 0x78fc4 Rank 1 Bank 4 Row 3
341216000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc4, rank/bank/row 1 4 3
341216000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341216000
341234750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
341265000: DRAM: system.mem_ctrl.dram: Address: 0x78fc8 Rank 1 Bank 4 Row 3
341265000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc8, rank/bank/row 1 4 3
341265000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341265000
341283750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
341335000: DRAM: system.mem_ctrl.dram: Address: 0x78fcc Rank 1 Bank 4 Row 3
341335000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fcc, rank/bank/row 1 4 3
341335000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341335000
341353750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
341384000: DRAM: system.mem_ctrl.dram: Address: 0x78fd0 Rank 1 Bank 4 Row 3
341384000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd0, rank/bank/row 1 4 3
341384000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341384000
341402750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
341433000: DRAM: system.mem_ctrl.dram: Address: 0x78fd4 Rank 1 Bank 4 Row 3
341433000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd4, rank/bank/row 1 4 3
341433000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341433000
341451750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
341482000: DRAM: system.mem_ctrl.dram: Address: 0x78fd8 Rank 1 Bank 4 Row 3
341482000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd8, rank/bank/row 1 4 3
341482000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341482000
341500750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
341531000: DRAM: system.mem_ctrl.dram: Address: 0x78fdc Rank 1 Bank 4 Row 3
341531000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fdc, rank/bank/row 1 4 3
341531000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341531000
341549750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
341580000: DRAM: system.mem_ctrl.dram: Address: 0x1190 Rank 0 Bank 0 Row 0
341580000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1190, rank/bank/row 0 0 0
341580000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341580000
341598750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341629000: DRAM: system.mem_ctrl.dram: Address: 0x1194 Rank 0 Bank 0 Row 0
341629000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1194, rank/bank/row 0 0 0
341629000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341629000
341647750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341678000: DRAM: system.mem_ctrl.dram: Address: 0x1198 Rank 0 Bank 0 Row 0
341678000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1198, rank/bank/row 0 0 0
341678000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341678000
341696750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341727000: DRAM: system.mem_ctrl.dram: Address: 0x119c Rank 0 Bank 0 Row 0
341727000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x119c, rank/bank/row 0 0 0
341727000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341727000
341745750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341776000: DRAM: system.mem_ctrl.dram: Address: 0x11a0 Rank 0 Bank 0 Row 0
341776000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11a0, rank/bank/row 0 0 0
341776000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341776000
341776000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 341783500, now got 2 active
341776000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
341794750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341825000: DRAM: system.mem_ctrl.dram: Address: 0x11a4 Rank 0 Bank 0 Row 0
341825000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11a4, rank/bank/row 0 0 0
341825000: DRAM: system.mem_ctrl.dram: Activate at tick 341825000
341825000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 341825000, now got 3 active
341825000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341838750
341857500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341888000: DRAM: system.mem_ctrl.dram: Address: 0x11c8 Rank 0 Bank 0 Row 0
341888000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11c8, rank/bank/row 0 0 0
341888000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341888000
341906750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341937000: DRAM: system.mem_ctrl.dram: Address: 0x11cc Rank 0 Bank 0 Row 0
341937000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x11cc, rank/bank/row 0 0 0
341937000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341937000
341955750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
341986000: DRAM: system.mem_ctrl.dram: Address: 0x77ce8 Rank 1 Bank 3 Row 3
341986000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce8, rank/bank/row 1 3 3
341986000: DRAM: system.mem_ctrl.dram: Activate at tick 341986000
341986000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 341986000, now got 3 active
341986000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 341999750
342018500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
342049000: DRAM: system.mem_ctrl.dram: Address: 0x77cf0 Rank 1 Bank 3 Row 3
342049000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf0, rank/bank/row 1 3 3
342049000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342049000
342067750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
342098000: DRAM: system.mem_ctrl.dram: Address: 0x77cf8 Rank 1 Bank 3 Row 3
342098000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf8, rank/bank/row 1 3 3
342098000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342098000
342116750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
342147000: DRAM: system.mem_ctrl.dram: Address: 0x77d00 Rank 1 Bank 3 Row 3
342147000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d00, rank/bank/row 1 3 3
342147000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342147000
342165750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
342196000: DRAM: system.mem_ctrl.dram: Address: 0x260 Rank 0 Bank 0 Row 0
342196000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x260, rank/bank/row 0 0 0
342196000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342196000
342214750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342245000: DRAM: system.mem_ctrl.dram: Address: 0x264 Rank 0 Bank 0 Row 0
342245000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x264, rank/bank/row 0 0 0
342245000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342245000
342263750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342294000: DRAM: system.mem_ctrl.dram: Address: 0x77d10 Rank 1 Bank 3 Row 3
342294000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d10, rank/bank/row 1 3 3
342294000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342294000
342312750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
342343000: DRAM: system.mem_ctrl.dram: Address: 0x77d18 Rank 1 Bank 3 Row 3
342343000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d18, rank/bank/row 1 3 3
342343000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342343000
342361750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
342392000: DRAM: system.mem_ctrl.dram: Address: 0x478 Rank 0 Bank 0 Row 0
342392000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x478, rank/bank/row 0 0 0
342392000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342392000
342410750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342441000: DRAM: system.mem_ctrl.dram: Address: 0xd20 Rank 0 Bank 0 Row 0
342441000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd20, rank/bank/row 0 0 0
342441000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342441000
342459750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342490000: DRAM: system.mem_ctrl.dram: Address: 0xdfc Rank 0 Bank 0 Row 0
342490000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdfc, rank/bank/row 0 0 0
342490000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342490000
342508750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342539000: DRAM: system.mem_ctrl.dram: Address: 0xd24 Rank 0 Bank 0 Row 0
342539000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd24, rank/bank/row 0 0 0
342539000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342539000
342557750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342588000: DRAM: system.mem_ctrl.dram: Address: 0xd28 Rank 0 Bank 0 Row 0
342588000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd28, rank/bank/row 0 0 0
342588000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342588000
342595000: DRAM: 0: Refresh due
342595000: DRAM: 0: Precharging all
342595000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 342595500, now got 2 active
342595000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 342595500, now got 1 active
342595000: DRAM: system.mem_ctrl.dram: Precharging bank 5, rank 0 at tick 342595500, now got 0 active
342595000: DRAM: 1: Refresh due
342595000: DRAM: 1: Precharging all
342595000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 342595000, now got 2 active
342595000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 342595000, now got 1 active
342595000: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 342595000, now got 0 active
342606750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342637000: DRAM: system.mem_ctrl.dram: Address: 0x7507c Rank 1 Bank 2 Row 3
342868750: DRAM: 1: Scheduling next request after refreshing rank 1
342868750: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7507c, rank/bank/row 1 2 3
342868750: DRAM: system.mem_ctrl.dram: Activate at tick 342868750
342868750: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 342868750, now got 1 active
342868750: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342882500
342869250: DRAM: 0: Scheduling next request after refreshing rank 0
342901250: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
342932000: DRAM: system.mem_ctrl.dram: Address: 0xd2c Rank 0 Bank 0 Row 0
342932000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd2c, rank/bank/row 0 0 0
342932000: DRAM: system.mem_ctrl.dram: Activate at tick 342932000
342932000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 342932000, now got 1 active
342932000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342945750
342964500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
342995000: DRAM: system.mem_ctrl.dram: Address: 0xd30 Rank 0 Bank 0 Row 0
342995000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd30, rank/bank/row 0 0 0
342995000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 342995000
343013750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343044000: DRAM: system.mem_ctrl.dram: Address: 0xd34 Rank 0 Bank 0 Row 0
343044000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd34, rank/bank/row 0 0 0
343044000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343044000
343062750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343093000: DRAM: system.mem_ctrl.dram: Address: 0x7507c Rank 1 Bank 2 Row 3
343093000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7507c, rank/bank/row 1 2 3
343093000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343093000
343111750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343142000: DRAM: system.mem_ctrl.dram: Address: 0xd38 Rank 0 Bank 0 Row 0
343142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd38, rank/bank/row 0 0 0
343142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343142000
343160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343191000: DRAM: system.mem_ctrl.dram: Address: 0x75de8 Rank 1 Bank 2 Row 3
343191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75de8, rank/bank/row 1 2 3
343191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343191000
343209750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343240000: DRAM: system.mem_ctrl.dram: Address: 0xd3c Rank 0 Bank 0 Row 0
343240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd3c, rank/bank/row 0 0 0
343240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343240000
343258750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343289000: DRAM: system.mem_ctrl.dram: Address: 0xd40 Rank 0 Bank 0 Row 0
343289000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd40, rank/bank/row 0 0 0
343289000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343289000
343307750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343338000: DRAM: system.mem_ctrl.dram: Address: 0xd44 Rank 0 Bank 0 Row 0
343338000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd44, rank/bank/row 0 0 0
343338000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343338000
343356750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343387000: DRAM: system.mem_ctrl.dram: Address: 0xd48 Rank 0 Bank 0 Row 0
343387000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd48, rank/bank/row 0 0 0
343387000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343387000
343405750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343457000: DRAM: system.mem_ctrl.dram: Address: 0xd4c Rank 0 Bank 0 Row 0
343457000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd4c, rank/bank/row 0 0 0
343457000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343457000
343475750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343506000: DRAM: system.mem_ctrl.dram: Address: 0xd50 Rank 0 Bank 0 Row 0
343506000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd50, rank/bank/row 0 0 0
343506000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343506000
343524750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343555000: DRAM: system.mem_ctrl.dram: Address: 0xd54 Rank 0 Bank 0 Row 0
343555000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd54, rank/bank/row 0 0 0
343555000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343555000
343573750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343604000: DRAM: system.mem_ctrl.dram: Address: 0x75dec Rank 1 Bank 2 Row 3
343604000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75dec, rank/bank/row 1 2 3
343604000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343604000
343622750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
343653000: DRAM: system.mem_ctrl.dram: Address: 0xd58 Rank 0 Bank 0 Row 0
343653000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd58, rank/bank/row 0 0 0
343653000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343653000
343671750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343702000: DRAM: system.mem_ctrl.dram: Address: 0xd5c Rank 0 Bank 0 Row 0
343702000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd5c, rank/bank/row 0 0 0
343702000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343702000
343720750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343751000: DRAM: system.mem_ctrl.dram: Address: 0xd60 Rank 0 Bank 0 Row 0
343751000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd60, rank/bank/row 0 0 0
343751000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343751000
343769750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343800000: DRAM: system.mem_ctrl.dram: Address: 0xd64 Rank 0 Bank 0 Row 0
343800000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd64, rank/bank/row 0 0 0
343800000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343800000
343818750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343849000: DRAM: system.mem_ctrl.dram: Address: 0xdb4 Rank 0 Bank 0 Row 0
343849000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdb4, rank/bank/row 0 0 0
343849000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343849000
343849000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 343856500, now got 0 active
343849000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
343867750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343898000: DRAM: system.mem_ctrl.dram: Address: 0xdb8 Rank 0 Bank 0 Row 0
343898000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdb8, rank/bank/row 0 0 0
343898000: DRAM: system.mem_ctrl.dram: Activate at tick 343898000
343898000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 343898000, now got 1 active
343898000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343911750
343930500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
343961000: DRAM: system.mem_ctrl.dram: Address: 0xdbc Rank 0 Bank 0 Row 0
343961000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdbc, rank/bank/row 0 0 0
343961000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 343961000
343979750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344010000: DRAM: system.mem_ctrl.dram: Address: 0xdc0 Rank 0 Bank 0 Row 0
344010000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdc0, rank/bank/row 0 0 0
344010000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344010000
344028750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344059000: DRAM: system.mem_ctrl.dram: Address: 0x75df4 Rank 1 Bank 2 Row 3
344059000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75df4, rank/bank/row 1 2 3
344059000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344059000
344077750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
344108000: DRAM: system.mem_ctrl.dram: Address: 0xdc4 Rank 0 Bank 0 Row 0
344108000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdc4, rank/bank/row 0 0 0
344108000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344108000
344126750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344157000: DRAM: system.mem_ctrl.dram: Address: 0xdc8 Rank 0 Bank 0 Row 0
344157000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdc8, rank/bank/row 0 0 0
344157000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344157000
344175750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344206000: DRAM: system.mem_ctrl.dram: Address: 0x75df0 Rank 1 Bank 2 Row 3
344206000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75df0, rank/bank/row 1 2 3
344206000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344206000
344224750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
344255000: DRAM: system.mem_ctrl.dram: Address: 0x960 Rank 0 Bank 0 Row 0
344255000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x960, rank/bank/row 0 0 0
344255000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344255000
344273750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344304000: DRAM: system.mem_ctrl.dram: Address: 0x9a0 Rank 0 Bank 0 Row 0
344304000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9a0, rank/bank/row 0 0 0
344304000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344304000
344322750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344353000: DRAM: system.mem_ctrl.dram: Address: 0x964 Rank 0 Bank 0 Row 0
344353000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x964, rank/bank/row 0 0 0
344353000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344353000
344371750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344402000: DRAM: system.mem_ctrl.dram: Address: 0x9a4 Rank 0 Bank 0 Row 0
344402000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x9a4, rank/bank/row 0 0 0
344402000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344402000
344420750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344451000: DRAM: system.mem_ctrl.dram: Address: 0x968 Rank 0 Bank 0 Row 0
344451000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x968, rank/bank/row 0 0 0
344451000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344451000
344469750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344563000: DRAM: system.mem_ctrl.dram: Address: 0x96c Rank 0 Bank 0 Row 0
344563000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x96c, rank/bank/row 0 0 0
344563000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344563000
344581750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344612000: DRAM: system.mem_ctrl.dram: Address: 0x970 Rank 0 Bank 0 Row 0
344612000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x970, rank/bank/row 0 0 0
344612000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344612000
344630750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344661000: DRAM: system.mem_ctrl.dram: Address: 0x974 Rank 0 Bank 0 Row 0
344661000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x974, rank/bank/row 0 0 0
344661000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344661000
344679750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344710000: DRAM: system.mem_ctrl.dram: Address: 0x978 Rank 0 Bank 0 Row 0
344710000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x978, rank/bank/row 0 0 0
344710000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344710000
344728750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344759000: DRAM: system.mem_ctrl.dram: Address: 0x97c Rank 0 Bank 0 Row 0
344759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x97c, rank/bank/row 0 0 0
344759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344759000
344777750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344808000: DRAM: system.mem_ctrl.dram: Address: 0x980 Rank 0 Bank 0 Row 0
344808000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x980, rank/bank/row 0 0 0
344808000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344808000
344808000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 344815500, now got 0 active
344808000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
344826750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344857000: DRAM: system.mem_ctrl.dram: Address: 0x984 Rank 0 Bank 0 Row 0
344857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x984, rank/bank/row 0 0 0
344857000: DRAM: system.mem_ctrl.dram: Activate at tick 344857000
344857000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 344857000, now got 1 active
344857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344870750
344889500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
344920000: DRAM: system.mem_ctrl.dram: Address: 0x74fcc Rank 1 Bank 2 Row 3
344920000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fcc, rank/bank/row 1 2 3
344920000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344920000
344938750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
344969000: DRAM: system.mem_ctrl.dram: Address: 0x988 Rank 0 Bank 0 Row 0
344969000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x988, rank/bank/row 0 0 0
344969000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 344969000
344987750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345018000: DRAM: system.mem_ctrl.dram: Address: 0x54504 Rank 1 Bank 2 Row 2
345018000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x54504, rank/bank/row 1 2 2
345018000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 345018000, now got 0 active
345018000: DRAM: system.mem_ctrl.dram: Activate at tick 345031750
345018000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 345031750, now got 1 active
345018000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345045500
345064250: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345095000: DRAM: system.mem_ctrl.dram: Address: 0x5450c Rank 1 Bank 2 Row 2
345095000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5450c, rank/bank/row 1 2 2
345095000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345095000
345113750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345144000: DRAM: system.mem_ctrl.dram: Address: 0x54508 Rank 1 Bank 2 Row 2
345144000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x54508, rank/bank/row 1 2 2
345144000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345144000
345162750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345193000: DRAM: system.mem_ctrl.dram: Address: 0x54484 Rank 1 Bank 2 Row 2
345193000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x54484, rank/bank/row 1 2 2
345193000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345193000
345211750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345284000: DRAM: system.mem_ctrl.dram: Address: 0x54488 Rank 1 Bank 2 Row 2
345284000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x54488, rank/bank/row 1 2 2
345284000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345284000
345302750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345333000: DRAM: system.mem_ctrl.dram: Address: 0x5448c Rank 1 Bank 2 Row 2
345333000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5448c, rank/bank/row 1 2 2
345333000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345333000
345351750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345382000: DRAM: system.mem_ctrl.dram: Address: 0x76d90 Rank 1 Bank 3 Row 3
345382000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76d90, rank/bank/row 1 3 3
345382000: DRAM: system.mem_ctrl.dram: Activate at tick 345382000
345382000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 345382000, now got 2 active
345382000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345395750
345414500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345445000: DRAM: system.mem_ctrl.dram: Address: 0x54490 Rank 1 Bank 2 Row 2
345445000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x54490, rank/bank/row 1 2 2
345445000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345445000
345463750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345494000: DRAM: system.mem_ctrl.dram: Address: 0x54494 Rank 1 Bank 2 Row 2
345494000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x54494, rank/bank/row 1 2 2
345494000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345494000
345512750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345543000: DRAM: system.mem_ctrl.dram: Address: 0x54498 Rank 1 Bank 2 Row 2
345543000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x54498, rank/bank/row 1 2 2
345543000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345543000
345561750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345592000: DRAM: system.mem_ctrl.dram: Address: 0x544ac Rank 1 Bank 2 Row 2
345592000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x544ac, rank/bank/row 1 2 2
345592000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345592000
345610750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345641000: DRAM: system.mem_ctrl.dram: Address: 0x544b0 Rank 1 Bank 2 Row 2
345641000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x544b0, rank/bank/row 1 2 2
345641000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345641000
345659750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345690000: DRAM: system.mem_ctrl.dram: Address: 0x77d08 Rank 1 Bank 3 Row 3
345690000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d08, rank/bank/row 1 3 3
345690000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345690000
345708750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345739000: DRAM: system.mem_ctrl.dram: Address: 0x98c Rank 0 Bank 0 Row 0
345739000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x98c, rank/bank/row 0 0 0
345739000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345739000
345757750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345788000: DRAM: system.mem_ctrl.dram: Address: 0x990 Rank 0 Bank 0 Row 0
345788000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x990, rank/bank/row 0 0 0
345788000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345788000
345806750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345837000: DRAM: system.mem_ctrl.dram: Address: 0x984 Rank 0 Bank 0 Row 0
345837000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x984, rank/bank/row 0 0 0
345837000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345837000
345855750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
345886000: DRAM: system.mem_ctrl.dram: Address: 0x74fc8 Rank 1 Bank 2 Row 3
345886000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x74fc8, rank/bank/row 1 2 3
345886000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 345886000, now got 1 active
345886000: DRAM: system.mem_ctrl.dram: Activate at tick 345899750
345886000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 345899750, now got 2 active
345886000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345913500
345932250: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
345963000: DRAM: system.mem_ctrl.dram: Address: 0x988 Rank 0 Bank 0 Row 0
345963000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x988, rank/bank/row 0 0 0
345963000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 345963000
345981750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346012000: DRAM: system.mem_ctrl.dram: Address: 0x1ac Rank 0 Bank 0 Row 0
346012000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ac, rank/bank/row 0 0 0
346012000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346012000
346030750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346103000: DRAM: system.mem_ctrl.dram: Address: 0x1b0 Rank 0 Bank 0 Row 0
346103000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1b0, rank/bank/row 0 0 0
346103000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346103000
346121750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346152000: DRAM: system.mem_ctrl.dram: Address: 0x1e0 Rank 0 Bank 0 Row 0
346152000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1e0, rank/bank/row 0 0 0
346152000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346152000
346170750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346201000: DRAM: system.mem_ctrl.dram: Address: 0x1b4 Rank 0 Bank 0 Row 0
346201000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1b4, rank/bank/row 0 0 0
346201000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346201000
346219750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346250000: DRAM: system.mem_ctrl.dram: Address: 0x75758 Rank 1 Bank 2 Row 3
346250000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75758, rank/bank/row 1 2 3
346250000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346250000
346268750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346299000: DRAM: system.mem_ctrl.dram: Address: 0x1b8 Rank 0 Bank 0 Row 0
346299000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1b8, rank/bank/row 0 0 0
346299000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346299000
346317750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346348000: DRAM: system.mem_ctrl.dram: Address: 0x1bc Rank 0 Bank 0 Row 0
346348000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1bc, rank/bank/row 0 0 0
346348000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346348000
346366750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346397000: DRAM: system.mem_ctrl.dram: Address: 0x1c0 Rank 0 Bank 0 Row 0
346397000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1c0, rank/bank/row 0 0 0
346397000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346397000
346415750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346446000: DRAM: system.mem_ctrl.dram: Address: 0x1e4 Rank 0 Bank 0 Row 0
346446000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1e4, rank/bank/row 0 0 0
346446000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346446000
346464750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346495000: DRAM: system.mem_ctrl.dram: Address: 0x1c4 Rank 0 Bank 0 Row 0
346495000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1c4, rank/bank/row 0 0 0
346495000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346495000
346513750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346544000: DRAM: system.mem_ctrl.dram: Address: 0x1c8 Rank 0 Bank 0 Row 0
346544000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1c8, rank/bank/row 0 0 0
346544000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346544000
346544000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 346551500, now got 0 active
346544000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
346562750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346593000: DRAM: system.mem_ctrl.dram: Address: 0x1d4 Rank 0 Bank 0 Row 0
346593000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d4, rank/bank/row 0 0 0
346593000: DRAM: system.mem_ctrl.dram: Activate at tick 346593000
346593000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 346593000, now got 1 active
346593000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346606750
346625500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346656000: DRAM: system.mem_ctrl.dram: Address: 0x1d8 Rank 0 Bank 0 Row 0
346656000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d8, rank/bank/row 0 0 0
346656000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346656000
346674750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346705000: DRAM: system.mem_ctrl.dram: Address: 0x75758 Rank 1 Bank 2 Row 3
346726000: DRAM: system.mem_ctrl.dram: Address: 0x1dc Rank 0 Bank 0 Row 0
346726000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1dc, rank/bank/row 0 0 0
346726000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346726000
346744750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346775000: DRAM: system.mem_ctrl.dram: Address: 0x77d08 Rank 1 Bank 3 Row 3
346775000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d08, rank/bank/row 1 3 3
346775000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346775000
346793750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
346824000: DRAM: system.mem_ctrl.dram: Address: 0x98c Rank 0 Bank 0 Row 0
346824000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x98c, rank/bank/row 0 0 0
346824000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346824000
346842750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346873000: DRAM: system.mem_ctrl.dram: Address: 0x990 Rank 0 Bank 0 Row 0
346873000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x990, rank/bank/row 0 0 0
346873000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346873000
346891750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346922000: DRAM: system.mem_ctrl.dram: Address: 0x994 Rank 0 Bank 0 Row 0
346922000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x994, rank/bank/row 0 0 0
346922000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346922000
346940750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
346971000: DRAM: system.mem_ctrl.dram: Address: 0x998 Rank 0 Bank 0 Row 0
346971000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x998, rank/bank/row 0 0 0
346971000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 346971000
346989750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347020000: DRAM: system.mem_ctrl.dram: Address: 0x77d14 Rank 1 Bank 3 Row 3
347020000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d14, rank/bank/row 1 3 3
347020000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347020000
347038750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347069000: DRAM: system.mem_ctrl.dram: Address: 0x77d1c Rank 1 Bank 3 Row 3
347069000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d1c, rank/bank/row 1 3 3
347069000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347069000
347087750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347118000: DRAM: system.mem_ctrl.dram: Address: 0x99c Rank 0 Bank 0 Row 0
347118000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x99c, rank/bank/row 0 0 0
347118000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347118000
347136750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347167000: DRAM: system.mem_ctrl.dram: Address: 0x5e298 Rank 1 Bank 7 Row 2
347167000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e298, rank/bank/row 1 7 2
347167000: DRAM: system.mem_ctrl.dram: Activate at tick 347167000
347167000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 347167000, now got 3 active
347167000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347180750
347199500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347251000: DRAM: system.mem_ctrl.dram: Address: 0x5e29c Rank 1 Bank 7 Row 2
347251000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e29c, rank/bank/row 1 7 2
347251000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347251000
347269750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347300000: DRAM: system.mem_ctrl.dram: Address: 0x5e2a0 Rank 1 Bank 7 Row 2
347300000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2a0, rank/bank/row 1 7 2
347300000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347300000
347318750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347349000: DRAM: system.mem_ctrl.dram: Address: 0x5e2a4 Rank 1 Bank 7 Row 2
347349000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5e2a4, rank/bank/row 1 7 2
347349000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347349000
347367750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347398000: DRAM: system.mem_ctrl.dram: Address: 0x77d1c Rank 1 Bank 3 Row 3
347398000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d1c, rank/bank/row 1 3 3
347398000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347398000
347416750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347447000: DRAM: system.mem_ctrl.dram: Address: 0xdcc Rank 0 Bank 0 Row 0
347447000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdcc, rank/bank/row 0 0 0
347447000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347447000
347465750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347496000: DRAM: system.mem_ctrl.dram: Address: 0xd34 Rank 0 Bank 0 Row 0
347496000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd34, rank/bank/row 0 0 0
347496000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347496000
347514750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347545000: DRAM: system.mem_ctrl.dram: Address: 0x7507c Rank 1 Bank 2 Row 3
347545000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7507c, rank/bank/row 1 2 3
347545000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347545000
347563750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347594000: DRAM: system.mem_ctrl.dram: Address: 0xd38 Rank 0 Bank 0 Row 0
347594000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd38, rank/bank/row 0 0 0
347594000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347594000
347612750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347643000: DRAM: system.mem_ctrl.dram: Address: 0x75de8 Rank 1 Bank 2 Row 3
347643000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75de8, rank/bank/row 1 2 3
347643000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347643000
347661750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347692000: DRAM: system.mem_ctrl.dram: Address: 0xd3c Rank 0 Bank 0 Row 0
347692000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd3c, rank/bank/row 0 0 0
347692000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347692000
347710750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347741000: DRAM: system.mem_ctrl.dram: Address: 0xd40 Rank 0 Bank 0 Row 0
347741000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd40, rank/bank/row 0 0 0
347741000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347741000
347759750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347790000: DRAM: system.mem_ctrl.dram: Address: 0xde4 Rank 0 Bank 0 Row 0
347790000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xde4, rank/bank/row 0 0 0
347790000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347790000
347808750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347839000: DRAM: system.mem_ctrl.dram: Address: 0x75de4 Rank 1 Bank 2 Row 3
347839000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75de4, rank/bank/row 1 2 3
347839000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347839000
347857750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
347888000: DRAM: system.mem_ctrl.dram: Address: 0xde8 Rank 0 Bank 0 Row 0
347888000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xde8, rank/bank/row 0 0 0
347888000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347888000
347906750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347937000: DRAM: system.mem_ctrl.dram: Address: 0xdec Rank 0 Bank 0 Row 0
347937000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdec, rank/bank/row 0 0 0
347937000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 347937000
347937000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 347944500, now got 0 active
347937000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
347955750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
347986000: DRAM: system.mem_ctrl.dram: Address: 0x7507c Rank 1 Bank 2 Row 3
348007000: DRAM: system.mem_ctrl.dram: Address: 0xdf0 Rank 0 Bank 0 Row 0
348007000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdf0, rank/bank/row 0 0 0
348007000: DRAM: system.mem_ctrl.dram: Activate at tick 348007000
348007000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 348007000, now got 1 active
348007000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348020750
348039500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348070000: DRAM: system.mem_ctrl.dram: Address: 0xd28 Rank 0 Bank 0 Row 0
348070000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd28, rank/bank/row 0 0 0
348070000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348070000
348088750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348139000: DRAM: system.mem_ctrl.dram: Address: 0xd2c Rank 0 Bank 0 Row 0
348139000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd2c, rank/bank/row 0 0 0
348139000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348139000
348157750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348188000: DRAM: system.mem_ctrl.dram: Address: 0xd30 Rank 0 Bank 0 Row 0
348188000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd30, rank/bank/row 0 0 0
348188000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348188000
348206750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348237000: DRAM: system.mem_ctrl.dram: Address: 0xd8c Rank 0 Bank 0 Row 0
348237000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd8c, rank/bank/row 0 0 0
348237000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348237000
348255750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348286000: DRAM: system.mem_ctrl.dram: Address: 0xe00 Rank 0 Bank 0 Row 0
348286000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe00, rank/bank/row 0 0 0
348286000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348286000
348304750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348335000: DRAM: system.mem_ctrl.dram: Address: 0xd90 Rank 0 Bank 0 Row 0
348335000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd90, rank/bank/row 0 0 0
348335000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348335000
348353750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348384000: DRAM: system.mem_ctrl.dram: Address: 0xe04 Rank 0 Bank 0 Row 0
348384000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xe04, rank/bank/row 0 0 0
348384000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348384000
348402750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348433000: DRAM: system.mem_ctrl.dram: Address: 0xd94 Rank 0 Bank 0 Row 0
348433000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd94, rank/bank/row 0 0 0
348433000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348433000
348451750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348482000: DRAM: system.mem_ctrl.dram: Address: 0xd98 Rank 0 Bank 0 Row 0
348482000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd98, rank/bank/row 0 0 0
348482000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348482000
348500750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348531000: DRAM: system.mem_ctrl.dram: Address: 0xd9c Rank 0 Bank 0 Row 0
348531000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xd9c, rank/bank/row 0 0 0
348531000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348531000
348549750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348580000: DRAM: system.mem_ctrl.dram: Address: 0x727c0 Rank 1 Bank 1 Row 3
348580000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x727c0, rank/bank/row 1 1 3
348580000: DRAM: system.mem_ctrl.dram: Activate at tick 348580000
348580000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 1 at tick 348580000, now got 4 active
348580000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348593750
348612500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
348643000: DRAM: system.mem_ctrl.dram: Address: 0xda0 Rank 0 Bank 0 Row 0
348643000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xda0, rank/bank/row 0 0 0
348643000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348643000
348661750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348692000: DRAM: system.mem_ctrl.dram: Address: 0x2d68 Rank 0 Bank 1 Row 0
348692000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d68, rank/bank/row 0 1 0
348692000: DRAM: system.mem_ctrl.dram: Activate at tick 348692000
348692000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 348692000, now got 2 active
348692000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348705750
348724500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348944000: DRAM: system.mem_ctrl.dram: Address: 0x2d6c Rank 0 Bank 1 Row 0
348944000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d6c, rank/bank/row 0 1 0
348944000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348944000
348962750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
348993000: DRAM: system.mem_ctrl.dram: Address: 0x2d70 Rank 0 Bank 1 Row 0
348993000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d70, rank/bank/row 0 1 0
348993000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 348993000
349011750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349042000: DRAM: system.mem_ctrl.dram: Address: 0x2d74 Rank 0 Bank 1 Row 0
349042000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d74, rank/bank/row 0 1 0
349042000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349042000
349060750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349091000: DRAM: system.mem_ctrl.dram: Address: 0x2a18 Rank 0 Bank 1 Row 0
349091000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a18, rank/bank/row 0 1 0
349091000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349091000
349109750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349140000: DRAM: system.mem_ctrl.dram: Address: 0x2d50 Rank 0 Bank 1 Row 0
349140000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d50, rank/bank/row 0 1 0
349140000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349140000
349158750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349189000: DRAM: system.mem_ctrl.dram: Address: 0x2a1c Rank 0 Bank 1 Row 0
349189000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a1c, rank/bank/row 0 1 0
349189000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349189000
349207750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349427000: DRAM: system.mem_ctrl.dram: Address: 0x2a20 Rank 0 Bank 1 Row 0
349427000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a20, rank/bank/row 0 1 0
349427000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349427000
349445750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349476000: DRAM: system.mem_ctrl.dram: Address: 0x2a24 Rank 0 Bank 1 Row 0
349476000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a24, rank/bank/row 0 1 0
349476000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349476000
349494750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349525000: DRAM: system.mem_ctrl.dram: Address: 0x2a28 Rank 0 Bank 1 Row 0
349525000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a28, rank/bank/row 0 1 0
349525000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349525000
349543750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349574000: DRAM: system.mem_ctrl.dram: Address: 0x2a2c Rank 0 Bank 1 Row 0
349574000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a2c, rank/bank/row 0 1 0
349574000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349574000
349592750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349623000: DRAM: system.mem_ctrl.dram: Address: 0x2a30 Rank 0 Bank 1 Row 0
349623000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a30, rank/bank/row 0 1 0
349623000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349623000
349641750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349672000: DRAM: system.mem_ctrl.dram: Address: 0x2a34 Rank 0 Bank 1 Row 0
349672000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a34, rank/bank/row 0 1 0
349672000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349672000
349690750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349742000: DRAM: system.mem_ctrl.dram: Address: 0x2a38 Rank 0 Bank 1 Row 0
349742000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a38, rank/bank/row 0 1 0
349742000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349742000
349760750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349791000: DRAM: system.mem_ctrl.dram: Address: 0x2a3c Rank 0 Bank 1 Row 0
349791000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a3c, rank/bank/row 0 1 0
349791000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349791000
349809750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349840000: DRAM: system.mem_ctrl.dram: Address: 0x77cbc Rank 1 Bank 3 Row 3
349840000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cbc, rank/bank/row 1 3 3
349840000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349840000
349858750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
349889000: DRAM: system.mem_ctrl.dram: Address: 0x2a40 Rank 0 Bank 1 Row 0
349889000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a40, rank/bank/row 0 1 0
349889000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349889000
349889000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 349896500, now got 1 active
349889000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
349907750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
349938000: DRAM: system.mem_ctrl.dram: Address: 0x2d54 Rank 0 Bank 1 Row 0
349938000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d54, rank/bank/row 0 1 0
349938000: DRAM: system.mem_ctrl.dram: Activate at tick 349938000
349938000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 349938000, now got 2 active
349938000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 349951750
349970500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350001000: DRAM: system.mem_ctrl.dram: Address: 0x2a44 Rank 0 Bank 1 Row 0
350001000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a44, rank/bank/row 0 1 0
350001000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350001000
350019750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350071000: DRAM: system.mem_ctrl.dram: Address: 0x2a48 Rank 0 Bank 1 Row 0
350071000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a48, rank/bank/row 0 1 0
350071000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350071000
350089750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350141000: DRAM: system.mem_ctrl.dram: Address: 0x2a4c Rank 0 Bank 1 Row 0
350141000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a4c, rank/bank/row 0 1 0
350141000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350141000
350159750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350190000: DRAM: system.mem_ctrl.dram: Address: 0x2a50 Rank 0 Bank 1 Row 0
350190000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a50, rank/bank/row 0 1 0
350190000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350190000
350208750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350239000: DRAM: system.mem_ctrl.dram: Address: 0x2a54 Rank 0 Bank 1 Row 0
350239000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a54, rank/bank/row 0 1 0
350239000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350239000
350257750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350288000: DRAM: system.mem_ctrl.dram: Address: 0x2d58 Rank 0 Bank 1 Row 0
350288000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d58, rank/bank/row 0 1 0
350288000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350288000
350306750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350337000: DRAM: system.mem_ctrl.dram: Address: 0x2a58 Rank 0 Bank 1 Row 0
350337000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a58, rank/bank/row 0 1 0
350337000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350337000
350355750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350381250: DRAM: 0: Refresh due
350381250: DRAM: 0: Precharging all
350381250: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 350381250, now got 1 active
350381250: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 350381250, now got 0 active
350381250: DRAM: 1: Refresh due
350381250: DRAM: 1: Precharging all
350381250: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 1 at tick 350381250, now got 3 active
350381250: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 350381250, now got 2 active
350381250: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 350381250, now got 1 active
350381250: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 350381250, now got 0 active
350386000: DRAM: system.mem_ctrl.dram: Address: 0x2d5c Rank 0 Bank 1 Row 0
350655000: DRAM: 0: Scheduling next request after refreshing rank 0
350655000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d5c, rank/bank/row 0 1 0
350655000: DRAM: system.mem_ctrl.dram: Activate at tick 350655000
350655000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 350655000, now got 1 active
350655000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350668750
350655000: DRAM: 1: Scheduling next request after refreshing rank 1
350687500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350718000: DRAM: system.mem_ctrl.dram: Address: 0x2a5c Rank 0 Bank 1 Row 0
350718000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a5c, rank/bank/row 0 1 0
350718000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350718000
350736750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350767000: DRAM: system.mem_ctrl.dram: Address: 0x75260 Rank 1 Bank 2 Row 3
350767000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75260, rank/bank/row 1 2 3
350767000: DRAM: system.mem_ctrl.dram: Activate at tick 350767000
350767000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 350767000, now got 1 active
350767000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350780750
350799500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
350830000: DRAM: system.mem_ctrl.dram: Address: 0x2a60 Rank 0 Bank 1 Row 0
350830000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a60, rank/bank/row 0 1 0
350830000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350830000
350848750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350879000: DRAM: system.mem_ctrl.dram: Address: 0x75ff8 Rank 1 Bank 2 Row 3
350879000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75ff8, rank/bank/row 1 2 3
350879000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350879000
350897750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
350928000: DRAM: system.mem_ctrl.dram: Address: 0x2a64 Rank 0 Bank 1 Row 0
350928000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a64, rank/bank/row 0 1 0
350928000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350928000
350946750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
350977000: DRAM: system.mem_ctrl.dram: Address: 0x2a68 Rank 0 Bank 1 Row 0
350977000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a68, rank/bank/row 0 1 0
350977000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 350977000
350995750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351026000: DRAM: system.mem_ctrl.dram: Address: 0x2a6c Rank 0 Bank 1 Row 0
351026000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a6c, rank/bank/row 0 1 0
351026000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351026000
351044750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351075000: DRAM: system.mem_ctrl.dram: Address: 0x2a70 Rank 0 Bank 1 Row 0
351075000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a70, rank/bank/row 0 1 0
351075000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351075000
351093750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351124000: DRAM: system.mem_ctrl.dram: Address: 0x2a74 Rank 0 Bank 1 Row 0
351124000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a74, rank/bank/row 0 1 0
351124000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351124000
351142750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351173000: DRAM: system.mem_ctrl.dram: Address: 0x2d60 Rank 0 Bank 1 Row 0
351173000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d60, rank/bank/row 0 1 0
351173000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351173000
351191750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351222000: DRAM: system.mem_ctrl.dram: Address: 0x2a78 Rank 0 Bank 1 Row 0
351222000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2a78, rank/bank/row 0 1 0
351222000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351222000
351240750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351271000: DRAM: system.mem_ctrl.dram: Address: 0x2b4c Rank 0 Bank 1 Row 0
351271000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b4c, rank/bank/row 0 1 0
351271000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351271000
351289750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351320000: DRAM: system.mem_ctrl.dram: Address: 0x2b50 Rank 0 Bank 1 Row 0
351320000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b50, rank/bank/row 0 1 0
351320000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351320000
351338750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351369000: DRAM: system.mem_ctrl.dram: Address: 0x75ffc Rank 1 Bank 2 Row 3
351390000: DRAM: system.mem_ctrl.dram: Address: 0x2b54 Rank 0 Bank 1 Row 0
351390000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b54, rank/bank/row 0 1 0
351390000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351390000
351408750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351439000: DRAM: system.mem_ctrl.dram: Address: 0x2b64 Rank 0 Bank 1 Row 0
351439000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b64, rank/bank/row 0 1 0
351439000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351439000
351457750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351488000: DRAM: system.mem_ctrl.dram: Address: 0x7522c Rank 1 Bank 2 Row 3
351488000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7522c, rank/bank/row 1 2 3
351488000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351488000
351506750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
351537000: DRAM: system.mem_ctrl.dram: Address: 0x2b68 Rank 0 Bank 1 Row 0
351537000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b68, rank/bank/row 0 1 0
351537000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351537000
351555750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351586000: DRAM: system.mem_ctrl.dram: Address: 0x2b6c Rank 0 Bank 1 Row 0
351586000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b6c, rank/bank/row 0 1 0
351586000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351586000
351586000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 351593500, now got 0 active
351586000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
351604750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351635000: DRAM: system.mem_ctrl.dram: Address: 0x2b70 Rank 0 Bank 1 Row 0
351635000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b70, rank/bank/row 0 1 0
351635000: DRAM: system.mem_ctrl.dram: Activate at tick 351635000
351635000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 351635000, now got 1 active
351635000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351648750
351667500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351698000: DRAM: system.mem_ctrl.dram: Address: 0x751d4 Rank 1 Bank 2 Row 3
351698000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751d4, rank/bank/row 1 2 3
351698000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351698000
351716750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
351747000: DRAM: system.mem_ctrl.dram: Address: 0x2b74 Rank 0 Bank 1 Row 0
351747000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b74, rank/bank/row 0 1 0
351747000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351747000
351765750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351796000: DRAM: system.mem_ctrl.dram: Address: 0x751d0 Rank 1 Bank 2 Row 3
351796000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751d0, rank/bank/row 1 2 3
351796000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351796000
351814750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
351845000: DRAM: system.mem_ctrl.dram: Address: 0x2b78 Rank 0 Bank 1 Row 0
351845000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b78, rank/bank/row 0 1 0
351845000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351845000
351863750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351894000: DRAM: system.mem_ctrl.dram: Address: 0x2b7c Rank 0 Bank 1 Row 0
351894000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b7c, rank/bank/row 0 1 0
351894000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351894000
351912750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351943000: DRAM: system.mem_ctrl.dram: Address: 0x2b80 Rank 0 Bank 1 Row 0
351943000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b80, rank/bank/row 0 1 0
351943000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351943000
351961750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
351992000: DRAM: system.mem_ctrl.dram: Address: 0x2aac Rank 0 Bank 1 Row 0
351992000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2aac, rank/bank/row 0 1 0
351992000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 351992000
352010750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352041000: DRAM: system.mem_ctrl.dram: Address: 0x2ab0 Rank 0 Bank 1 Row 0
352041000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ab0, rank/bank/row 0 1 0
352041000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352041000
352059750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352090000: DRAM: system.mem_ctrl.dram: Address: 0x2b20 Rank 0 Bank 1 Row 0
352090000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b20, rank/bank/row 0 1 0
352090000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352090000
352108750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352139000: DRAM: system.mem_ctrl.dram: Address: 0x2d5c Rank 0 Bank 1 Row 0
352139000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d5c, rank/bank/row 0 1 0
352139000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352139000
352157750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352188000: DRAM: system.mem_ctrl.dram: Address: 0x2b24 Rank 0 Bank 1 Row 0
352188000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b24, rank/bank/row 0 1 0
352188000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352188000
352206750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352237000: DRAM: system.mem_ctrl.dram: Address: 0x75ff8 Rank 1 Bank 2 Row 3
352237000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75ff8, rank/bank/row 1 2 3
352237000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352237000
352255750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
352286000: DRAM: system.mem_ctrl.dram: Address: 0x2b28 Rank 0 Bank 1 Row 0
352286000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b28, rank/bank/row 0 1 0
352286000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352286000
352304750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352335000: DRAM: system.mem_ctrl.dram: Address: 0x2b2c Rank 0 Bank 1 Row 0
352335000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b2c, rank/bank/row 0 1 0
352335000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352335000
352353750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352384000: DRAM: system.mem_ctrl.dram: Address: 0x2b30 Rank 0 Bank 1 Row 0
352384000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b30, rank/bank/row 0 1 0
352384000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352384000
352402750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352454000: DRAM: system.mem_ctrl.dram: Address: 0x2b34 Rank 0 Bank 1 Row 0
352454000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b34, rank/bank/row 0 1 0
352454000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352454000
352472750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352503000: DRAM: system.mem_ctrl.dram: Address: 0x2b38 Rank 0 Bank 1 Row 0
352503000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b38, rank/bank/row 0 1 0
352503000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352503000
352521750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352552000: DRAM: system.mem_ctrl.dram: Address: 0x751f4 Rank 1 Bank 2 Row 3
352552000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751f4, rank/bank/row 1 2 3
352552000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352552000
352570750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
352601000: DRAM: system.mem_ctrl.dram: Address: 0x2b3c Rank 0 Bank 1 Row 0
352601000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b3c, rank/bank/row 0 1 0
352601000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352601000
352601000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 352608500, now got 0 active
352601000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
352619750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352650000: DRAM: system.mem_ctrl.dram: Address: 0x2b40 Rank 0 Bank 1 Row 0
352650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b40, rank/bank/row 0 1 0
352650000: DRAM: system.mem_ctrl.dram: Activate at tick 352650000
352650000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 352650000, now got 1 active
352650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352663750
352682500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352713000: DRAM: system.mem_ctrl.dram: Address: 0x2b44 Rank 0 Bank 1 Row 0
352713000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b44, rank/bank/row 0 1 0
352713000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352713000
352731750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352762000: DRAM: system.mem_ctrl.dram: Address: 0x2b48 Rank 0 Bank 1 Row 0
352762000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b48, rank/bank/row 0 1 0
352762000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352762000
352780750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352811000: DRAM: system.mem_ctrl.dram: Address: 0x2b4c Rank 0 Bank 1 Row 0
352811000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b4c, rank/bank/row 0 1 0
352811000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352811000
352829750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352860000: DRAM: system.mem_ctrl.dram: Address: 0x2b50 Rank 0 Bank 1 Row 0
352860000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b50, rank/bank/row 0 1 0
352860000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352860000
352878750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352930000: DRAM: system.mem_ctrl.dram: Address: 0x2b54 Rank 0 Bank 1 Row 0
352930000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b54, rank/bank/row 0 1 0
352930000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352930000
352948750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
352979000: DRAM: system.mem_ctrl.dram: Address: 0x2b64 Rank 0 Bank 1 Row 0
352979000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b64, rank/bank/row 0 1 0
352979000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 352979000
352997750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353048000: DRAM: system.mem_ctrl.dram: Address: 0x2b68 Rank 0 Bank 1 Row 0
353048000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b68, rank/bank/row 0 1 0
353048000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353048000
353066750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353097000: DRAM: system.mem_ctrl.dram: Address: 0x2b6c Rank 0 Bank 1 Row 0
353097000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b6c, rank/bank/row 0 1 0
353097000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353097000
353115750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353146000: DRAM: system.mem_ctrl.dram: Address: 0x2b70 Rank 0 Bank 1 Row 0
353146000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b70, rank/bank/row 0 1 0
353146000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353146000
353164750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353195000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
353195000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
353195000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353195000
353213750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353244000: DRAM: system.mem_ctrl.dram: Address: 0x2b74 Rank 0 Bank 1 Row 0
353244000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b74, rank/bank/row 0 1 0
353244000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353244000
353262750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353293000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
353293000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
353293000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353293000
353311750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353342000: DRAM: system.mem_ctrl.dram: Address: 0x2b78 Rank 0 Bank 1 Row 0
353342000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b78, rank/bank/row 0 1 0
353342000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353342000
353360750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353391000: DRAM: system.mem_ctrl.dram: Address: 0x2b7c Rank 0 Bank 1 Row 0
353391000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b7c, rank/bank/row 0 1 0
353391000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353391000
353409750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353440000: DRAM: system.mem_ctrl.dram: Address: 0x2b80 Rank 0 Bank 1 Row 0
353440000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b80, rank/bank/row 0 1 0
353440000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353440000
353458750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353489000: DRAM: system.mem_ctrl.dram: Address: 0x2aac Rank 0 Bank 1 Row 0
353489000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2aac, rank/bank/row 0 1 0
353489000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353489000
353507750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353538000: DRAM: system.mem_ctrl.dram: Address: 0x2ab0 Rank 0 Bank 1 Row 0
353538000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ab0, rank/bank/row 0 1 0
353538000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353538000
353538000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 353545500, now got 0 active
353538000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
353556750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353587000: DRAM: system.mem_ctrl.dram: Address: 0x2b20 Rank 0 Bank 1 Row 0
353587000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b20, rank/bank/row 0 1 0
353587000: DRAM: system.mem_ctrl.dram: Activate at tick 353587000
353587000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 353587000, now got 1 active
353587000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353600750
353619500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353650000: DRAM: system.mem_ctrl.dram: Address: 0x2d5c Rank 0 Bank 1 Row 0
353650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d5c, rank/bank/row 0 1 0
353650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353650000
353668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353699000: DRAM: system.mem_ctrl.dram: Address: 0x2b24 Rank 0 Bank 1 Row 0
353699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b24, rank/bank/row 0 1 0
353699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353699000
353717750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353748000: DRAM: system.mem_ctrl.dram: Address: 0x75ff8 Rank 1 Bank 2 Row 3
353748000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75ff8, rank/bank/row 1 2 3
353748000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353748000
353766750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
353797000: DRAM: system.mem_ctrl.dram: Address: 0x2b28 Rank 0 Bank 1 Row 0
353797000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b28, rank/bank/row 0 1 0
353797000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353797000
353815750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353846000: DRAM: system.mem_ctrl.dram: Address: 0x2b2c Rank 0 Bank 1 Row 0
353846000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b2c, rank/bank/row 0 1 0
353846000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353846000
353864750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353895000: DRAM: system.mem_ctrl.dram: Address: 0x2b30 Rank 0 Bank 1 Row 0
353895000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b30, rank/bank/row 0 1 0
353895000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353895000
353913750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
353965000: DRAM: system.mem_ctrl.dram: Address: 0x2b34 Rank 0 Bank 1 Row 0
353965000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b34, rank/bank/row 0 1 0
353965000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 353965000
353983750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354014000: DRAM: system.mem_ctrl.dram: Address: 0x2b38 Rank 0 Bank 1 Row 0
354014000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b38, rank/bank/row 0 1 0
354014000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354014000
354032750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354063000: DRAM: system.mem_ctrl.dram: Address: 0x75154 Rank 1 Bank 2 Row 3
354063000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75154, rank/bank/row 1 2 3
354063000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354063000
354081750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354112000: DRAM: system.mem_ctrl.dram: Address: 0x2b3c Rank 0 Bank 1 Row 0
354112000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b3c, rank/bank/row 0 1 0
354112000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354112000
354130750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354161000: DRAM: system.mem_ctrl.dram: Address: 0x2b40 Rank 0 Bank 1 Row 0
354161000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b40, rank/bank/row 0 1 0
354161000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354161000
354179750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354210000: DRAM: system.mem_ctrl.dram: Address: 0x2b44 Rank 0 Bank 1 Row 0
354210000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b44, rank/bank/row 0 1 0
354210000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354210000
354228750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354259000: DRAM: system.mem_ctrl.dram: Address: 0x2b48 Rank 0 Bank 1 Row 0
354259000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b48, rank/bank/row 0 1 0
354259000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354259000
354277750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354308000: DRAM: system.mem_ctrl.dram: Address: 0x2b4c Rank 0 Bank 1 Row 0
354308000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b4c, rank/bank/row 0 1 0
354308000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354308000
354326750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354357000: DRAM: system.mem_ctrl.dram: Address: 0x2b50 Rank 0 Bank 1 Row 0
354357000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b50, rank/bank/row 0 1 0
354357000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354357000
354375750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354427000: DRAM: system.mem_ctrl.dram: Address: 0x2b54 Rank 0 Bank 1 Row 0
354427000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b54, rank/bank/row 0 1 0
354427000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354427000
354445750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354476000: DRAM: system.mem_ctrl.dram: Address: 0x2b64 Rank 0 Bank 1 Row 0
354476000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b64, rank/bank/row 0 1 0
354476000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354476000
354476000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 354483500, now got 0 active
354476000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
354494750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354525000: DRAM: system.mem_ctrl.dram: Address: 0x750ec Rank 1 Bank 2 Row 3
354525000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x750ec, rank/bank/row 1 2 3
354525000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354525000
354543750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354574000: DRAM: system.mem_ctrl.dram: Address: 0x2b68 Rank 0 Bank 1 Row 0
354574000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b68, rank/bank/row 0 1 0
354574000: DRAM: system.mem_ctrl.dram: Activate at tick 354574000
354574000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 354574000, now got 1 active
354574000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354587750
354606500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354637000: DRAM: system.mem_ctrl.dram: Address: 0x2b6c Rank 0 Bank 1 Row 0
354637000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b6c, rank/bank/row 0 1 0
354637000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354637000
354655750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354686000: DRAM: system.mem_ctrl.dram: Address: 0x2b70 Rank 0 Bank 1 Row 0
354686000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b70, rank/bank/row 0 1 0
354686000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354686000
354704750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354735000: DRAM: system.mem_ctrl.dram: Address: 0x75094 Rank 1 Bank 2 Row 3
354735000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75094, rank/bank/row 1 2 3
354735000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354735000
354753750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354784000: DRAM: system.mem_ctrl.dram: Address: 0x2b74 Rank 0 Bank 1 Row 0
354784000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b74, rank/bank/row 0 1 0
354784000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354784000
354802750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354833000: DRAM: system.mem_ctrl.dram: Address: 0x75090 Rank 1 Bank 2 Row 3
354833000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75090, rank/bank/row 1 2 3
354833000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354833000
354851750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
354882000: DRAM: system.mem_ctrl.dram: Address: 0x2b78 Rank 0 Bank 1 Row 0
354882000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b78, rank/bank/row 0 1 0
354882000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354882000
354900750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354931000: DRAM: system.mem_ctrl.dram: Address: 0x2b7c Rank 0 Bank 1 Row 0
354931000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b7c, rank/bank/row 0 1 0
354931000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354931000
354949750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
354980000: DRAM: system.mem_ctrl.dram: Address: 0x2b80 Rank 0 Bank 1 Row 0
354980000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b80, rank/bank/row 0 1 0
354980000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 354980000
354998750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355029000: DRAM: system.mem_ctrl.dram: Address: 0x2aac Rank 0 Bank 1 Row 0
355029000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2aac, rank/bank/row 0 1 0
355029000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355029000
355047750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355078000: DRAM: system.mem_ctrl.dram: Address: 0x2ab0 Rank 0 Bank 1 Row 0
355078000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ab0, rank/bank/row 0 1 0
355078000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355078000
355096750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355127000: DRAM: system.mem_ctrl.dram: Address: 0x2b20 Rank 0 Bank 1 Row 0
355127000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b20, rank/bank/row 0 1 0
355127000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355127000
355145750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355176000: DRAM: system.mem_ctrl.dram: Address: 0x2d5c Rank 0 Bank 1 Row 0
355176000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d5c, rank/bank/row 0 1 0
355176000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355176000
355194750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355225000: DRAM: system.mem_ctrl.dram: Address: 0x2b24 Rank 0 Bank 1 Row 0
355225000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b24, rank/bank/row 0 1 0
355225000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355225000
355243750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355274000: DRAM: system.mem_ctrl.dram: Address: 0x75ff8 Rank 1 Bank 2 Row 3
355274000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75ff8, rank/bank/row 1 2 3
355274000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355274000
355292750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355323000: DRAM: system.mem_ctrl.dram: Address: 0x2b28 Rank 0 Bank 1 Row 0
355323000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b28, rank/bank/row 0 1 0
355323000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355323000
355341750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355372000: DRAM: system.mem_ctrl.dram: Address: 0x2b2c Rank 0 Bank 1 Row 0
355372000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b2c, rank/bank/row 0 1 0
355372000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355372000
355390750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355421000: DRAM: system.mem_ctrl.dram: Address: 0x2b30 Rank 0 Bank 1 Row 0
355421000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b30, rank/bank/row 0 1 0
355421000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355421000
355439750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355491000: DRAM: system.mem_ctrl.dram: Address: 0x2b34 Rank 0 Bank 1 Row 0
355491000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b34, rank/bank/row 0 1 0
355491000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355491000
355491000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 355498500, now got 0 active
355491000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
355509750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355540000: DRAM: system.mem_ctrl.dram: Address: 0x2b38 Rank 0 Bank 1 Row 0
355540000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b38, rank/bank/row 0 1 0
355540000: DRAM: system.mem_ctrl.dram: Activate at tick 355540000
355540000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 355540000, now got 1 active
355540000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355553750
355572500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355603000: DRAM: system.mem_ctrl.dram: Address: 0x750b4 Rank 1 Bank 2 Row 3
355603000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x750b4, rank/bank/row 1 2 3
355603000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355603000
355603000: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 355610500, now got 0 active
355603000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 10
355621750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
355652000: DRAM: system.mem_ctrl.dram: Address: 0x2b3c Rank 0 Bank 1 Row 0
355652000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b3c, rank/bank/row 0 1 0
355652000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355652000
355670750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355701000: DRAM: system.mem_ctrl.dram: Address: 0x2b40 Rank 0 Bank 1 Row 0
355701000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b40, rank/bank/row 0 1 0
355701000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355701000
355719750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355750000: DRAM: system.mem_ctrl.dram: Address: 0x2b44 Rank 0 Bank 1 Row 0
355750000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2b44, rank/bank/row 0 1 0
355750000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355750000
355768750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355799000: DRAM: system.mem_ctrl.dram: Address: 0x2bec Rank 0 Bank 1 Row 0
355799000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2bec, rank/bank/row 0 1 0
355799000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355799000
355817750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355848000: DRAM: system.mem_ctrl.dram: Address: 0x2bf0 Rank 0 Bank 1 Row 0
355848000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2bf0, rank/bank/row 0 1 0
355848000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355848000
355866750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355897000: DRAM: system.mem_ctrl.dram: Address: 0x2c54 Rank 0 Bank 1 Row 0
355897000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2c54, rank/bank/row 0 1 0
355897000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355897000
355915750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
355946000: DRAM: system.mem_ctrl.dram: Address: 0x77cbc Rank 1 Bank 3 Row 3
355946000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cbc, rank/bank/row 1 3 3
355946000: DRAM: system.mem_ctrl.dram: Activate at tick 355946000
355946000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 355946000, now got 1 active
355946000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 355959750
355978500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356009000: DRAM: system.mem_ctrl.dram: Address: 0x2c58 Rank 0 Bank 1 Row 0
356009000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2c58, rank/bank/row 0 1 0
356009000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356009000
356027750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356058000: DRAM: system.mem_ctrl.dram: Address: 0x2c5c Rank 0 Bank 1 Row 0
356058000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2c5c, rank/bank/row 0 1 0
356058000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356058000
356076750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356107000: DRAM: system.mem_ctrl.dram: Address: 0x2c6c Rank 0 Bank 1 Row 0
356107000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2c6c, rank/bank/row 0 1 0
356107000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356107000
356125750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356156000: DRAM: system.mem_ctrl.dram: Address: 0x2c70 Rank 0 Bank 1 Row 0
356156000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2c70, rank/bank/row 0 1 0
356156000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356156000
356174750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356205000: DRAM: system.mem_ctrl.dram: Address: 0x2c74 Rank 0 Bank 1 Row 0
356205000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2c74, rank/bank/row 0 1 0
356205000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356205000
356223750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356254000: DRAM: system.mem_ctrl.dram: Address: 0x77cd4 Rank 1 Bank 3 Row 3
356254000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd4, rank/bank/row 1 3 3
356254000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356254000
356272750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356303000: DRAM: system.mem_ctrl.dram: Address: 0x77cdc Rank 1 Bank 3 Row 3
356303000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cdc, rank/bank/row 1 3 3
356303000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356303000
356321750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356352000: DRAM: system.mem_ctrl.dram: Address: 0x77ce4 Rank 1 Bank 3 Row 3
356352000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce4, rank/bank/row 1 3 3
356352000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356352000
356370750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356401000: DRAM: system.mem_ctrl.dram: Address: 0x77cec Rank 1 Bank 3 Row 3
356401000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cec, rank/bank/row 1 3 3
356401000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356401000
356419750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356450000: DRAM: system.mem_ctrl.dram: Address: 0x77cf4 Rank 1 Bank 3 Row 3
356450000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf4, rank/bank/row 1 3 3
356450000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356450000
356468750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356499000: DRAM: system.mem_ctrl.dram: Address: 0x2d78 Rank 0 Bank 1 Row 0
356499000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d78, rank/bank/row 0 1 0
356499000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356499000
356517750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356548000: DRAM: system.mem_ctrl.dram: Address: 0x2f8c Rank 0 Bank 1 Row 0
356548000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f8c, rank/bank/row 0 1 0
356548000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356548000
356566750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356597000: DRAM: system.mem_ctrl.dram: Address: 0x2d7c Rank 0 Bank 1 Row 0
356597000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d7c, rank/bank/row 0 1 0
356597000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356597000
356615750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356646000: DRAM: system.mem_ctrl.dram: Address: 0x75260 Rank 1 Bank 2 Row 3
356646000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75260, rank/bank/row 1 2 3
356646000: DRAM: system.mem_ctrl.dram: Activate at tick 356646000
356646000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 356646000, now got 2 active
356646000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356659750
356678500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
356709000: DRAM: system.mem_ctrl.dram: Address: 0x2d80 Rank 0 Bank 1 Row 0
356709000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d80, rank/bank/row 0 1 0
356709000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356709000
356709000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 356716500, now got 0 active
356709000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
356727750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356758000: DRAM: system.mem_ctrl.dram: Address: 0x2d84 Rank 0 Bank 1 Row 0
356758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d84, rank/bank/row 0 1 0
356758000: DRAM: system.mem_ctrl.dram: Activate at tick 356758000
356758000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 356758000, now got 1 active
356758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356771750
356790500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356821000: DRAM: system.mem_ctrl.dram: Address: 0x2d88 Rank 0 Bank 1 Row 0
356821000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d88, rank/bank/row 0 1 0
356821000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356821000
356839750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356870000: DRAM: system.mem_ctrl.dram: Address: 0x2d8c Rank 0 Bank 1 Row 0
356870000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d8c, rank/bank/row 0 1 0
356870000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356870000
356888750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356919000: DRAM: system.mem_ctrl.dram: Address: 0x2f90 Rank 0 Bank 1 Row 0
356919000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f90, rank/bank/row 0 1 0
356919000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356919000
356937750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
356968000: DRAM: system.mem_ctrl.dram: Address: 0x2d90 Rank 0 Bank 1 Row 0
356968000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d90, rank/bank/row 0 1 0
356968000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 356968000
356986750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357017000: DRAM: system.mem_ctrl.dram: Address: 0x2d94 Rank 0 Bank 1 Row 0
357017000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d94, rank/bank/row 0 1 0
357017000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357017000
357035750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357066000: DRAM: system.mem_ctrl.dram: Address: 0x751c0 Rank 1 Bank 2 Row 3
357066000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751c0, rank/bank/row 1 2 3
357066000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357066000
357084750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357115000: DRAM: system.mem_ctrl.dram: Address: 0x2d98 Rank 0 Bank 1 Row 0
357115000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d98, rank/bank/row 0 1 0
357115000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357115000
357133750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357164000: DRAM: system.mem_ctrl.dram: Address: 0x2d9c Rank 0 Bank 1 Row 0
357164000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d9c, rank/bank/row 0 1 0
357164000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357164000
357182750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357213000: DRAM: system.mem_ctrl.dram: Address: 0x2e9c Rank 0 Bank 1 Row 0
357213000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e9c, rank/bank/row 0 1 0
357213000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357213000
357231750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357262000: DRAM: system.mem_ctrl.dram: Address: 0x7522c Rank 1 Bank 2 Row 3
357283000: DRAM: system.mem_ctrl.dram: Address: 0x2ea0 Rank 0 Bank 1 Row 0
357283000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ea0, rank/bank/row 0 1 0
357283000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357283000
357301750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357332000: DRAM: system.mem_ctrl.dram: Address: 0x751f4 Rank 1 Bank 2 Row 3
357332000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751f4, rank/bank/row 1 2 3
357332000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357332000
357350750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
357381000: DRAM: system.mem_ctrl.dram: Address: 0x2ea4 Rank 0 Bank 1 Row 0
357381000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ea4, rank/bank/row 0 1 0
357381000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357381000
357399750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357430000: DRAM: system.mem_ctrl.dram: Address: 0x2ea8 Rank 0 Bank 1 Row 0
357430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ea8, rank/bank/row 0 1 0
357430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357430000
357448750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357479000: DRAM: system.mem_ctrl.dram: Address: 0x2d94 Rank 0 Bank 1 Row 0
357479000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d94, rank/bank/row 0 1 0
357479000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357479000
357497750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357548000: DRAM: system.mem_ctrl.dram: Address: 0x2d98 Rank 0 Bank 1 Row 0
357548000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d98, rank/bank/row 0 1 0
357548000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357548000
357566750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357597000: DRAM: system.mem_ctrl.dram: Address: 0x2d9c Rank 0 Bank 1 Row 0
357597000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d9c, rank/bank/row 0 1 0
357597000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357597000
357615750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357646000: DRAM: system.mem_ctrl.dram: Address: 0x2da0 Rank 0 Bank 1 Row 0
357646000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2da0, rank/bank/row 0 1 0
357646000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357646000
357646000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 357653500, now got 0 active
357646000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
357664750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357695000: DRAM: system.mem_ctrl.dram: Address: 0x2f94 Rank 0 Bank 1 Row 0
357695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f94, rank/bank/row 0 1 0
357695000: DRAM: system.mem_ctrl.dram: Activate at tick 357695000
357695000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 357695000, now got 1 active
357695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357708750
357727500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357758000: DRAM: system.mem_ctrl.dram: Address: 0x2da4 Rank 0 Bank 1 Row 0
357758000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2da4, rank/bank/row 0 1 0
357758000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357758000
357776750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357807000: DRAM: system.mem_ctrl.dram: Address: 0x2da8 Rank 0 Bank 1 Row 0
357807000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2da8, rank/bank/row 0 1 0
357807000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357807000
357825750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357856000: DRAM: system.mem_ctrl.dram: Address: 0x2dac Rank 0 Bank 1 Row 0
357856000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dac, rank/bank/row 0 1 0
357856000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357856000
357874750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357905000: DRAM: system.mem_ctrl.dram: Address: 0x2db0 Rank 0 Bank 1 Row 0
357905000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2db0, rank/bank/row 0 1 0
357905000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357905000
357923750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
357974000: DRAM: system.mem_ctrl.dram: Address: 0x2db4 Rank 0 Bank 1 Row 0
357974000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2db4, rank/bank/row 0 1 0
357974000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 357974000
357992750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358023000: DRAM: system.mem_ctrl.dram: Address: 0x2db8 Rank 0 Bank 1 Row 0
358023000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2db8, rank/bank/row 0 1 0
358023000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358023000
358041750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358072000: DRAM: system.mem_ctrl.dram: Address: 0x2dbc Rank 0 Bank 1 Row 0
358072000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dbc, rank/bank/row 0 1 0
358072000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358072000
358090750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358121000: DRAM: system.mem_ctrl.dram: Address: 0x75168 Rank 1 Bank 2 Row 3
358121000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75168, rank/bank/row 1 2 3
358121000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358121000
358139750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
358167500: DRAM: 1: Refresh due
358167500: DRAM: 1: Precharging all
358167500: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 358167500, now got 1 active
358167500: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 358167500, now got 0 active
358167500: DRAM: 0: Refresh due
358167500: DRAM: 0: Precharging all
358167500: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 358167500, now got 0 active
358170000: DRAM: system.mem_ctrl.dram: Address: 0x2dc0 Rank 0 Bank 1 Row 0
358441250: DRAM: 1: Scheduling next request after refreshing rank 1
358441250: DRAM: 0: Scheduling next request after refreshing rank 0
358441250: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dc0, rank/bank/row 0 1 0
358441250: DRAM: system.mem_ctrl.dram: Activate at tick 358441250
358441250: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 358441250, now got 1 active
358441250: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358455000
358473750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358504000: DRAM: system.mem_ctrl.dram: Address: 0xa50 Rank 0 Bank 0 Row 0
358504000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa50, rank/bank/row 0 0 0
358504000: DRAM: system.mem_ctrl.dram: Activate at tick 358504000
358504000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 358504000, now got 2 active
358504000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358517750
358536500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358567000: DRAM: system.mem_ctrl.dram: Address: 0xa54 Rank 0 Bank 0 Row 0
358567000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xa54, rank/bank/row 0 0 0
358567000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358567000
358585750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358616000: DRAM: system.mem_ctrl.dram: Address: 0x78fe0 Rank 1 Bank 4 Row 3
358616000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe0, rank/bank/row 1 4 3
358616000: DRAM: system.mem_ctrl.dram: Activate at tick 358616000
358616000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 358616000, now got 1 active
358616000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358629750
358648500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
358679000: DRAM: system.mem_ctrl.dram: Address: 0x78fe4 Rank 1 Bank 4 Row 3
358679000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fe4, rank/bank/row 1 4 3
358679000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358679000
358697750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
358728000: DRAM: system.mem_ctrl.dram: Address: 0x2dc4 Rank 0 Bank 1 Row 0
358728000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dc4, rank/bank/row 0 1 0
358728000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358728000
358746750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358777000: DRAM: system.mem_ctrl.dram: Address: 0x2dc8 Rank 0 Bank 1 Row 0
358777000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dc8, rank/bank/row 0 1 0
358777000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358777000
358795750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358826000: DRAM: system.mem_ctrl.dram: Address: 0x7601c Rank 1 Bank 3 Row 3
358826000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7601c, rank/bank/row 1 3 3
358826000: DRAM: system.mem_ctrl.dram: Activate at tick 358826000
358826000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 358826000, now got 2 active
358826000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358839750
358858500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
358889000: DRAM: system.mem_ctrl.dram: Address: 0x2dcc Rank 0 Bank 1 Row 0
358889000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dcc, rank/bank/row 0 1 0
358889000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358889000
358907750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358938000: DRAM: system.mem_ctrl.dram: Address: 0x2dd0 Rank 0 Bank 1 Row 0
358938000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dd0, rank/bank/row 0 1 0
358938000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358938000
358956750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
358987000: DRAM: system.mem_ctrl.dram: Address: 0x2dd4 Rank 0 Bank 1 Row 0
358987000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dd4, rank/bank/row 0 1 0
358987000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 358987000
359005750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359036000: DRAM: system.mem_ctrl.dram: Address: 0x2dd8 Rank 0 Bank 1 Row 0
359036000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dd8, rank/bank/row 0 1 0
359036000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359036000
359054750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359085000: DRAM: system.mem_ctrl.dram: Address: 0x2ddc Rank 0 Bank 1 Row 0
359085000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ddc, rank/bank/row 0 1 0
359085000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359085000
359103750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359134000: DRAM: system.mem_ctrl.dram: Address: 0x2de0 Rank 0 Bank 1 Row 0
359134000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2de0, rank/bank/row 0 1 0
359134000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359134000
359152750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359183000: DRAM: system.mem_ctrl.dram: Address: 0x2de4 Rank 0 Bank 1 Row 0
359183000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2de4, rank/bank/row 0 1 0
359183000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359183000
359201750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359232000: DRAM: system.mem_ctrl.dram: Address: 0x76014 Rank 1 Bank 3 Row 3
359232000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76014, rank/bank/row 1 3 3
359232000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359232000
359250750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
359281000: DRAM: system.mem_ctrl.dram: Address: 0x2de8 Rank 0 Bank 1 Row 0
359281000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2de8, rank/bank/row 0 1 0
359281000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359281000
359299750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359330000: DRAM: system.mem_ctrl.dram: Address: 0x2dec Rank 0 Bank 1 Row 0
359330000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dec, rank/bank/row 0 1 0
359330000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359330000
359348750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359379000: DRAM: system.mem_ctrl.dram: Address: 0x2df0 Rank 0 Bank 1 Row 0
359379000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2df0, rank/bank/row 0 1 0
359379000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359379000
359397750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359428000: DRAM: system.mem_ctrl.dram: Address: 0x2df4 Rank 0 Bank 1 Row 0
359428000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2df4, rank/bank/row 0 1 0
359428000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359428000
359446750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359477000: DRAM: system.mem_ctrl.dram: Address: 0x2df8 Rank 0 Bank 1 Row 0
359477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2df8, rank/bank/row 0 1 0
359477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359477000
359495750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359526000: DRAM: system.mem_ctrl.dram: Address: 0x2dfc Rank 0 Bank 1 Row 0
359526000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dfc, rank/bank/row 0 1 0
359526000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359526000
359526000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 359533500, now got 1 active
359526000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
359544750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
359575000: DRAM: system.mem_ctrl.dram: Address: 0x78fc0 Rank 1 Bank 4 Row 3
359575000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc0, rank/bank/row 1 4 3
359575000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359575000
359593750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
359624000: DRAM: system.mem_ctrl.dram: Address: 0x76014 Rank 1 Bank 3 Row 3
359624000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76014, rank/bank/row 1 3 3
359624000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359624000
359642750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
359673000: DRAM: system.mem_ctrl.dram: Address: 0x78fc4 Rank 1 Bank 4 Row 3
359673000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc4, rank/bank/row 1 4 3
359673000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359673000
359691750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
359722000: DRAM: system.mem_ctrl.dram: Address: 0x78fc8 Rank 1 Bank 4 Row 3
359722000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc8, rank/bank/row 1 4 3
359722000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359722000
359740750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
359792000: DRAM: system.mem_ctrl.dram: Address: 0x78fcc Rank 1 Bank 4 Row 3
359792000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fcc, rank/bank/row 1 4 3
359792000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359792000
359810750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
359841000: DRAM: system.mem_ctrl.dram: Address: 0x78fd0 Rank 1 Bank 4 Row 3
359841000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd0, rank/bank/row 1 4 3
359841000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359841000
359859750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
359890000: DRAM: system.mem_ctrl.dram: Address: 0x78fd4 Rank 1 Bank 4 Row 3
359890000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd4, rank/bank/row 1 4 3
359890000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359890000
359908750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
359939000: DRAM: system.mem_ctrl.dram: Address: 0x78fd8 Rank 1 Bank 4 Row 3
359939000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd8, rank/bank/row 1 4 3
359939000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359939000
359957750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
359988000: DRAM: system.mem_ctrl.dram: Address: 0x78fdc Rank 1 Bank 4 Row 3
359988000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fdc, rank/bank/row 1 4 3
359988000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 359988000
360006750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
360037000: DRAM: system.mem_ctrl.dram: Address: 0x2e00 Rank 0 Bank 1 Row 0
360037000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e00, rank/bank/row 0 1 0
360037000: DRAM: system.mem_ctrl.dram: Activate at tick 360037000
360037000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 360037000, now got 2 active
360037000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360050750
360069500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360100000: DRAM: system.mem_ctrl.dram: Address: 0x2e04 Rank 0 Bank 1 Row 0
360100000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e04, rank/bank/row 0 1 0
360100000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360100000
360118750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360149000: DRAM: system.mem_ctrl.dram: Address: 0x2e08 Rank 0 Bank 1 Row 0
360149000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e08, rank/bank/row 0 1 0
360149000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360149000
360167750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360198000: DRAM: system.mem_ctrl.dram: Address: 0x2e0c Rank 0 Bank 1 Row 0
360198000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e0c, rank/bank/row 0 1 0
360198000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360198000
360216750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360247000: DRAM: system.mem_ctrl.dram: Address: 0x2e54 Rank 0 Bank 1 Row 0
360247000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e54, rank/bank/row 0 1 0
360247000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360247000
360265750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360296000: DRAM: system.mem_ctrl.dram: Address: 0x75168 Rank 1 Bank 2 Row 3
360296000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75168, rank/bank/row 1 2 3
360296000: DRAM: system.mem_ctrl.dram: Activate at tick 360296000
360296000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 360296000, now got 3 active
360296000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360309750
360328500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
360359000: DRAM: system.mem_ctrl.dram: Address: 0x2e58 Rank 0 Bank 1 Row 0
360359000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e58, rank/bank/row 0 1 0
360359000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360359000
360377750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360408000: DRAM: system.mem_ctrl.dram: Address: 0x2e5c Rank 0 Bank 1 Row 0
360408000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e5c, rank/bank/row 0 1 0
360408000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360408000
360426750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360457000: DRAM: system.mem_ctrl.dram: Address: 0x2e60 Rank 0 Bank 1 Row 0
360457000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e60, rank/bank/row 0 1 0
360457000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360457000
360475750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360548000: DRAM: system.mem_ctrl.dram: Address: 0x2e64 Rank 0 Bank 1 Row 0
360548000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e64, rank/bank/row 0 1 0
360548000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360548000
360566750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360597000: DRAM: system.mem_ctrl.dram: Address: 0x76000 Rank 1 Bank 3 Row 3
360597000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76000, rank/bank/row 1 3 3
360597000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360597000
360615750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
360646000: DRAM: system.mem_ctrl.dram: Address: 0x2e68 Rank 0 Bank 1 Row 0
360646000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e68, rank/bank/row 0 1 0
360646000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360646000
360664750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360695000: DRAM: system.mem_ctrl.dram: Address: 0x2e6c Rank 0 Bank 1 Row 0
360695000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e6c, rank/bank/row 0 1 0
360695000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360695000
360713750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360744000: DRAM: system.mem_ctrl.dram: Address: 0x2e70 Rank 0 Bank 1 Row 0
360744000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e70, rank/bank/row 0 1 0
360744000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360744000
360762750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360813000: DRAM: system.mem_ctrl.dram: Address: 0x2e74 Rank 0 Bank 1 Row 0
360813000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e74, rank/bank/row 0 1 0
360813000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360813000
360831750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360862000: DRAM: system.mem_ctrl.dram: Address: 0x2e78 Rank 0 Bank 1 Row 0
360862000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e78, rank/bank/row 0 1 0
360862000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360862000
360880750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360911000: DRAM: system.mem_ctrl.dram: Address: 0x2f38 Rank 0 Bank 1 Row 0
360911000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f38, rank/bank/row 0 1 0
360911000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360911000
360929750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
360960000: DRAM: system.mem_ctrl.dram: Address: 0x2f98 Rank 0 Bank 1 Row 0
360960000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f98, rank/bank/row 0 1 0
360960000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 360960000
360960000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 360967500, now got 1 active
360960000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
360978750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361009000: DRAM: system.mem_ctrl.dram: Address: 0x2f3c Rank 0 Bank 1 Row 0
361009000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f3c, rank/bank/row 0 1 0
361009000: DRAM: system.mem_ctrl.dram: Activate at tick 361009000
361009000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 361009000, now got 2 active
361009000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361022750
361041500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361072000: DRAM: system.mem_ctrl.dram: Address: 0x7513c Rank 1 Bank 2 Row 3
361072000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7513c, rank/bank/row 1 2 3
361072000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361072000
361090750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
361121000: DRAM: system.mem_ctrl.dram: Address: 0x2f40 Rank 0 Bank 1 Row 0
361121000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f40, rank/bank/row 0 1 0
361121000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361121000
361139750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361170000: DRAM: system.mem_ctrl.dram: Address: 0x76004 Rank 1 Bank 3 Row 3
361170000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76004, rank/bank/row 1 3 3
361170000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361170000
361188750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
361219000: DRAM: system.mem_ctrl.dram: Address: 0x2f44 Rank 0 Bank 1 Row 0
361219000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f44, rank/bank/row 0 1 0
361219000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361219000
361237750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361288000: DRAM: system.mem_ctrl.dram: Address: 0x2f48 Rank 0 Bank 1 Row 0
361288000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f48, rank/bank/row 0 1 0
361288000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361288000
361306750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361358000: DRAM: system.mem_ctrl.dram: Address: 0x2f4c Rank 0 Bank 1 Row 0
361358000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f4c, rank/bank/row 0 1 0
361358000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361358000
361376750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361428000: DRAM: system.mem_ctrl.dram: Address: 0x2f50 Rank 0 Bank 1 Row 0
361428000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f50, rank/bank/row 0 1 0
361428000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361428000
361446750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361477000: DRAM: system.mem_ctrl.dram: Address: 0x2f54 Rank 0 Bank 1 Row 0
361477000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f54, rank/bank/row 0 1 0
361477000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361477000
361495750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361547000: DRAM: system.mem_ctrl.dram: Address: 0x2f58 Rank 0 Bank 1 Row 0
361547000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f58, rank/bank/row 0 1 0
361547000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361547000
361565750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361596000: DRAM: system.mem_ctrl.dram: Address: 0x2f98 Rank 0 Bank 1 Row 0
361596000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f98, rank/bank/row 0 1 0
361596000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361596000
361614750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361645000: DRAM: system.mem_ctrl.dram: Address: 0x2f5c Rank 0 Bank 1 Row 0
361645000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f5c, rank/bank/row 0 1 0
361645000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361645000
361663750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361694000: DRAM: system.mem_ctrl.dram: Address: 0x2f60 Rank 0 Bank 1 Row 0
361694000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f60, rank/bank/row 0 1 0
361694000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361694000
361712750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361764000: DRAM: system.mem_ctrl.dram: Address: 0x2f64 Rank 0 Bank 1 Row 0
361764000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f64, rank/bank/row 0 1 0
361764000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361764000
361782750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361834000: DRAM: system.mem_ctrl.dram: Address: 0x2f68 Rank 0 Bank 1 Row 0
361834000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f68, rank/bank/row 0 1 0
361834000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361834000
361852750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361883000: DRAM: system.mem_ctrl.dram: Address: 0x2e7c Rank 0 Bank 1 Row 0
361883000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e7c, rank/bank/row 0 1 0
361883000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361883000
361901750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361932000: DRAM: system.mem_ctrl.dram: Address: 0x2e80 Rank 0 Bank 1 Row 0
361932000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e80, rank/bank/row 0 1 0
361932000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361932000
361950750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
361981000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
361981000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
361981000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 361981000
361999750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
362030000: DRAM: system.mem_ctrl.dram: Address: 0x2e84 Rank 0 Bank 1 Row 0
362030000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e84, rank/bank/row 0 1 0
362030000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362030000
362030000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 362037500, now got 1 active
362030000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
362048750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362079000: DRAM: system.mem_ctrl.dram: Address: 0x2e88 Rank 0 Bank 1 Row 0
362079000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e88, rank/bank/row 0 1 0
362079000: DRAM: system.mem_ctrl.dram: Activate at tick 362079000
362079000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 362079000, now got 2 active
362079000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362092750
362111500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362142000: DRAM: system.mem_ctrl.dram: Address: 0x2e8c Rank 0 Bank 1 Row 0
362142000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e8c, rank/bank/row 0 1 0
362142000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362142000
362160750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362191000: DRAM: system.mem_ctrl.dram: Address: 0x2e90 Rank 0 Bank 1 Row 0
362191000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e90, rank/bank/row 0 1 0
362191000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362191000
362209750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362240000: DRAM: system.mem_ctrl.dram: Address: 0x5fc48 Rank 1 Bank 7 Row 2
362240000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc48, rank/bank/row 1 7 2
362240000: DRAM: system.mem_ctrl.dram: Activate at tick 362240000
362240000: DRAM: system.mem_ctrl.dram: Activate bank 7, rank 1 at tick 362240000, now got 4 active
362240000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362253750
362272500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
362303000: DRAM: system.mem_ctrl.dram: Address: 0x22728 Rank 0 Bank 1 Row 1
362303000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22728, rank/bank/row 0 1 1
362303000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 362303000, now got 1 active
362303000: DRAM: system.mem_ctrl.dram: Activate at tick 362316750
362303000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 362316750, now got 2 active
362303000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362330500
362349250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362422000: DRAM: system.mem_ctrl.dram: Address: 0x2272c Rank 0 Bank 1 Row 1
362422000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2272c, rank/bank/row 0 1 1
362422000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362422000
362440750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362471000: DRAM: system.mem_ctrl.dram: Address: 0x22730 Rank 0 Bank 1 Row 1
362471000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22730, rank/bank/row 0 1 1
362471000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362471000
362489750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362520000: DRAM: system.mem_ctrl.dram: Address: 0x1d24 Rank 0 Bank 0 Row 0
362520000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d24, rank/bank/row 0 0 0
362520000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362520000
362538750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362653000: DRAM: system.mem_ctrl.dram: Address: 0x1d28 Rank 0 Bank 0 Row 0
362653000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d28, rank/bank/row 0 0 0
362653000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362653000
362671750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362702000: DRAM: system.mem_ctrl.dram: Address: 0x751b8 Rank 1 Bank 2 Row 3
362702000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x751b8, rank/bank/row 1 2 3
362702000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362702000
362720750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
362751000: DRAM: system.mem_ctrl.dram: Address: 0x1d2c Rank 0 Bank 0 Row 0
362751000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d2c, rank/bank/row 0 0 0
362751000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362751000
362769750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362800000: DRAM: system.mem_ctrl.dram: Address: 0x1d30 Rank 0 Bank 0 Row 0
362800000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d30, rank/bank/row 0 0 0
362800000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362800000
362818750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362849000: DRAM: system.mem_ctrl.dram: Address: 0x1d34 Rank 0 Bank 0 Row 0
362849000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d34, rank/bank/row 0 0 0
362849000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362849000
362867750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362898000: DRAM: system.mem_ctrl.dram: Address: 0x1d38 Rank 0 Bank 0 Row 0
362898000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d38, rank/bank/row 0 0 0
362898000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362898000
362916750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362947000: DRAM: system.mem_ctrl.dram: Address: 0x1d3c Rank 0 Bank 0 Row 0
362947000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d3c, rank/bank/row 0 0 0
362947000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362947000
362965750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
362996000: DRAM: system.mem_ctrl.dram: Address: 0x5fc4c Rank 1 Bank 7 Row 2
362996000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x5fc4c, rank/bank/row 1 7 2
362996000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 362996000
363014750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
363045000: DRAM: system.mem_ctrl.dram: Address: 0x220e0 Rank 0 Bank 1 Row 1
363045000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x220e0, rank/bank/row 0 1 1
363045000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363045000
363063750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363094000: DRAM: system.mem_ctrl.dram: Address: 0x75134 Rank 1 Bank 2 Row 3
363094000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75134, rank/bank/row 1 2 3
363094000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363094000
363112750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
363143000: DRAM: system.mem_ctrl.dram: Address: 0x220e4 Rank 0 Bank 1 Row 1
363143000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x220e4, rank/bank/row 0 1 1
363143000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363143000
363161750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363192000: DRAM: system.mem_ctrl.dram: Address: 0x75130 Rank 1 Bank 2 Row 3
363192000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75130, rank/bank/row 1 2 3
363192000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363192000
363210750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
363241000: DRAM: system.mem_ctrl.dram: Address: 0x220e8 Rank 0 Bank 1 Row 1
363241000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x220e8, rank/bank/row 0 1 1
363241000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363241000
363259750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363353000: DRAM: system.mem_ctrl.dram: Address: 0x220ec Rank 0 Bank 1 Row 1
363353000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x220ec, rank/bank/row 0 1 1
363353000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363353000
363371750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363402000: DRAM: system.mem_ctrl.dram: Address: 0x220f0 Rank 0 Bank 1 Row 1
363402000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x220f0, rank/bank/row 0 1 1
363402000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363402000
363420750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363451000: DRAM: system.mem_ctrl.dram: Address: 0x220f4 Rank 0 Bank 1 Row 1
363451000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x220f4, rank/bank/row 0 1 1
363451000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363451000
363469750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363500000: DRAM: system.mem_ctrl.dram: Address: 0x220f8 Rank 0 Bank 1 Row 1
363500000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x220f8, rank/bank/row 0 1 1
363500000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363500000
363518750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363549000: DRAM: system.mem_ctrl.dram: Address: 0x220fc Rank 0 Bank 1 Row 1
363549000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x220fc, rank/bank/row 0 1 1
363549000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363549000
363567750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363598000: DRAM: system.mem_ctrl.dram: Address: 0x75124 Rank 1 Bank 2 Row 3
363598000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75124, rank/bank/row 1 2 3
363598000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363598000
363616750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
363647000: DRAM: system.mem_ctrl.dram: Address: 0x22100 Rank 0 Bank 1 Row 1
363647000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22100, rank/bank/row 0 1 1
363647000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363647000
363665750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363696000: DRAM: system.mem_ctrl.dram: Address: 0x22104 Rank 0 Bank 1 Row 1
363696000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22104, rank/bank/row 0 1 1
363696000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363696000
363714750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363745000: DRAM: system.mem_ctrl.dram: Address: 0x22108 Rank 0 Bank 1 Row 1
363745000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22108, rank/bank/row 0 1 1
363745000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363745000
363763750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363794000: DRAM: system.mem_ctrl.dram: Address: 0x2210c Rank 0 Bank 1 Row 1
363794000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2210c, rank/bank/row 0 1 1
363794000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363794000
363812750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363843000: DRAM: system.mem_ctrl.dram: Address: 0x22110 Rank 0 Bank 1 Row 1
363843000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22110, rank/bank/row 0 1 1
363843000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363843000
363843000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 363850500, now got 1 active
363843000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
363861750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363892000: DRAM: system.mem_ctrl.dram: Address: 0x22114 Rank 0 Bank 1 Row 1
363892000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22114, rank/bank/row 0 1 1
363892000: DRAM: system.mem_ctrl.dram: Activate at tick 363892000
363892000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 363892000, now got 2 active
363892000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363905750
363924500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
363976000: DRAM: system.mem_ctrl.dram: Address: 0x22118 Rank 0 Bank 1 Row 1
363976000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22118, rank/bank/row 0 1 1
363976000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 363976000
363994750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364046000: DRAM: system.mem_ctrl.dram: Address: 0x2211c Rank 0 Bank 1 Row 1
364046000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2211c, rank/bank/row 0 1 1
364046000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364046000
364064750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364095000: DRAM: system.mem_ctrl.dram: Address: 0x22120 Rank 0 Bank 1 Row 1
364095000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22120, rank/bank/row 0 1 1
364095000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364095000
364113750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364144000: DRAM: system.mem_ctrl.dram: Address: 0x77cd4 Rank 1 Bank 3 Row 3
364144000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd4, rank/bank/row 1 3 3
364144000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364144000
364162750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
364193000: DRAM: system.mem_ctrl.dram: Address: 0x77cdc Rank 1 Bank 3 Row 3
364193000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cdc, rank/bank/row 1 3 3
364193000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364193000
364211750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
364242000: DRAM: system.mem_ctrl.dram: Address: 0x1d40 Rank 0 Bank 0 Row 0
364242000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d40, rank/bank/row 0 0 0
364242000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364242000
364260750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364291000: DRAM: system.mem_ctrl.dram: Address: 0x1d44 Rank 0 Bank 0 Row 0
364291000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d44, rank/bank/row 0 0 0
364291000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364291000
364309750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364340000: DRAM: system.mem_ctrl.dram: Address: 0x1d48 Rank 0 Bank 0 Row 0
364340000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d48, rank/bank/row 0 0 0
364340000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364340000
364358750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364389000: DRAM: system.mem_ctrl.dram: Address: 0x1d4c Rank 0 Bank 0 Row 0
364389000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d4c, rank/bank/row 0 0 0
364389000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364389000
364407750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364438000: DRAM: system.mem_ctrl.dram: Address: 0x1d50 Rank 0 Bank 0 Row 0
364438000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d50, rank/bank/row 0 0 0
364438000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364438000
364456750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364487000: DRAM: system.mem_ctrl.dram: Address: 0x1d54 Rank 0 Bank 0 Row 0
364487000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d54, rank/bank/row 0 0 0
364487000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364487000
364505750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364536000: DRAM: system.mem_ctrl.dram: Address: 0x1d58 Rank 0 Bank 0 Row 0
364536000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d58, rank/bank/row 0 0 0
364536000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364536000
364536000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 364543500, now got 1 active
364536000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
364554750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364585000: DRAM: system.mem_ctrl.dram: Address: 0x1d5c Rank 0 Bank 0 Row 0
364585000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d5c, rank/bank/row 0 0 0
364585000: DRAM: system.mem_ctrl.dram: Activate at tick 364585000
364585000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 364585000, now got 2 active
364585000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364598750
364617500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364648000: DRAM: system.mem_ctrl.dram: Address: 0x1da4 Rank 0 Bank 0 Row 0
364648000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1da4, rank/bank/row 0 0 0
364648000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364648000
364666750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364717000: DRAM: system.mem_ctrl.dram: Address: 0x1da8 Rank 0 Bank 0 Row 0
364717000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1da8, rank/bank/row 0 0 0
364717000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364717000
364735750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364766000: DRAM: system.mem_ctrl.dram: Address: 0x1dac Rank 0 Bank 0 Row 0
364766000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1dac, rank/bank/row 0 0 0
364766000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364766000
364784750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364815000: DRAM: system.mem_ctrl.dram: Address: 0x1db0 Rank 0 Bank 0 Row 0
364815000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1db0, rank/bank/row 0 0 0
364815000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364815000
364833750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364864000: DRAM: system.mem_ctrl.dram: Address: 0x1db4 Rank 0 Bank 0 Row 0
364864000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1db4, rank/bank/row 0 0 0
364864000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364864000
364882750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364934000: DRAM: system.mem_ctrl.dram: Address: 0x1db8 Rank 0 Bank 0 Row 0
364934000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1db8, rank/bank/row 0 0 0
364934000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364934000
364952750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
364983000: DRAM: system.mem_ctrl.dram: Address: 0x1dbc Rank 0 Bank 0 Row 0
364983000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1dbc, rank/bank/row 0 0 0
364983000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 364983000
365001750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365032000: DRAM: system.mem_ctrl.dram: Address: 0x1dc0 Rank 0 Bank 0 Row 0
365032000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1dc0, rank/bank/row 0 0 0
365032000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365032000
365050750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365081000: DRAM: system.mem_ctrl.dram: Address: 0x1ca8 Rank 0 Bank 0 Row 0
365081000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ca8, rank/bank/row 0 0 0
365081000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365081000
365099750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365130000: DRAM: system.mem_ctrl.dram: Address: 0x7513c Rank 1 Bank 2 Row 3
365130000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7513c, rank/bank/row 1 2 3
365130000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365130000
365148750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
365179000: DRAM: system.mem_ctrl.dram: Address: 0x1cac Rank 0 Bank 0 Row 0
365179000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cac, rank/bank/row 0 0 0
365179000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365179000
365197750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365333000: DRAM: system.mem_ctrl.dram: Address: 0x1cb0 Rank 0 Bank 0 Row 0
365333000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cb0, rank/bank/row 0 0 0
365333000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365333000
365351750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365382000: DRAM: system.mem_ctrl.dram: Address: 0x1cb4 Rank 0 Bank 0 Row 0
365382000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cb4, rank/bank/row 0 0 0
365382000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365382000
365400750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365431000: DRAM: system.mem_ctrl.dram: Address: 0x1cb8 Rank 0 Bank 0 Row 0
365431000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cb8, rank/bank/row 0 0 0
365431000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365431000
365449750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365480000: DRAM: system.mem_ctrl.dram: Address: 0x1cbc Rank 0 Bank 0 Row 0
365480000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cbc, rank/bank/row 0 0 0
365480000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365480000
365498750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365529000: DRAM: system.mem_ctrl.dram: Address: 0x1cc0 Rank 0 Bank 0 Row 0
365529000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cc0, rank/bank/row 0 0 0
365529000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365529000
365529000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 365536500, now got 1 active
365529000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
365547750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365578000: DRAM: system.mem_ctrl.dram: Address: 0x1cc4 Rank 0 Bank 0 Row 0
365578000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cc4, rank/bank/row 0 0 0
365578000: DRAM: system.mem_ctrl.dram: Activate at tick 365578000
365578000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 365578000, now got 2 active
365578000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365591750
365610500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365641000: DRAM: system.mem_ctrl.dram: Address: 0x1cc8 Rank 0 Bank 0 Row 0
365641000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cc8, rank/bank/row 0 0 0
365641000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365641000
365659750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365690000: DRAM: system.mem_ctrl.dram: Address: 0x1ccc Rank 0 Bank 0 Row 0
365690000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ccc, rank/bank/row 0 0 0
365690000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365690000
365708750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365759000: DRAM: system.mem_ctrl.dram: Address: 0x1cd0 Rank 0 Bank 0 Row 0
365759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cd0, rank/bank/row 0 0 0
365759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365759000
365777750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365808000: DRAM: system.mem_ctrl.dram: Address: 0x1cd4 Rank 0 Bank 0 Row 0
365808000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cd4, rank/bank/row 0 0 0
365808000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365808000
365826750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365857000: DRAM: system.mem_ctrl.dram: Address: 0x1cd8 Rank 0 Bank 0 Row 0
365857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cd8, rank/bank/row 0 0 0
365857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365857000
365875750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365906000: DRAM: system.mem_ctrl.dram: Address: 0x1cdc Rank 0 Bank 0 Row 0
365906000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cdc, rank/bank/row 0 0 0
365906000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 365906000
365924750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
365953750: DRAM: 0: Refresh due
365953750: DRAM: 0: Precharging all
365953750: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 365953750, now got 1 active
365953750: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 365953750, now got 0 active
365953750: DRAM: 1: Refresh due
365953750: DRAM: 1: Precharging all
365953750: DRAM: system.mem_ctrl.dram: Precharging bank 2, rank 1 at tick 365953750, now got 3 active
365953750: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 365953750, now got 2 active
365953750: DRAM: system.mem_ctrl.dram: Precharging bank 4, rank 1 at tick 365953750, now got 1 active
365953750: DRAM: system.mem_ctrl.dram: Precharging bank 7, rank 1 at tick 365953750, now got 0 active
365955000: DRAM: system.mem_ctrl.dram: Address: 0x1ce0 Rank 0 Bank 0 Row 0
366227500: DRAM: 0: Scheduling next request after refreshing rank 0
366227500: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ce0, rank/bank/row 0 0 0
366227500: DRAM: system.mem_ctrl.dram: Activate at tick 366227500
366227500: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 366227500, now got 1 active
366227500: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366241250
366227500: DRAM: 1: Scheduling next request after refreshing rank 1
366260000: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366290000: DRAM: system.mem_ctrl.dram: Address: 0x1ce4 Rank 0 Bank 0 Row 0
366290000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ce4, rank/bank/row 0 0 0
366290000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366290000
366308750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366360000: DRAM: system.mem_ctrl.dram: Address: 0x1ce8 Rank 0 Bank 0 Row 0
366360000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1ce8, rank/bank/row 0 0 0
366360000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366360000
366378750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366430000: DRAM: system.mem_ctrl.dram: Address: 0x1cec Rank 0 Bank 0 Row 0
366430000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cec, rank/bank/row 0 0 0
366430000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366430000
366448750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366479000: DRAM: system.mem_ctrl.dram: Address: 0x1cf0 Rank 0 Bank 0 Row 0
366479000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cf0, rank/bank/row 0 0 0
366479000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366479000
366497750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366549000: DRAM: system.mem_ctrl.dram: Address: 0x1cf4 Rank 0 Bank 0 Row 0
366549000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cf4, rank/bank/row 0 0 0
366549000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366549000
366567750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366598000: DRAM: system.mem_ctrl.dram: Address: 0x1cf8 Rank 0 Bank 0 Row 0
366598000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1cf8, rank/bank/row 0 0 0
366598000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366598000
366616750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366647000: DRAM: system.mem_ctrl.dram: Address: 0x77ccc Rank 1 Bank 3 Row 3
366647000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ccc, rank/bank/row 1 3 3
366647000: DRAM: system.mem_ctrl.dram: Activate at tick 366647000
366647000: DRAM: system.mem_ctrl.dram: Activate bank 3, rank 1 at tick 366647000, now got 1 active
366647000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366660750
366679500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
366710000: DRAM: system.mem_ctrl.dram: Address: 0x77cd4 Rank 1 Bank 3 Row 3
366710000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cd4, rank/bank/row 1 3 3
366710000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366710000
366728750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
366759000: DRAM: system.mem_ctrl.dram: Address: 0x77cdc Rank 1 Bank 3 Row 3
366759000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cdc, rank/bank/row 1 3 3
366759000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366759000
366777750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
366808000: DRAM: system.mem_ctrl.dram: Address: 0x1dc4 Rank 0 Bank 0 Row 0
366808000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1dc4, rank/bank/row 0 0 0
366808000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366808000
366826750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366857000: DRAM: system.mem_ctrl.dram: Address: 0x1d80 Rank 0 Bank 0 Row 0
366857000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d80, rank/bank/row 0 0 0
366857000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366857000
366875750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366906000: DRAM: system.mem_ctrl.dram: Address: 0x1d84 Rank 0 Bank 0 Row 0
366906000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d84, rank/bank/row 0 0 0
366906000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366906000
366924750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
366976000: DRAM: system.mem_ctrl.dram: Address: 0x1d88 Rank 0 Bank 0 Row 0
366976000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d88, rank/bank/row 0 0 0
366976000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 366976000
366994750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367046000: DRAM: system.mem_ctrl.dram: Address: 0x1d8c Rank 0 Bank 0 Row 0
367046000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d8c, rank/bank/row 0 0 0
367046000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367046000
367064750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367116000: DRAM: system.mem_ctrl.dram: Address: 0x1d90 Rank 0 Bank 0 Row 0
367116000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d90, rank/bank/row 0 0 0
367116000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367116000
367134750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367186000: DRAM: system.mem_ctrl.dram: Address: 0x1d94 Rank 0 Bank 0 Row 0
367186000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d94, rank/bank/row 0 0 0
367186000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367186000
367204750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367256000: DRAM: system.mem_ctrl.dram: Address: 0x1d98 Rank 0 Bank 0 Row 0
367256000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d98, rank/bank/row 0 0 0
367256000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367256000
367274750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367326000: DRAM: system.mem_ctrl.dram: Address: 0x1d9c Rank 0 Bank 0 Row 0
367326000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1d9c, rank/bank/row 0 0 0
367326000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367326000
367326000: DRAM: system.mem_ctrl.dram: Precharging bank 0, rank 0 at tick 367333500, now got 0 active
367326000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 0
367344750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367375000: DRAM: system.mem_ctrl.dram: Address: 0x1da0 Rank 0 Bank 0 Row 0
367375000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x1da0, rank/bank/row 0 0 0
367375000: DRAM: system.mem_ctrl.dram: Activate at tick 367375000
367375000: DRAM: system.mem_ctrl.dram: Activate bank 0, rank 0 at tick 367375000, now got 1 active
367375000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367388750
367407500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367438000: DRAM: system.mem_ctrl.dram: Address: 0x77ce0 Rank 1 Bank 3 Row 3
367438000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce0, rank/bank/row 1 3 3
367438000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367438000
367456750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
367487000: DRAM: system.mem_ctrl.dram: Address: 0x77ce8 Rank 1 Bank 3 Row 3
367487000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77ce8, rank/bank/row 1 3 3
367487000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367487000
367505750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
367536000: DRAM: system.mem_ctrl.dram: Address: 0x22734 Rank 0 Bank 1 Row 1
367536000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22734, rank/bank/row 0 1 1
367536000: DRAM: system.mem_ctrl.dram: Activate at tick 367536000
367536000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 367536000, now got 2 active
367536000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367549750
367568500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367599000: DRAM: system.mem_ctrl.dram: Address: 0x22738 Rank 0 Bank 1 Row 1
367599000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22738, rank/bank/row 0 1 1
367599000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367599000
367617750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367648000: DRAM: system.mem_ctrl.dram: Address: 0x2273c Rank 0 Bank 1 Row 1
367648000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2273c, rank/bank/row 0 1 1
367648000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367648000
367666750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367697000: DRAM: system.mem_ctrl.dram: Address: 0x7513c Rank 1 Bank 2 Row 3
367697000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x7513c, rank/bank/row 1 2 3
367697000: DRAM: system.mem_ctrl.dram: Activate at tick 367697000
367697000: DRAM: system.mem_ctrl.dram: Activate bank 2, rank 1 at tick 367697000, now got 2 active
367697000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367710750
367729500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
367760000: DRAM: system.mem_ctrl.dram: Address: 0x22740 Rank 0 Bank 1 Row 1
367760000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22740, rank/bank/row 0 1 1
367760000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367760000
367778750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367809000: DRAM: system.mem_ctrl.dram: Address: 0x22744 Rank 0 Bank 1 Row 1
367809000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22744, rank/bank/row 0 1 1
367809000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367809000
367827750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367879000: DRAM: system.mem_ctrl.dram: Address: 0x22748 Rank 0 Bank 1 Row 1
367879000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22748, rank/bank/row 0 1 1
367879000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367879000
367897750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
367949000: DRAM: system.mem_ctrl.dram: Address: 0x2274c Rank 0 Bank 1 Row 1
367949000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2274c, rank/bank/row 0 1 1
367949000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 367949000
367967750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368019000: DRAM: system.mem_ctrl.dram: Address: 0x22750 Rank 0 Bank 1 Row 1
368019000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22750, rank/bank/row 0 1 1
368019000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368019000
368037750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368089000: DRAM: system.mem_ctrl.dram: Address: 0x22754 Rank 0 Bank 1 Row 1
368089000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22754, rank/bank/row 0 1 1
368089000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368089000
368107750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368159000: DRAM: system.mem_ctrl.dram: Address: 0x22758 Rank 0 Bank 1 Row 1
368159000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x22758, rank/bank/row 0 1 1
368159000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368159000
368177750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368229000: DRAM: system.mem_ctrl.dram: Address: 0x2275c Rank 0 Bank 1 Row 1
368229000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2275c, rank/bank/row 0 1 1
368229000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368229000
368247750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368278000: DRAM: system.mem_ctrl.dram: Address: 0x77cf0 Rank 1 Bank 3 Row 3
368278000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cf0, rank/bank/row 1 3 3
368278000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368278000
368296750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
368327000: DRAM: system.mem_ctrl.dram: Address: 0x2e94 Rank 0 Bank 1 Row 0
368327000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e94, rank/bank/row 0 1 0
368327000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 368327000, now got 1 active
368327000: DRAM: system.mem_ctrl.dram: Activate at tick 368340750
368327000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 368340750, now got 2 active
368327000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368354500
368373250: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368404000: DRAM: system.mem_ctrl.dram: Address: 0x2e98 Rank 0 Bank 1 Row 0
368404000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e98, rank/bank/row 0 1 0
368404000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368404000
368422750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368453000: DRAM: system.mem_ctrl.dram: Address: 0x2eb8 Rank 0 Bank 1 Row 0
368453000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2eb8, rank/bank/row 0 1 0
368453000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368453000
368471750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368502000: DRAM: system.mem_ctrl.dram: Address: 0x75168 Rank 1 Bank 2 Row 3
368502000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75168, rank/bank/row 1 2 3
368502000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368502000
368520750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
368551000: DRAM: system.mem_ctrl.dram: Address: 0x2ebc Rank 0 Bank 1 Row 0
368551000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ebc, rank/bank/row 0 1 0
368551000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368551000
368569750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368600000: DRAM: system.mem_ctrl.dram: Address: 0x76018 Rank 1 Bank 3 Row 3
368600000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76018, rank/bank/row 1 3 3
368600000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368600000
368618750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
368649000: DRAM: system.mem_ctrl.dram: Address: 0x2ec0 Rank 0 Bank 1 Row 0
368649000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ec0, rank/bank/row 0 1 0
368649000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368649000
368667750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368698000: DRAM: system.mem_ctrl.dram: Address: 0x2ec4 Rank 0 Bank 1 Row 0
368698000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ec4, rank/bank/row 0 1 0
368698000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368698000
368716750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368747000: DRAM: system.mem_ctrl.dram: Address: 0x2ec8 Rank 0 Bank 1 Row 0
368747000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ec8, rank/bank/row 0 1 0
368747000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368747000
368765750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368817000: DRAM: system.mem_ctrl.dram: Address: 0x2ecc Rank 0 Bank 1 Row 0
368817000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ecc, rank/bank/row 0 1 0
368817000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368817000
368835750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368866000: DRAM: system.mem_ctrl.dram: Address: 0x2ed0 Rank 0 Bank 1 Row 0
368866000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ed0, rank/bank/row 0 1 0
368866000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368866000
368884750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368936000: DRAM: system.mem_ctrl.dram: Address: 0x2ed4 Rank 0 Bank 1 Row 0
368936000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ed4, rank/bank/row 0 1 0
368936000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368936000
368954750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
368985000: DRAM: system.mem_ctrl.dram: Address: 0x76014 Rank 1 Bank 3 Row 3
368985000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76014, rank/bank/row 1 3 3
368985000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 368985000
369003750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
369034000: DRAM: system.mem_ctrl.dram: Address: 0x2ed8 Rank 0 Bank 1 Row 0
369034000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ed8, rank/bank/row 0 1 0
369034000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369034000
369052750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369083000: DRAM: system.mem_ctrl.dram: Address: 0x2edc Rank 0 Bank 1 Row 0
369083000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2edc, rank/bank/row 0 1 0
369083000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369083000
369101750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369132000: DRAM: system.mem_ctrl.dram: Address: 0x2ee0 Rank 0 Bank 1 Row 0
369132000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ee0, rank/bank/row 0 1 0
369132000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369132000
369150750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369181000: DRAM: system.mem_ctrl.dram: Address: 0x2ee4 Rank 0 Bank 1 Row 0
369181000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ee4, rank/bank/row 0 1 0
369181000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369181000
369199750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369230000: DRAM: system.mem_ctrl.dram: Address: 0x76014 Rank 1 Bank 3 Row 3
369230000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76014, rank/bank/row 1 3 3
369230000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369230000
369248750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
369279000: DRAM: system.mem_ctrl.dram: Address: 0x2ee8 Rank 0 Bank 1 Row 0
369279000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ee8, rank/bank/row 0 1 0
369279000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369279000
369297750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369328000: DRAM: system.mem_ctrl.dram: Address: 0x2eec Rank 0 Bank 1 Row 0
369328000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2eec, rank/bank/row 0 1 0
369328000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369328000
369328000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 369335500, now got 1 active
369328000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
369346750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369377000: DRAM: system.mem_ctrl.dram: Address: 0x2ef0 Rank 0 Bank 1 Row 0
369377000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ef0, rank/bank/row 0 1 0
369377000: DRAM: system.mem_ctrl.dram: Activate at tick 369377000
369377000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 369377000, now got 2 active
369377000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369390750
369409500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369440000: DRAM: system.mem_ctrl.dram: Address: 0x2ef4 Rank 0 Bank 1 Row 0
369440000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ef4, rank/bank/row 0 1 0
369440000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369440000
369458750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369489000: DRAM: system.mem_ctrl.dram: Address: 0x2ef8 Rank 0 Bank 1 Row 0
369489000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ef8, rank/bank/row 0 1 0
369489000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369489000
369507750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369538000: DRAM: system.mem_ctrl.dram: Address: 0x2efc Rank 0 Bank 1 Row 0
369538000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2efc, rank/bank/row 0 1 0
369538000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369538000
369556750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
369587000: DRAM: system.mem_ctrl.dram: Address: 0x78fc0 Rank 1 Bank 4 Row 3
369587000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc0, rank/bank/row 1 4 3
369587000: DRAM: system.mem_ctrl.dram: Activate at tick 369587000
369587000: DRAM: system.mem_ctrl.dram: Activate bank 4, rank 1 at tick 369587000, now got 3 active
369587000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369600750
369619500: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
369650000: DRAM: system.mem_ctrl.dram: Address: 0x76014 Rank 1 Bank 3 Row 3
369650000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x76014, rank/bank/row 1 3 3
369650000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369650000
369668750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
369699000: DRAM: system.mem_ctrl.dram: Address: 0x78fc4 Rank 1 Bank 4 Row 3
369699000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc4, rank/bank/row 1 4 3
369699000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369699000
369717750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
369748000: DRAM: system.mem_ctrl.dram: Address: 0x78fc8 Rank 1 Bank 4 Row 3
369748000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fc8, rank/bank/row 1 4 3
369748000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369748000
369766750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
369818000: DRAM: system.mem_ctrl.dram: Address: 0x78fcc Rank 1 Bank 4 Row 3
369818000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fcc, rank/bank/row 1 4 3
369818000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369818000
369836750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
369867000: DRAM: system.mem_ctrl.dram: Address: 0x78fd0 Rank 1 Bank 4 Row 3
369867000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd0, rank/bank/row 1 4 3
369867000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369867000
369885750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
369916000: DRAM: system.mem_ctrl.dram: Address: 0x78fd4 Rank 1 Bank 4 Row 3
369916000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd4, rank/bank/row 1 4 3
369916000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369916000
369934750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
369965000: DRAM: system.mem_ctrl.dram: Address: 0x78fd8 Rank 1 Bank 4 Row 3
369965000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fd8, rank/bank/row 1 4 3
369965000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 369965000
369983750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
370014000: DRAM: system.mem_ctrl.dram: Address: 0x78fdc Rank 1 Bank 4 Row 3
370014000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x78fdc, rank/bank/row 1 4 3
370014000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370014000
370032750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
370063000: DRAM: system.mem_ctrl.dram: Address: 0x2f00 Rank 0 Bank 1 Row 0
370063000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f00, rank/bank/row 0 1 0
370063000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370063000
370081750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370112000: DRAM: system.mem_ctrl.dram: Address: 0x2f04 Rank 0 Bank 1 Row 0
370112000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f04, rank/bank/row 0 1 0
370112000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370112000
370130750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370161000: DRAM: system.mem_ctrl.dram: Address: 0x2f08 Rank 0 Bank 1 Row 0
370161000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f08, rank/bank/row 0 1 0
370161000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370161000
370179750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370210000: DRAM: system.mem_ctrl.dram: Address: 0x2f0c Rank 0 Bank 1 Row 0
370210000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f0c, rank/bank/row 0 1 0
370210000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370210000
370228750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370259000: DRAM: system.mem_ctrl.dram: Address: 0x2f10 Rank 0 Bank 1 Row 0
370259000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f10, rank/bank/row 0 1 0
370259000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370259000
370277750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370308000: DRAM: system.mem_ctrl.dram: Address: 0x2f14 Rank 0 Bank 1 Row 0
370308000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f14, rank/bank/row 0 1 0
370308000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370308000
370326750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370357000: DRAM: system.mem_ctrl.dram: Address: 0x2e9c Rank 0 Bank 1 Row 0
370357000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e9c, rank/bank/row 0 1 0
370357000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370357000
370375750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370427000: DRAM: system.mem_ctrl.dram: Address: 0x2ea0 Rank 0 Bank 1 Row 0
370427000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ea0, rank/bank/row 0 1 0
370427000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370427000
370445750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370476000: DRAM: system.mem_ctrl.dram: Address: 0x75154 Rank 1 Bank 2 Row 3
370476000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75154, rank/bank/row 1 2 3
370476000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370476000
370494750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
370525000: DRAM: system.mem_ctrl.dram: Address: 0x2ea4 Rank 0 Bank 1 Row 0
370525000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ea4, rank/bank/row 0 1 0
370525000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370525000
370543750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370574000: DRAM: system.mem_ctrl.dram: Address: 0x2ea8 Rank 0 Bank 1 Row 0
370574000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ea8, rank/bank/row 0 1 0
370574000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370574000
370592750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370623000: DRAM: system.mem_ctrl.dram: Address: 0x2d94 Rank 0 Bank 1 Row 0
370623000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d94, rank/bank/row 0 1 0
370623000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370623000
370641750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370672000: DRAM: system.mem_ctrl.dram: Address: 0x75080 Rank 1 Bank 2 Row 3
370672000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x75080, rank/bank/row 1 2 3
370672000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370672000
370690750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
370721000: DRAM: system.mem_ctrl.dram: Address: 0x2d98 Rank 0 Bank 1 Row 0
370721000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d98, rank/bank/row 0 1 0
370721000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370721000
370721000: DRAM: system.mem_ctrl.dram: Precharging bank 1, rank 0 at tick 370728500, now got 1 active
370721000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 1
370739750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370770000: DRAM: system.mem_ctrl.dram: Address: 0x2d9c Rank 0 Bank 1 Row 0
370770000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2d9c, rank/bank/row 0 1 0
370770000: DRAM: system.mem_ctrl.dram: Activate at tick 370770000
370770000: DRAM: system.mem_ctrl.dram: Activate bank 1, rank 0 at tick 370770000, now got 2 active
370770000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370783750
370802500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370833000: DRAM: system.mem_ctrl.dram: Address: 0x2da0 Rank 0 Bank 1 Row 0
370833000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2da0, rank/bank/row 0 1 0
370833000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370833000
370851750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370882000: DRAM: system.mem_ctrl.dram: Address: 0x2f94 Rank 0 Bank 1 Row 0
370882000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2f94, rank/bank/row 0 1 0
370882000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370882000
370900750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370931000: DRAM: system.mem_ctrl.dram: Address: 0x2da4 Rank 0 Bank 1 Row 0
370931000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2da4, rank/bank/row 0 1 0
370931000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370931000
370949750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
370980000: DRAM: system.mem_ctrl.dram: Address: 0x2da8 Rank 0 Bank 1 Row 0
370980000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2da8, rank/bank/row 0 1 0
370980000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 370980000
370998750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371029000: DRAM: system.mem_ctrl.dram: Address: 0x2dac Rank 0 Bank 1 Row 0
371029000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2dac, rank/bank/row 0 1 0
371029000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371029000
371047750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371078000: DRAM: system.mem_ctrl.dram: Address: 0x2e9c Rank 0 Bank 1 Row 0
371078000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2e9c, rank/bank/row 0 1 0
371078000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371078000
371096750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371127000: DRAM: system.mem_ctrl.dram: Address: 0x750ec Rank 1 Bank 2 Row 3
371148000: DRAM: system.mem_ctrl.dram: Address: 0x2ea0 Rank 0 Bank 1 Row 0
371148000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ea0, rank/bank/row 0 1 0
371148000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371148000
371166750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371197000: DRAM: system.mem_ctrl.dram: Address: 0x750b4 Rank 1 Bank 2 Row 3
371197000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x750b4, rank/bank/row 1 2 3
371197000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371197000
371215750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371246000: DRAM: system.mem_ctrl.dram: Address: 0x2ea4 Rank 0 Bank 1 Row 0
371246000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ea4, rank/bank/row 0 1 0
371246000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371246000
371264750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371295000: DRAM: system.mem_ctrl.dram: Address: 0x2ea8 Rank 0 Bank 1 Row 0
371295000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2ea8, rank/bank/row 0 1 0
371295000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371295000
371313750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371344000: DRAM: system.mem_ctrl.dram: Address: 0x2eac Rank 0 Bank 1 Row 0
371344000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2eac, rank/bank/row 0 1 0
371344000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371344000
371362750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371393000: DRAM: system.mem_ctrl.dram: Address: 0x2eb0 Rank 0 Bank 1 Row 0
371393000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2eb0, rank/bank/row 0 1 0
371393000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371393000
371411750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371442000: DRAM: system.mem_ctrl.dram: Address: 0x2eb4 Rank 0 Bank 1 Row 0
371442000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x2eb4, rank/bank/row 0 1 0
371442000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371442000
371460750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371491000: DRAM: system.mem_ctrl.dram: Address: 0x77cfc Rank 1 Bank 3 Row 3
371491000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77cfc, rank/bank/row 1 3 3
371491000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371491000
371492000: DRAM: system.mem_ctrl.dram: Address: 0x77d00 Rank 1 Bank 3 Row 3
371492000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d00, rank/bank/row 1 3 3
371492000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371496000
371509750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 1
371514750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371545000: DRAM: system.mem_ctrl.dram: Address: 0x77d04 Rank 1 Bank 3 Row 3
371545000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d04, rank/bank/row 1 3 3
371545000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371545000
371563750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371594000: DRAM: system.mem_ctrl.dram: Address: 0x77d0c Rank 1 Bank 3 Row 3
371594000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d0c, rank/bank/row 1 3 3
371594000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371594000
371612750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371643000: DRAM: system.mem_ctrl.dram: Address: 0x77d14 Rank 1 Bank 3 Row 3
371643000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d14, rank/bank/row 1 3 3
371643000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371643000
371661750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371692000: DRAM: system.mem_ctrl.dram: Address: 0x77d1c Rank 1 Bank 3 Row 3
371692000: DRAM: system.mem_ctrl.dram: Timing access to addr 0x77d1c, rank/bank/row 1 3 3
371692000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371692000
371692000: DRAM: system.mem_ctrl.dram: Precharging bank 3, rank 1 at tick 371699500, now got 2 active
371692000: DRAM: system.mem_ctrl.dram: Auto-precharged bank: 11
371710750: DRAM: system.mem_ctrl.dram: number of read entries for rank 1 is 0
371741000: DRAM: system.mem_ctrl.dram: Address: 0xda4 Rank 0 Bank 0 Row 0
371741000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xda4, rank/bank/row 0 0 0
371741000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371741000
371759750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371790000: DRAM: system.mem_ctrl.dram: Address: 0xda8 Rank 0 Bank 0 Row 0
371790000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xda8, rank/bank/row 0 0 0
371790000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371790000
371808750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371839000: DRAM: system.mem_ctrl.dram: Address: 0xdac Rank 0 Bank 0 Row 0
371839000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdac, rank/bank/row 0 0 0
371839000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371839000
371857750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371888000: DRAM: system.mem_ctrl.dram: Address: 0xdb0 Rank 0 Bank 0 Row 0
371888000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xdb0, rank/bank/row 0 0 0
371888000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371888000
371906750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
371937000: DRAM: system.mem_ctrl.dram: Address: 0xaa24 Rank 0 Bank 5 Row 0
371937000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaa24, rank/bank/row 0 5 0
371937000: DRAM: system.mem_ctrl.dram: Activate at tick 371937000
371937000: DRAM: system.mem_ctrl.dram: Activate bank 5, rank 0 at tick 371937000, now got 3 active
371937000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 371950750
371969500: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
372000000: DRAM: system.mem_ctrl.dram: Address: 0xaa9c Rank 0 Bank 5 Row 0
372000000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaa9c, rank/bank/row 0 5 0
372000000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372000000
372018750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
372049000: DRAM: system.mem_ctrl.dram: Address: 0xaa28 Rank 0 Bank 5 Row 0
372049000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaa28, rank/bank/row 0 5 0
372049000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372049000
372067750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
372098000: DRAM: system.mem_ctrl.dram: Address: 0xaaa0 Rank 0 Bank 5 Row 0
372098000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaaa0, rank/bank/row 0 5 0
372098000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372098000
372116750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
372147000: DRAM: system.mem_ctrl.dram: Address: 0xaa2c Rank 0 Bank 5 Row 0
372147000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaa2c, rank/bank/row 0 5 0
372147000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372147000
372165750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
372196000: DRAM: system.mem_ctrl.dram: Address: 0xaa30 Rank 0 Bank 5 Row 0
372196000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaa30, rank/bank/row 0 5 0
372196000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372196000
372214750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
372245000: DRAM: system.mem_ctrl.dram: Address: 0xaa48 Rank 0 Bank 5 Row 0
372245000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaa48, rank/bank/row 0 5 0
372245000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372245000
372263750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
372294000: DRAM: system.mem_ctrl.dram: Address: 0xaa4c Rank 0 Bank 5 Row 0
372294000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaa4c, rank/bank/row 0 5 0
372294000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372294000
372312750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
372343000: DRAM: system.mem_ctrl.dram: Address: 0xaa50 Rank 0 Bank 5 Row 0
372343000: DRAM: system.mem_ctrl.dram: Timing access to addr 0xaa50, rank/bank/row 0 5 0
372343000: DRAM: system.mem_ctrl.dram: Schedule RD/WR burst at tick 372343000
372361750: DRAM: system.mem_ctrl.dram: number of read entries for rank 0 is 0
Exiting @ tick 372392000 because exiting with last active thread context
372392000: DRAM: 0: Computing stats due to a dump callback
372392000: DRAM: 1: Computing stats due to a dump callback
