# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim/riscV.mpf}
# Loading project riscV
# Compile of tb_riscV.v was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_CU.vhd was successful.
# Compile of BranchComp.vhd was successful.
# Compile of HazardDetUnit.vhd was successful.
# Compile of ImmGen.vhd was successful.
# Compile of mux4to1.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of Output_Sink.vhd was successful.
# Compile of Stimuli_generator.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of ForwardUnit.vhd was successful.
# Compile of PCInc.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Register_vec.vhd was successful.
# Compile of mux2to1_std.vhd was successful.
# Compile of mux2to1_vec.vhd was successful.
# Compile of Register_std.vhd was successful.
# Compile of Register_PC.vhd was successful.
# Load canceled
