Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 27 16:26:39 2019
| Host         : quinteros running 64-bit Linux Mint 19 Tara
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.200        0.000                      0                  772        0.175        0.000                      0                  772        3.750        0.000                       0                   214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.200        0.000                      0                  772        0.175        0.000                      0                  772        3.750        0.000                       0                   214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 1.057ns (30.441%)  route 2.415ns (69.559%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.557     5.078    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  u_bip/u_bip_program_memory/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  u_bip/u_bip_program_memory/data_reg[1]/Q
                         net (fo=52, routed)          1.915     7.412    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/A1
    SLICE_X12Y14         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.299     7.711 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.711    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/OD
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241     7.952 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.952    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/O0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098     8.050 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.500     8.551    u_bip/u_bip_data_memory/data0__0[2]
    SLICE_X11Y16         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.444     9.785    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.045    
                         clock uncertainty           -0.035    10.010    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)       -0.259     9.751    u_bip/u_bip_data_memory/data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.751    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 1.057ns (32.374%)  route 2.208ns (67.626%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.557     5.078    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  u_bip/u_bip_program_memory/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  u_bip/u_bip_program_memory/data_reg[1]/Q
                         net (fo=52, routed)          1.584     7.081    u_bip/u_bip_data_memory/mem_bank_reg_0_255_8_8/A1
    SLICE_X12Y16         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.299     7.380 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.380    u_bip/u_bip_data_memory/mem_bank_reg_0_255_8_8/OD
    SLICE_X12Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     7.621 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_8_8/F7.B/O
                         net (fo=1, routed)           0.000     7.621    u_bip/u_bip_data_memory/mem_bank_reg_0_255_8_8/O0
    SLICE_X12Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     7.719 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_8_8/F8/O
                         net (fo=1, routed)           0.624     8.343    u_bip/u_bip_data_memory/data0__0[8]
    SLICE_X15Y17         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.442     9.783    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.057    
                         clock uncertainty           -0.035    10.022    
    SLICE_X15Y17         FDRE (Setup_fdre_C_D)       -0.235     9.787    u_bip/u_bip_data_memory/data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.919ns (29.169%)  route 2.232ns (70.831%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.557     5.078    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  u_bip/u_bip_program_memory/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  u_bip/u_bip_program_memory/data_reg[2]/Q
                         net (fo=52, routed)          1.849     7.383    u_bip/u_bip_data_memory/mem_bank_reg_0_255_0_0/A2
    SLICE_X14Y16         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124     7.507 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.507    u_bip/u_bip_data_memory/mem_bank_reg_0_255_0_0/OD
    SLICE_X14Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     7.748 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000     7.748    u_bip/u_bip_data_memory/mem_bank_reg_0_255_0_0/O0
    SLICE_X14Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     7.846 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.383     8.229    u_bip/u_bip_data_memory/data0__0[0]
    SLICE_X15Y17         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.442     9.783    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.057    
                         clock uncertainty           -0.035    10.022    
    SLICE_X15Y17         FDRE (Setup_fdre_C_D)       -0.259     9.763    u_bip/u_bip_data_memory/data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.763    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_A/WE
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.610ns (24.478%)  route 1.882ns (75.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.557     5.078    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  u_bip/u_bip_program_memory/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  u_bip/u_bip_program_memory/data_reg[13]/Q
                         net (fo=29, routed)          1.005     6.539    u_bip/u_bip_program_memory/bip_instruction_iface[13]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.154     6.693 r  u_bip/u_bip_program_memory/mem_bank_reg_0_255_0_0_i_1/O
                         net (fo=48, routed)          0.877     7.570    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/WE
    SLICE_X12Y14         RAMS64E                                      r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.445     9.786    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/WCLK
    SLICE_X12Y14         RAMS64E                                      r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism              0.274    10.060    
                         clock uncertainty           -0.035    10.025    
    SLICE_X12Y14         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.731     9.294    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_B/WE
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.610ns (24.478%)  route 1.882ns (75.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.557     5.078    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  u_bip/u_bip_program_memory/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  u_bip/u_bip_program_memory/data_reg[13]/Q
                         net (fo=29, routed)          1.005     6.539    u_bip/u_bip_program_memory/bip_instruction_iface[13]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.154     6.693 r  u_bip/u_bip_program_memory/mem_bank_reg_0_255_0_0_i_1/O
                         net (fo=48, routed)          0.877     7.570    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/WE
    SLICE_X12Y14         RAMS64E                                      r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.445     9.786    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/WCLK
    SLICE_X12Y14         RAMS64E                                      r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_B/CLK  (IS_INVERTED)
                         clock pessimism              0.274    10.060    
                         clock uncertainty           -0.035    10.025    
    SLICE_X12Y14         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.731     9.294    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_C/WE
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.610ns (24.478%)  route 1.882ns (75.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.557     5.078    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  u_bip/u_bip_program_memory/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  u_bip/u_bip_program_memory/data_reg[13]/Q
                         net (fo=29, routed)          1.005     6.539    u_bip/u_bip_program_memory/bip_instruction_iface[13]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.154     6.693 r  u_bip/u_bip_program_memory/mem_bank_reg_0_255_0_0_i_1/O
                         net (fo=48, routed)          0.877     7.570    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/WE
    SLICE_X12Y14         RAMS64E                                      r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.445     9.786    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/WCLK
    SLICE_X12Y14         RAMS64E                                      r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_C/CLK  (IS_INVERTED)
                         clock pessimism              0.274    10.060    
                         clock uncertainty           -0.035    10.025    
    SLICE_X12Y14         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.731     9.294    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_D/WE
                            (falling edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.610ns (24.478%)  route 1.882ns (75.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.557     5.078    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  u_bip/u_bip_program_memory/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  u_bip/u_bip_program_memory/data_reg[13]/Q
                         net (fo=29, routed)          1.005     6.539    u_bip/u_bip_program_memory/bip_instruction_iface[13]
    SLICE_X11Y18         LUT4 (Prop_lut4_I1_O)        0.154     6.693 r  u_bip/u_bip_program_memory/mem_bank_reg_0_255_0_0_i_1/O
                         net (fo=48, routed)          0.877     7.570    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/WE
    SLICE_X12Y14         RAMS64E                                      r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.445     9.786    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/WCLK
    SLICE_X12Y14         RAMS64E                                      r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism              0.274    10.060    
                         clock uncertainty           -0.035    10.025    
    SLICE_X12Y14         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.731     9.294    u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.919ns (31.412%)  route 2.007ns (68.588%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.556     5.077    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X13Y20         FDSE                                         r  u_bip/u_bip_program_memory/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDSE (Prop_fdse_C_Q)         0.456     5.533 r  u_bip/u_bip_program_memory/data_reg[0]/Q
                         net (fo=52, routed)          1.408     6.942    u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/A0
    SLICE_X10Y17         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     7.066 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.066    u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/OD
    SLICE_X10Y17         MUXF7 (Prop_muxf7_I0_O)      0.241     7.307 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     7.307    u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/O0
    SLICE_X10Y17         MUXF8 (Prop_muxf8_I0_O)      0.098     7.405 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.598     8.003    u_bip/u_bip_data_memory/data0__0[3]
    SLICE_X15Y17         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.442     9.783    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.057    
                         clock uncertainty           -0.035    10.022    
    SLICE_X15Y17         FDRE (Setup_fdre_C_D)       -0.284     9.738    u_bip/u_bip_data_memory/data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.738    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 1.054ns (36.115%)  route 1.864ns (63.885%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 9.780 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.557     5.078    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  u_bip/u_bip_program_memory/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  u_bip/u_bip_program_memory/data_reg[3]/Q
                         net (fo=52, routed)          1.282     6.780    u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/A3
    SLICE_X14Y19         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.296     7.076 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.076    u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/OD
    SLICE_X14Y19         MUXF7 (Prop_muxf7_I0_O)      0.241     7.317 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/F7.B/O
                         net (fo=1, routed)           0.000     7.317    u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/O0
    SLICE_X14Y19         MUXF8 (Prop_muxf8_I0_O)      0.098     7.415 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/F8/O
                         net (fo=1, routed)           0.582     7.997    u_bip/u_bip_data_memory/data0__0[10]
    SLICE_X15Y19         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.439     9.780    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X15Y19         FDRE (Setup_fdre_C_D)       -0.287     9.732    u_bip/u_bip_data_memory/data_reg[10]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 u_bip/u_bip_program_memory/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_data_memory/data_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 1.057ns (36.616%)  route 1.830ns (63.384%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 9.783 - 5.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.557     5.078    u_bip/u_bip_program_memory/i_clk_IBUF_BUFG
    SLICE_X13Y19         FDRE                                         r  u_bip/u_bip_program_memory/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.419     5.497 r  u_bip/u_bip_program_memory/data_reg[1]/Q
                         net (fo=52, routed)          1.251     6.748    u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/A1
    SLICE_X10Y16         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.299     7.047 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.047    u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/OD
    SLICE_X10Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     7.288 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000     7.288    u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/O0
    SLICE_X10Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     7.386 r  u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.579     7.965    u_bip/u_bip_data_memory/data0__0[1]
    SLICE_X15Y17         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         1.442     9.783    u_bip/u_bip_data_memory/i_clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  u_bip/u_bip_data_memory/data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.274    10.057    
                         clock uncertainty           -0.035    10.022    
    SLICE_X15Y17         FDRE (Setup_fdre_C_D)       -0.285     9.737    u_bip/u_bip_data_memory/data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.737    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  1.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_uart_tx/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.930%)  route 0.132ns (41.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.447    u_uart_tx/i_clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  u_uart_tx/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_uart_tx/data_reg[6]/Q
                         net (fo=1, routed)           0.132     1.721    u_uart_tx/data_reg_n_0_[6]
    SLICE_X14Y10         LUT3 (Prop_lut3_I0_O)        0.049     1.770 r  u_uart_tx/data[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.770    u_uart_tx/data[5]_i_1__0_n_0
    SLICE_X14Y10         FDRE                                         r  u_uart_tx/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.961    u_uart_tx/i_clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  u_uart_tx/data_reg[5]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.131     1.594    u_uart_tx/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_br_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_br_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.565     1.448    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  u_br_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u_br_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.721    u_br_gen/counter_reg[0]
    SLICE_X10Y9          LUT4 (Prop_lut4_I2_O)        0.048     1.769 r  u_br_gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    u_br_gen/counter0[3]
    SLICE_X10Y9          FDSE                                         r  u_br_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.835     1.962    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X10Y9          FDSE                                         r  u_br_gen/counter_reg[3]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y9          FDSE (Hold_fdse_C_D)         0.131     1.592    u_br_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_br_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_br_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.565     1.448    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  u_br_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u_br_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.136     1.725    u_br_gen/counter_reg[0]
    SLICE_X10Y9          LUT5 (Prop_lut5_I2_O)        0.048     1.773 r  u_br_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    u_br_gen/counter0[4]
    SLICE_X10Y9          FDRE                                         r  u_br_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.835     1.962    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  u_br_gen/counter_reg[4]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.131     1.592    u_br_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_br_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_br_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.565     1.448    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  u_br_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u_br_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.132     1.721    u_br_gen/counter_reg[0]
    SLICE_X10Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.766 r  u_br_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    u_br_gen/counter0[1]
    SLICE_X10Y9          FDSE                                         r  u_br_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.835     1.962    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X10Y9          FDSE                                         r  u_br_gen/counter_reg[1]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y9          FDSE (Hold_fdse_C_D)         0.120     1.581    u_br_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_br_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_br_gen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.565     1.448    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  u_br_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u_br_gen/counter_reg[0]/Q
                         net (fo=7, routed)           0.136     1.725    u_br_gen/counter_reg[0]
    SLICE_X10Y9          LUT3 (Prop_lut3_I1_O)        0.045     1.770 r  u_br_gen/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.770    u_br_gen/counter0[2]
    SLICE_X10Y9          FDRE                                         r  u_br_gen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.835     1.962    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  u_br_gen/counter_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.121     1.582    u_br_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.213ns (66.915%)  route 0.105ns (33.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.556     1.439    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/Q
                         net (fo=5, routed)           0.105     1.708    u_bip/u_bip_cpu/u_bip_control/addr_instr[7]
    SLICE_X13Y21         LUT5 (Prop_lut5_I3_O)        0.049     1.757 r  u_bip/u_bip_cpu/u_bip_control/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     1.757    u_bip/u_bip_cpu/u_bip_control/p_0_in__6[9]
    SLICE_X13Y21         FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.824     1.951    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.107     1.559    u_bip/u_bip_cpu/u_bip_control/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_uart_tx/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.447    u_uart_tx/i_clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  u_uart_tx/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  u_uart_tx/data_reg[5]/Q
                         net (fo=1, routed)           0.090     1.685    u_uart_tx/data_reg_n_0_[5]
    SLICE_X14Y10         LUT3 (Prop_lut3_I0_O)        0.101     1.786 r  u_uart_tx/data[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    u_uart_tx/data[4]_i_1__0_n_0
    SLICE_X14Y10         FDRE                                         r  u_uart_tx/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.961    u_uart_tx/i_clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  u_uart_tx/data_reg[4]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.131     1.578    u_uart_tx/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_bip/u_bip_cpu/u_bip_control/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.556     1.439    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/Q
                         net (fo=5, routed)           0.105     1.708    u_bip/u_bip_cpu/u_bip_control/addr_instr[7]
    SLICE_X13Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.753 r  u_bip/u_bip_cpu/u_bip_control/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     1.753    u_bip/u_bip_cpu/u_bip_control/p_0_in__6[8]
    SLICE_X13Y21         FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.824     1.951    u_bip/u_bip_cpu/u_bip_control/i_clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  u_bip/u_bip_cpu/u_bip_control/pc_reg[8]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.092     1.544    u_bip/u_bip_cpu/u_bip_control/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_br_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_br_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.565     1.448    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  u_br_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  u_br_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.126     1.738    u_br_gen/counter_reg[5]
    SLICE_X10Y9          LUT6 (Prop_lut6_I0_O)        0.045     1.783 r  u_br_gen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.783    u_br_gen/counter0[5]
    SLICE_X10Y9          FDRE                                         r  u_br_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.835     1.962    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  u_br_gen/counter_reg[5]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.121     1.569    u_br_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_br_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_br_gen/counter_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.564     1.447    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  u_br_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u_br_gen/counter_reg[6]/Q
                         net (fo=7, routed)           0.127     1.738    u_br_gen/counter_reg[6]
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.048     1.786 r  u_br_gen/counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.786    u_br_gen/counter0[9]
    SLICE_X11Y10         FDSE                                         r  u_br_gen/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=213, routed)         0.834     1.961    u_br_gen/i_clk_IBUF_BUFG
    SLICE_X11Y10         FDSE                                         r  u_br_gen/counter_reg[9]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X11Y10         FDSE (Hold_fdse_C_D)         0.105     1.565    u_br_gen/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y20   u_bip/u_bip_cpu/u_bip_control/pc_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y20   u_bip/u_bip_cpu/u_bip_control/pc_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y20   u_bip/u_bip_cpu/u_bip_control/pc_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y20   u_bip/u_bip_cpu/u_bip_control/pc_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y21   u_bip/u_bip_cpu/u_bip_control/pc_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y21   u_bip/u_bip_cpu/u_bip_control/pc_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y21   u_bip/u_bip_cpu/u_bip_control/pc_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y21   u_bip/u_bip_cpu/u_bip_control/pc_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y16   u_bip/u_bip_cpu/u_bip_datapath/acc_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y19   u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y19   u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y19   u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y19   u_bip/u_bip_data_memory/mem_bank_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y18   u_bip/u_bip_data_memory/mem_bank_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y18   u_bip/u_bip_data_memory/mem_bank_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y16   u_bip/u_bip_data_memory/mem_bank_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y18   u_bip/u_bip_data_memory/mem_bank_reg_0_255_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y14   u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y14   u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y14   u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y14   u_bip/u_bip_data_memory/mem_bank_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y14   u_bip_uart_interface/acc_bank_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y14   u_bip_uart_interface/acc_bank_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y14   u_bip_uart_interface/acc_bank_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y14   u_bip_uart_interface/acc_bank_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y14   u_bip_uart_interface/acc_bank_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X14Y12   u_bip_uart_interface/ins_bank_reg_0_15_0_5/RAMC_D1/CLK



