Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,3220
design__instance__area,50095.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001724987872876227
power__switching__total,0.000730915111489594
power__leakage__total,0.0000011623465070442762
power__total,0.002457065274938941
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.494758359396745
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,3.9947584149078974
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10522222280200537
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.16070512042645
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.105222
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.352791
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.110836565285168
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,3.610836620796321
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6141308746481564
timing__setup__ws__corner:nom_slow_1p08V_125C,13.902736244641646
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.614131
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.902737
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,3.3464647555805085
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,3.84646458904705
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28540670634677884
timing__setup__ws__corner:nom_typ_1p20V_25C,14.837815840418314
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.285407
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.079082
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,3.494758359396745
clock__skew__worst_setup,3.610836620796321
timing__hold__ws,0.10522222280200537
timing__setup__ws,13.902736244641646
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105222
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.902737
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3220
design__instance__area__stdcell,50095.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.833409
design__instance__utilization__stdcell,0.833409
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:inverter,175
design__instance__area__class:inverter,977.962
design__instance__count__class:sequential_cell,391
design__instance__area__class:sequential_cell,18445.2
design__instance__count__class:multi_input_combinational_cell,1860
design__instance__area__class:multi_input_combinational_cell,19151
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,712
design__instance__area__class:timing_repair_buffer,10799.3
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,82436.8
design__violations,0
design__instance__count__class:clock_buffer,65
design__instance__area__class:clock_buffer,589.68
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,110.678
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,524
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,4
design__instance__count__class:antenna_cell,4
design__instance__area__class:antenna_cell,21.7728
route__net,3608
route__net__special,2
route__drc_errors__iter:0,2198
route__wirelength__iter:0,93453
route__drc_errors__iter:1,1196
route__wirelength__iter:1,92380
route__drc_errors__iter:2,1102
route__wirelength__iter:2,92195
route__drc_errors__iter:3,140
route__wirelength__iter:3,91661
route__drc_errors__iter:4,52
route__wirelength__iter:4,91687
route__drc_errors__iter:5,8
route__wirelength__iter:5,91666
route__drc_errors__iter:6,0
route__wirelength__iter:6,91662
route__drc_errors,0
route__wirelength,91662
route__vias,21849
route__vias__singlecut,21849
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,584.11
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,420
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,420
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,420
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,420
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000271591
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000312087
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000151556
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000312087
design_powergrid__voltage__worst,0.0000312087
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000312087
design_powergrid__drop__worst__net:VPWR,0.0000271591
design_powergrid__voltage__worst__net:VGND,0.0000312087
design_powergrid__drop__worst__net:VGND,0.0000312087
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000154000000000000016324615270679743161963415332138538360595703125
ir__drop__worst,0.00002720000000000000046321453617270691438534413464367389678955078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
