Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov  5 00:22:32 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     54          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (140)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_inst/FSM_onehot_c_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_inst/FSM_onehot_c_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_inst/FSM_onehot_c_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_inst/FSM_onehot_c_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_inst/FSM_onehot_c_state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_inst/FSM_onehot_c_state_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_inst/FSM_onehot_c_state_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rx_inst/FSM_onehot_c_state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (140)
--------------------------------------------------
 There are 140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  149          inf        0.000                      0                  149           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_data[6]
                            (input port)
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.078ns  (logic 4.572ns (30.320%)  route 10.507ns (69.680%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  uart_tx_data[6] (IN)
                         net (fo=0)                   0.000     0.000    uart_tx_data[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.314     1.314 r  uart_tx_data_IBUF[6]_inst/O
                         net (fo=1, routed)           2.890     4.205    tx_inst/uart_tx_data_IBUF[6]
    SLICE_X113Y101       LUT6 (Prop_lut6_I4_O)        0.124     4.329 r  tx_inst/uart_txd_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.667     4.995    tx_inst/uart_txd_OBUF_inst_i_4_n_0
    SLICE_X113Y101       LUT6 (Prop_lut6_I5_O)        0.124     5.119 r  tx_inst/uart_txd_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     5.552    tx_inst/uart_txd_OBUF_inst_i_2_n_0
    SLICE_X113Y101       LUT6 (Prop_lut6_I4_O)        0.124     5.676 r  tx_inst/uart_txd_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.516    12.193    uart_txd_OBUF
    W7                   OBUF (Prop_obuf_I_O)         2.885    15.078 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    15.078    uart_txd
    W7                                                                r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            rx_inst/FSM_onehot_c_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 1.419ns (17.535%)  route 6.676ns (82.465%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    V5                   IBUF (Prop_ibuf_I_O)         1.295     1.295 f  uart_rxd_IBUF_inst/O
                         net (fo=10, routed)          6.676     7.971    rx_inst/D[0]
    SLICE_X110Y45        LUT4 (Prop_lut4_I2_O)        0.124     8.095 r  rx_inst/FSM_onehot_c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.095    rx_inst/FSM_onehot_c_state[1]_i_1_n_0
    SLICE_X110Y45        FDCE                                         r  rx_inst/FSM_onehot_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            rx_inst/uart_rx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.086ns  (logic 1.295ns (16.022%)  route 6.790ns (83.978%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    V5                   IBUF (Prop_ibuf_I_O)         1.295     1.295 r  uart_rxd_IBUF_inst/O
                         net (fo=10, routed)          6.790     8.086    rx_inst/D[0]
    SLICE_X112Y47        LDCE                                         r  rx_inst/uart_rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            rx_inst/FSM_onehot_c_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.714ns  (logic 1.419ns (18.400%)  route 6.295ns (81.600%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    V5                   IBUF (Prop_ibuf_I_O)         1.295     1.295 r  uart_rxd_IBUF_inst/O
                         net (fo=10, routed)          6.295     7.590    rx_inst/D[0]
    SLICE_X110Y45        LUT4 (Prop_lut4_I0_O)        0.124     7.714 r  rx_inst/FSM_onehot_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.714    rx_inst/FSM_onehot_c_state[0]_i_1_n_0
    SLICE_X110Y45        FDPE                                         r  rx_inst/FSM_onehot_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            rx_inst/uart_rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.651ns  (logic 1.295ns (16.932%)  route 6.355ns (83.068%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    V5                   IBUF (Prop_ibuf_I_O)         1.295     1.295 r  uart_rxd_IBUF_inst/O
                         net (fo=10, routed)          6.355     7.651    rx_inst/D[0]
    SLICE_X110Y47        LDCE                                         r  rx_inst/uart_rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            rx_inst/uart_rx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 1.295ns (17.286%)  route 6.199ns (82.714%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    V5                   IBUF (Prop_ibuf_I_O)         1.295     1.295 r  uart_rxd_IBUF_inst/O
                         net (fo=10, routed)          6.199     7.494    rx_inst/D[0]
    SLICE_X111Y46        LDCE                                         r  rx_inst/uart_rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            rx_inst/uart_rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 1.295ns (17.327%)  route 6.181ns (82.673%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    V5                   IBUF (Prop_ibuf_I_O)         1.295     1.295 r  uart_rxd_IBUF_inst/O
                         net (fo=10, routed)          6.181     7.476    rx_inst/D[0]
    SLICE_X112Y48        LDCE                                         r  rx_inst/uart_rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            rx_inst/uart_rx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.193ns  (logic 1.295ns (18.009%)  route 5.898ns (81.991%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    V5                   IBUF (Prop_ibuf_I_O)         1.295     1.295 r  uart_rxd_IBUF_inst/O
                         net (fo=10, routed)          5.898     7.193    rx_inst/D[0]
    SLICE_X112Y45        LDCE                                         r  rx_inst/uart_rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            rx_inst/uart_rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.033ns  (logic 1.295ns (18.420%)  route 5.737ns (81.580%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    V5                   IBUF (Prop_ibuf_I_O)         1.295     1.295 r  uart_rxd_IBUF_inst/O
                         net (fo=10, routed)          5.737     7.033    rx_inst/D[0]
    SLICE_X112Y44        LDCE                                         r  rx_inst/uart_rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            rx_inst/uart_rx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.033ns  (logic 1.295ns (18.420%)  route 5.737ns (81.580%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    V5                   IBUF (Prop_ibuf_I_O)         1.295     1.295 r  uart_rxd_IBUF_inst/O
                         net (fo=10, routed)          5.737     7.033    rx_inst/D[0]
    SLICE_X113Y44        LDCE                                         r  rx_inst/uart_rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/FSM_onehot_c_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/FSM_onehot_c_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.164ns (55.222%)  route 0.133ns (44.778%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE                         0.000     0.000 r  rx_inst/FSM_onehot_c_state_reg[7]/C
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rx_inst/FSM_onehot_c_state_reg[7]/Q
                         net (fo=3, routed)           0.133     0.297    rx_inst/FSM_onehot_c_state_reg_n_0_[7]
    SLICE_X112Y46        FDCE                                         r  rx_inst/FSM_onehot_c_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/o_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/o_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.532%)  route 0.121ns (39.468%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDCE                         0.000     0.000 r  rx_inst/o_reg[6]/C
    SLICE_X113Y47        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/o_reg[6]/Q
                         net (fo=3, routed)           0.121     0.262    rx_inst/o_reg_n_0_[6]
    SLICE_X113Y47        LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  rx_inst/o[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.307    rx_inst/o[6]
    SLICE_X113Y47        FDCE                                         r  rx_inst/o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/o_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/o_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.570%)  route 0.137ns (42.430%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  rx_inst/o_reg[7]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/o_reg[7]/Q
                         net (fo=4, routed)           0.137     0.278    rx_inst/o_reg_n_0_[7]
    SLICE_X113Y47        LUT5 (Prop_lut5_I2_O)        0.045     0.323 r  rx_inst/o[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.323    rx_inst/o[8]
    SLICE_X113Y47        FDCE                                         r  rx_inst/o_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/o_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/o_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.878%)  route 0.141ns (43.122%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDCE                         0.000     0.000 r  rx_inst/o_reg[4]/C
    SLICE_X113Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/o_reg[4]/Q
                         net (fo=6, routed)           0.141     0.282    rx_inst/o_reg_n_0_[4]
    SLICE_X113Y47        LUT6 (Prop_lut6_I4_O)        0.045     0.327 r  rx_inst/o[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.327    rx_inst/o[9]
    SLICE_X113Y47        FDCE                                         r  rx_inst/o_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/FSM_onehot_c_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/FSM_onehot_c_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.112%)  route 0.194ns (57.888%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDCE                         0.000     0.000 r  rx_inst/FSM_onehot_c_state_reg[2]/C
    SLICE_X110Y46        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/FSM_onehot_c_state_reg[2]/Q
                         net (fo=3, routed)           0.194     0.335    rx_inst/FSM_onehot_c_state_reg_n_0_[2]
    SLICE_X110Y46        FDCE                                         r  rx_inst/FSM_onehot_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/debounce_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_inst/o_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.246ns (73.106%)  route 0.090ns (26.894%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE                         0.000     0.000 r  tx_inst/debounce_inst/btn_in_d_reg[3][0]/C
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.148     0.148 f  tx_inst/debounce_inst/btn_in_d_reg[3][0]/Q
                         net (fo=7, routed)           0.090     0.238    tx_inst/debounce_inst/btn_in_d_reg_n_0_[3][0]
    SLICE_X112Y103       LUT6 (Prop_lut6_I4_O)        0.098     0.336 r  tx_inst/debounce_inst/o[7]_i_1/O
                         net (fo=1, routed)           0.000     0.336    tx_inst/o_0[7]
    SLICE_X112Y103       FDCE                                         r  tx_inst/o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/o_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.872%)  route 0.153ns (45.128%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDCE                         0.000     0.000 r  rx_inst/o_reg[0]/C
    SLICE_X113Y48        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/o_reg[0]/Q
                         net (fo=9, routed)           0.153     0.294    rx_inst/o_reg_n_0_[0]
    SLICE_X113Y46        LUT6 (Prop_lut6_I5_O)        0.045     0.339 r  rx_inst/o[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.339    rx_inst/o[4]
    SLICE_X113Y46        FDCE                                         r  rx_inst/o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/c_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_inst/c_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE                         0.000     0.000 r  tx_inst/c_state_reg[2]/C
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.148     0.148 r  tx_inst/c_state_reg[2]/Q
                         net (fo=8, routed)           0.100     0.248    tx_inst/c_state[2]
    SLICE_X112Y101       LUT5 (Prop_lut5_I0_O)        0.098     0.346 r  tx_inst/c_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.346    tx_inst/n_state[3]
    SLICE_X112Y101       FDCE                                         r  tx_inst/c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/o_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDCE                         0.000     0.000 r  rx_inst/o_reg[1]/C
    SLICE_X113Y48        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/o_reg[1]/Q
                         net (fo=8, routed)           0.168     0.309    rx_inst/o_reg_n_0_[1]
    SLICE_X113Y48        LUT3 (Prop_lut3_I1_O)        0.042     0.351 r  rx_inst/o[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.351    rx_inst/o[1]
    SLICE_X113Y48        FDCE                                         r  rx_inst/o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/o_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tx_inst/o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDCE                         0.000     0.000 r  tx_inst/o_reg[4]/C
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tx_inst/o_reg[4]/Q
                         net (fo=3, routed)           0.168     0.309    tx_inst/debounce_inst/Q[4]
    SLICE_X111Y103       LUT6 (Prop_lut6_I3_O)        0.045     0.354 r  tx_inst/debounce_inst/o[4]_i_1/O
                         net (fo=1, routed)           0.000     0.354    tx_inst/o_0[4]
    SLICE_X111Y103       FDCE                                         r  tx_inst/o_reg[4]/D
  -------------------------------------------------------------------    -------------------





