cocci_test_suite() {
	struct hisi_clock_data *cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 76 */;
	const struct hisi_gate_clock cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 55 */[];
	const struct hisi_mux_clock cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 50 */[];
	u32 cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 48 */[];
	const char *const cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 46 */[];
	const struct hisi_fixed_rate_clock cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 34 */[];
	struct hi3519_crg_data {
		struct hisi_clock_data *clk_data;
		struct hisi_reset_controller *rstc;
	} cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 29 */;
	void __exit cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 196 */;
	void cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 196 */;
	int __init cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 190 */;
	struct platform_driver cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 181 */;
	const struct of_device_id cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 175 */[];
	struct hi3519_crg_data *cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 145 */;
	struct platform_device *cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 143 */;
	int cocci_id/* drivers/clk/hisilicon/clk-hi3519.c 143 */;
}
