Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 17:06:42 2024
| Host         : eecs-digital-16 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 draw_characters/terminal_grid/BRAM_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            draw_characters/character_image/BRAM_reg_1_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 3.153ns (30.458%)  route 7.199ns (69.542%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 11.935 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=293, routed)         1.595    -0.934    draw_characters/terminal_grid/clk_pixel
    RAMB36_X1Y4          RAMB36E1                                     r  draw_characters/terminal_grid/BRAM_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882    -0.052 r  draw_characters/terminal_grid/BRAM_reg_0/DOADO[3]
                         net (fo=12, routed)          2.334     2.282    draw_characters/terminal_grid/ram_data_0[3]
    SLICE_X14Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.406 r  draw_characters/terminal_grid/g0_b1__0/O
                         net (fo=1, routed)           0.703     3.108    draw_characters/terminal_grid/g0_b1__0_n_0
    SLICE_X15Y10         LUT4 (Prop_lut4_I3_O)        0.124     3.232 r  draw_characters/terminal_grid/image_addr_carry_i_4/O
                         net (fo=1, routed)           0.000     3.232    draw_characters/terminal_grid_n_12
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.479 r  draw_characters/image_addr_carry/O[0]
                         net (fo=1, routed)           0.709     4.188    draw_characters/image_addr_carry_n_7
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.299     4.487 r  draw_characters/i___5_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.487    draw_characters/terminal_grid/BRAM_reg_1_7_0[1]
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.067 r  draw_characters/terminal_grid/i___5_carry__0_i_1/O[2]
                         net (fo=2, routed)           0.679     5.747    draw_characters/terminal_grid/h_reg[1][10]_0[2]
    SLICE_X12Y8          LUT3 (Prop_lut3_I2_O)        0.302     6.049 r  draw_characters/terminal_grid/i___5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.049    draw_characters/terminal_grid_n_13
    SLICE_X12Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.425 r  draw_characters/image_addr_inferred__1/i___5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.425    draw_characters/image_addr_inferred__1/i___5_carry__0_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.644 r  draw_characters/image_addr_inferred__1/i___5_carry__1/O[0]
                         net (fo=16, routed)          2.774     9.418    draw_characters/character_image/ADDRARDADDR[8]
    RAMB36_X2Y5          RAMB36E1                                     r  draw_characters/character_image/BRAM_reg_1_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=293, routed)         1.479    11.935    draw_characters/character_image/clk_pixel
    RAMB36_X2Y5          RAMB36E1                                     r  draw_characters/character_image/BRAM_reg_1_2/CLKARDCLK
                         clock pessimism              0.562    12.498    
                         clock uncertainty           -0.168    12.330    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    11.593    draw_characters/character_image/BRAM_reg_1_2
  -------------------------------------------------------------------
                         required time                         11.593    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  2.175    




