
---------- Begin Simulation Statistics ----------
final_tick                                71531663125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    527                       # Simulator instruction rate (inst/s)
host_mem_usage                               22500592                       # Number of bytes of host memory used
host_op_rate                                      538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                124158.14                       # Real time elapsed on the host
host_tick_rate                                 343448                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65393127                       # Number of instructions simulated
sim_ops                                      66839051                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042642                       # Number of seconds simulated
sim_ticks                                 42641858125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.872660                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3149551                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3218009                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                294                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24268                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3225293                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              32122                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35245                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3123                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3509695                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   96090                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7707                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    20988642                       # Number of instructions committed
system.cpu.committedOps                      21247352                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.232648                       # CPI: cycles per instruction
system.cpu.discardedOps                         68465                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           11305304                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            702539                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5971123                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        21073954                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.309344                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       46                       # number of quiesce instructions executed
system.cpu.numCycles                         67848897                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        46                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                14417830     67.86%     67.86% # Class of committed instruction
system.cpu.op_class_0::IntMult                  12521      0.06%     67.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 732069      3.45%     71.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6084932     28.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 21247352                       # Class of committed instruction
system.cpu.quiesceCycles                       378076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        46774943                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1893                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5665508                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1811170                       # Transaction distribution
system.membus.trans_dist::ReadResp            1830033                       # Transaction distribution
system.membus.trans_dist::WriteReq            1039216                       # Transaction distribution
system.membus.trans_dist::WriteResp           1039216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2598                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17144                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1041                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1041                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16367                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2496                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2812928                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2812928                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        48939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        48939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           45                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      5636422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        59676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      5711383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5625856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5625856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11386178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1047488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1047488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        30480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       391424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        83820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       506940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    180027392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    180027392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               181581820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8498363                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000224                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014974                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8496457     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                    1906      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             8498363                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14288868561                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              33.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            75577000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47869234                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14503375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           60565265                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11039405692                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           83254000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30605312                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     46661632                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     29229056                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     46530560                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7651328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       497664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8153088                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       913408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5238784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma      1536894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma      1536894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    717729324                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    373465151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1094268262                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    405739918                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    685454558                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1091194475                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma      1536894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma      1536894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1123469241                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1058919709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2185462738                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     30539776                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     16121856                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     46727168                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     29032448                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     46268416                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7634944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       503808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8140800                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       907264                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5216256                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma      1536894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    716192430                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    378075832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1095805156                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    404203024                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    680843877                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1085046901                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma      1536894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1120395454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1058919709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2180852057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2025472                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2025472                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3658894                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3658894                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         9660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         9646                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         9646                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        59676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2809856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2818048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2826240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      2830336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2822144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      2838528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2822144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      2822144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11368732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        15158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        15158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        83820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     44957696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     45285376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    181028716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19404787125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  15456409492                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9735310000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1807360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1807360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1005568                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1005568                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1400832                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1411072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1402880                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1411072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5625856                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     44826624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     44892160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    180027392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4310041                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4310041    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4310041                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8986246535                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         21.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10042368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30277632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16056320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46399488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     28901376                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46137344                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7569408                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       501760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8073216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       903168                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5212160                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    710044856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    376538939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma      1536894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1088120688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    404203024                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    677770090                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1081973113                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1114247880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1054309028                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma      1536894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2170093801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     30212096                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     46661632                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     28966912                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     46399488                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7553024                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       507904                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8067072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4358144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       905216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5263360                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma      1536894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    708507962                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    381149620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma      3073787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1094268262                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    408813705                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    679306983                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1088120688                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma      1536894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1117321667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1060456603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma      3073787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2182388950                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1047488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1048704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1047488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1047488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16367                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16386                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24564783                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        28517                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24593300                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24564783                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24564783                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24564783                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        28517                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24593300                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     28770304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     28901376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     28966912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     29032448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         225152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115896192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       166272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16056320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     16252928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     15925248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     16121856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        64522624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       449536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       451584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       452608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       453632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1810878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2598                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       250880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       253952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       248832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       251904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1008166                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    674696302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    677770090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    679306983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    680843877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5280070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2717897322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3899267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    376538939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    381149620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    373465151                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    378075832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1513128809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3899267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1051235241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1058919709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1052772135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1058919709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5280070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4231026131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    700399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    705504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    701357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    705427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000668760250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6758                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6758                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3326927                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1060069                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1810878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1008166                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1810878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1008166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            113175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            113223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            113168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            113189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            113159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           113151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             63021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             63041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             63028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             63002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             63006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             63009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             63054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             63017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             63015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             63010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            63000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            63003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            62999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            62983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            62994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            62989                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58423978785                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9053170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105953121285                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32267.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58517.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2215                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1688854                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  937811                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1810878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1008166                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1592837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   72091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  84636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  61393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  69425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  58409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5530                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       192143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.906710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.189568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.566324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4760      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4660      2.43%      4.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2852      1.48%      6.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3189      1.66%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3359      1.75%      9.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3066      1.60%     11.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2530      1.32%     12.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3670      1.91%     14.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       164057     85.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       192143                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     267.925422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1123.429040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6245     92.41%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           11      0.16%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           69      1.02%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.06%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          213      3.15%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.06%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           14      0.21%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.01%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           10      0.15%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.03%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           24      0.36%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            3      0.04%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399          130      1.92%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            9      0.13%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447           16      0.24%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12543            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6758                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     149.181859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     94.970457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    178.058322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1136     16.81%     16.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           343      5.08%     21.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          2210     32.70%     54.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127         1262     18.67%     73.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159          117      1.73%     74.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           90      1.33%     76.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           99      1.46%     77.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          240      3.55%     81.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          432      6.39%     87.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          244      3.61%     91.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351          163      2.41%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           62      0.92%     94.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           54      0.80%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           41      0.61%     96.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           11      0.16%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           16      0.24%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            4      0.06%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.01%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            6      0.09%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            8      0.12%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            5      0.07%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.03%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.01%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            3      0.04%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            6      0.09%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            8      0.12%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            5      0.07%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.01%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959           64      0.95%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991           52      0.77%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           22      0.33%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           50      0.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6758                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115880576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64522944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115896192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             64522624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2717.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1513.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2717.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1513.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42641821625                       # Total gap between requests
system.mem_ctrls.avgGap                      15126.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     28769216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     28899328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     28961600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     29025472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       224960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       167552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16056320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     16252928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     15925248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     16120896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 674670787.461140871048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 677722061.625099539757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 679182410.745380640030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 680680281.682729721069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5275567.479741480201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3929284.683346570004                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 376538938.639414668083                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 381149619.520713567734                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 373465151.385215342045                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 378053319.176273584366                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       449536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       451584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       452608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       453632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2598                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       250880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       253952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       248832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       251904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26247853740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  26371692925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  26482630730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  26538754155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    312189735                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  31609801730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 157263003940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 131205506315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 192826896945                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 365691326635                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58388.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58398.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58511.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58502.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     88740.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12166975.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    626845.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    516654.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    774928.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1451709.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9345343530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2306850000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30993279595                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  92                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            46                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     5137315.217391                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1138754.084863                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           46    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        11625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7693000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              46                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     71295346625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    236316500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10795030                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10795030                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10795030                       # number of overall hits
system.cpu.icache.overall_hits::total        10795030                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16367                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16367                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16367                       # number of overall misses
system.cpu.icache.overall_misses::total         16367                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    711849375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    711849375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    711849375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    711849375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10811397                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10811397                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10811397                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10811397                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001514                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001514                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001514                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001514                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43492.966029                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43492.966029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43492.966029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43492.966029                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16367                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16367                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16367                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16367                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    686680250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    686680250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    686680250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    686680250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001514                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001514                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001514                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41955.168937                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41955.168937                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41955.168937                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41955.168937                       # average overall mshr miss latency
system.cpu.icache.replacements                  16205                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10795030                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10795030                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16367                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16367                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    711849375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    711849375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10811397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10811397                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43492.966029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43492.966029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16367                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16367                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    686680250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    686680250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41955.168937                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41955.168937                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           378.524954                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4069452                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16205                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            251.123234                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   378.524954                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.739307                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.739307                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21639161                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21639161                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1133894                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1133894                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1133894                       # number of overall hits
system.cpu.dcache.overall_hits::total         1133894                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4515                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4515                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4515                       # number of overall misses
system.cpu.dcache.overall_misses::total          4515                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    564439500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    564439500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    564439500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    564439500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1138409                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1138409                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1138409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1138409                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003966                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 125014.285714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 125014.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 125014.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 125014.285714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2598                       # number of writebacks
system.cpu.dcache.writebacks::total              2598                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37458                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37458                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    432133875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    432133875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    432133875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    432133875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     82372500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     82372500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003107                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003107                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003107                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003107                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 122175.254453                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 122175.254453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 122175.254453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 122175.254453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2199.062951                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2199.062951                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3537                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       716049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          716049                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    306703625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    306703625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       718552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       718552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 122534.408710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 122534.408710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3810                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3810                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    302193500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    302193500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     82372500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     82372500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 121071.113782                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 121071.113782                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21620.078740                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21620.078740                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       417845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         417845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    257735875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    257735875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       419857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       419857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 128099.341451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 128099.341451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33648                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33648                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    129940375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    129940375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 124822.646494                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 124822.646494                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      2812928                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2812928                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  29697625250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  29697625250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10557.549020                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10557.549020                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       724330                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       724330                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      2088598                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      2088598                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  28871124026                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  28871124026                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13823.207734                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13823.207734                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              114622                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3537                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.406559                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27060597                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27060597                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  71531663125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                71531798750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    527                       # Simulator instruction rate (inst/s)
host_mem_usage                               22500592                       # Number of bytes of host memory used
host_op_rate                                      538                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                124158.23                       # Real time elapsed on the host
host_tick_rate                                 343449                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65393136                       # Number of instructions simulated
sim_ops                                      66839066                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042642                       # Number of seconds simulated
sim_ticks                                 42641993750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.872478                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3149552                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3218016                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                295                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24270                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3225293                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              32122                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           35245                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3123                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3509704                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   96092                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7707                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    20988651                       # Number of instructions committed
system.cpu.committedOps                      21247367                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.232657                       # CPI: cycles per instruction
system.cpu.discardedOps                         68472                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           11305326                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            702539                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5971123                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        21074122                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.309343                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       46                       # number of quiesce instructions executed
system.cpu.numCycles                         67849114                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        46                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                14417838     67.86%     67.86% # Class of committed instruction
system.cpu.op_class_0::IntMult                  12521      0.06%     67.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 732075      3.45%     71.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6084932     28.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 21247367                       # Class of committed instruction
system.cpu.quiesceCycles                       378076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        46774992                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1893                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5665514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1811170                       # Transaction distribution
system.membus.trans_dist::ReadResp            1830036                       # Transaction distribution
system.membus.trans_dist::WriteReq            1039216                       # Transaction distribution
system.membus.trans_dist::WriteResp           1039216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2600                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17145                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1041                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1041                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2498                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2812928                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2812928                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        48942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        48942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           45                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      5636428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        59676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      5711389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5625856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5625856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11386187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1047552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1047552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        30480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       391680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        83820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       507196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    180027392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    180027392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               181582140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8498366                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000224                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014974                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8496460     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                    1906      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             8498366                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14288882311                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              33.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            75577000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47872609                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14503375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           60576515                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11039405692                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           83259000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30605312                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     46661632                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     29229056                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     46530560                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7651328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       497664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8153088                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       913408                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5238784                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma      1536889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma      1536889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    717727041                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    373463964                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1094264782                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    405738627                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    685452378                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1091191005                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma      1536889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma      1536889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1123465668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1058916341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2185455787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     30539776                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     16121856                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     46727168                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     29032448                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     46268416                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7634944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       503808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8140800                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       907264                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5216256                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma      1536889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    716190152                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    378074630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1095801671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    404201738                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    680841711                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1085043450                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma      1536889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1120391891                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1058916341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2180845121                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2025472                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2025472                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3658894                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3658894                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         9660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         9646                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         9646                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        59676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2809856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2818048                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2826240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      2830336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2822144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      2838528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2822144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      2822144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11368732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15180                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        15158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        15158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        83820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     44957696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45088768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     45219840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     45285376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     45416448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    181028716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19404787125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  15456409492                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9735310000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1807360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1807360                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1005568                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1005568                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1400832                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1411072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1402880                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1411072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5625856                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     44826624                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     44892160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    180027392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4310041                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4310041    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4310041                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8986246535                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         21.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10042368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30277632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16056320                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46399488                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     28901376                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46137344                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7569408                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       501760                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8073216                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       903168                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5212160                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    710042597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    376537741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma      1536889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1088117227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    404201738                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    677767934                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1081969672                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1114244336                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1054305675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma      1536889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2170086899                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     30212096                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     46661632                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     28966912                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     46399488                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7553024                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       507904                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8067072                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4358144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       905216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5263360                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma      1536889                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    708505709                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    381148407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma      3073777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1094264782                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    408812405                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    679304823                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1088117227                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma      1536889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1117318113                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1060453230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma      3073777                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2182382009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1047552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1048768                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1047552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1047552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16368                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16387                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24566206                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        28516                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       24594722                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24566206                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24566206                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24566206                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        28516                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      24594722                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     28770304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     28901376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     28966912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     29032448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         225280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          115896320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       166400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16056320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     16252928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     15925248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     16121856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        64522752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       449536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       451584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       452608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       453632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1810880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       250880                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       253952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       248832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       251904                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1008168                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    674694156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    677767934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    679304823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    680841711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5283055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2717891679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3902257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    376537741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    381148407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    373463964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    378074630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1513126998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3902257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1051231897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1058916341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1052768786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1058916341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5283055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4231018677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    700399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    705504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    701357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    705427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000668760250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6758                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6758                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3326933                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1060069                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1810880                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1008168                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1810880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1008168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    244                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            113175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            113161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            113223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            113168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            113189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            113159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           113147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           113159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           113151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           113157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           113102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             63021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             63041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             63028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             63002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             63006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             63009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             63054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             63017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             63015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             63010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            63000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            63003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            62999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            62983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            62994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            62989                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  58423987035                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9053180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105953182035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32267.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58517.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2215                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1688856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  937811                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1810880                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1008168                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1592837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   72091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   63698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   63304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  84636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  61393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  69425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  58409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  43208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5530                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       192143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.906710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.189568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.566324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4760      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4660      2.43%      4.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2852      1.48%      6.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3189      1.66%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3359      1.75%      9.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3066      1.60%     11.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2530      1.32%     12.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3670      1.91%     14.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       164057     85.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       192143                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     267.925422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1123.429040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6245     92.41%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           11      0.16%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           69      1.02%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.06%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          213      3.15%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.06%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           14      0.21%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.01%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           10      0.15%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.03%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           24      0.36%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            3      0.04%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399          130      1.92%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            9      0.13%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447           16      0.24%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12543            2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6758                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     149.181859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     94.970457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    178.058322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1136     16.81%     16.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           343      5.08%     21.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          2210     32.70%     54.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127         1262     18.67%     73.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159          117      1.73%     74.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           90      1.33%     76.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           99      1.46%     77.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          240      3.55%     81.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          432      6.39%     87.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          244      3.61%     91.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351          163      2.41%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           62      0.92%     94.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           54      0.80%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           41      0.61%     96.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           11      0.16%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           16      0.24%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            4      0.06%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.01%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            6      0.09%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            8      0.12%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            5      0.07%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.03%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.01%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            3      0.04%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            6      0.09%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            8      0.12%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            5      0.07%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.01%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959           64      0.95%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991           52      0.77%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           22      0.33%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           50      0.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6758                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              115880704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64522944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               115896320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             64522752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2717.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1513.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2717.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1513.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42642090375                       # Total gap between requests
system.mem_ctrls.avgGap                      15126.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     28769216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     28899328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     28961600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     29025472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       225088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       167552                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16056320                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     16252928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     15925248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     16120896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 674668641.636860609055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 677719906.096088647842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 679180250.571656227112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 680678116.744951605797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5278552.436352720484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3929272.186059545726                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 376537741.038433492184                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 381148407.255230605602                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 373463963.560568690300                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 378052116.758729159832                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       449536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       451584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       452608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       453632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2600                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       250880                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       253952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       248832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       251904                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26247853740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  26371692925                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  26482630730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  26538754155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    312250485                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  31609801730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 157263003940                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 131205506315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 192826896945                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 365691326635                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58388.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58398.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58511.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58502.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     88707.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12157616.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    626845.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    516654.75                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    774928.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1451709.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9345343530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2306850000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30993415220                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  92                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            46                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     5137315.217391                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1138754.084863                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           46    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        11625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7693000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              46                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     71295482250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    236316500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10795039                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10795039                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10795039                       # number of overall hits
system.cpu.icache.overall_hits::total        10795039                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16368                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16368                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16368                       # number of overall misses
system.cpu.icache.overall_misses::total         16368                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    711892500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    711892500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    711892500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    711892500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10811407                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10811407                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10811407                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10811407                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001514                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001514                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001514                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001514                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43492.943548                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43492.943548                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43492.943548                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43492.943548                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16368                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16368                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16368                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16368                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    686722125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    686722125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    686722125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    686722125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001514                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001514                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001514                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41955.164040                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41955.164040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41955.164040                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41955.164040                       # average overall mshr miss latency
system.cpu.icache.replacements                  16206                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10795039                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10795039                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16368                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16368                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    711892500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    711892500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10811407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10811407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001514                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43492.943548                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43492.943548                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16368                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16368                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    686722125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    686722125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41955.164040                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41955.164040                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           378.524956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24011934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1447.810311                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   378.524956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.739307                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.739307                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21639182                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21639182                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1133898                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1133898                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1133898                       # number of overall hits
system.cpu.dcache.overall_hits::total         1133898                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4517                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4517                       # number of overall misses
system.cpu.dcache.overall_misses::total          4517                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    564568875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    564568875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    564568875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    564568875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1138415                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1138415                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1138415                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1138415                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003968                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003968                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003968                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003968                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 124987.574718                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 124987.574718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 124987.574718                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 124987.574718                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2600                       # number of writebacks
system.cpu.dcache.writebacks::total              2600                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3539                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37458                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37458                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    432260250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    432260250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    432260250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    432260250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     82372500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     82372500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003109                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003109                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003109                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003109                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 122141.918621                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 122141.918621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 122141.918621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 122141.918621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2199.062951                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2199.062951                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3539                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       716053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          716053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    306833000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    306833000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       718558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       718558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 122488.223553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 122488.223553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2498                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2498                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3810                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3810                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    302319875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    302319875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     82372500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     82372500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 121024.769816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 121024.769816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21620.078740                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21620.078740                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       417845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         417845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    257735875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    257735875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       419857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       419857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 128099.341451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 128099.341451                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          971                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33648                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33648                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    129940375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    129940375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 124822.646494                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 124822.646494                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      2812928                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2812928                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  29697625250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  29697625250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10557.549020                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10557.549020                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       724330                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       724330                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      2088598                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      2088598                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  28871124026                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  28871124026                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13823.207734                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13823.207734                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1139735                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4051                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            281.346581                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27060623                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27060623                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  71531798750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
