{
  "design": {
    "design_info": {
      "boundary_crc": "0xB29A3F80DD88C54B",
      "device": "xc7s50csga324-1",
      "name": "uart_led_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_uartlite_rx": "",
      "axi_uartlite_tx": "",
      "clk_gen": "",
      "rst_inverter": "",
      "rx_controller": "",
      "tx_controller": ""
    },
    "ports": {
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "uart_led_design_CLK",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "RST": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "PUSH": {
        "direction": "I"
      },
      "SW": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "LED": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_uartlite_rx": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "uart_led_design_axi_uartlite_0_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "axi_uartlite_tx": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "uart_led_design_axi_uartlite_1_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "clk_gen": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "uart_led_design_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "116.394"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.466"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "CLK_OUT1_PORT": {
            "value": "clk"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "11.875"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "11.875"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "rst_inverter": {
        "vlnv": "xilinx.com:module_ref:rst_inv:1.0",
        "xci_name": "uart_led_design_rst_inv_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rst_inv",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "rx_controller": {
        "vlnv": "xilinx.com:module_ref:rx_ctrl:1.0",
        "xci_name": "uart_led_design_rx_ctrl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rx_ctrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_gen_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "araddr": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "arvalid": {
            "direction": "O"
          },
          "arready": {
            "direction": "I"
          },
          "rdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rvalid": {
            "direction": "I"
          },
          "rready": {
            "direction": "O"
          },
          "led": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "tx_controller": {
        "vlnv": "xilinx.com:module_ref:tx_ctrl:1.0",
        "xci_name": "uart_led_design_tx_ctrl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "tx_ctrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rstn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_gen_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rstn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "push": {
            "direction": "I"
          },
          "sw": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "awaddr": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "awvalid": {
            "direction": "O"
          },
          "awready": {
            "direction": "I"
          },
          "wdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wvalid": {
            "direction": "O"
          },
          "wready": {
            "direction": "I"
          },
          "bready": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "CLK_1": {
        "ports": [
          "CLK",
          "clk_gen/clk_in1"
        ]
      },
      "PUSH_1": {
        "ports": [
          "PUSH",
          "tx_controller/push"
        ]
      },
      "RST_1": {
        "ports": [
          "RST",
          "rst_inverter/rst"
        ]
      },
      "SW_1": {
        "ports": [
          "SW",
          "tx_controller/sw"
        ]
      },
      "axi_uartlite_0_tx": {
        "ports": [
          "axi_uartlite_rx/tx",
          "axi_uartlite_tx/rx"
        ]
      },
      "axi_uartlite_1_tx": {
        "ports": [
          "axi_uartlite_tx/tx",
          "axi_uartlite_rx/rx"
        ]
      },
      "axi_uartlite_rx_s_axi_arready": {
        "ports": [
          "axi_uartlite_rx/s_axi_arready",
          "rx_controller/arready"
        ]
      },
      "axi_uartlite_rx_s_axi_rdata": {
        "ports": [
          "axi_uartlite_rx/s_axi_rdata",
          "rx_controller/rdata"
        ]
      },
      "axi_uartlite_rx_s_axi_rvalid": {
        "ports": [
          "axi_uartlite_rx/s_axi_rvalid",
          "rx_controller/rvalid"
        ]
      },
      "axi_uartlite_tx_s_axi_awready": {
        "ports": [
          "axi_uartlite_tx/s_axi_awready",
          "tx_controller/awready"
        ]
      },
      "axi_uartlite_tx_s_axi_wready": {
        "ports": [
          "axi_uartlite_tx/s_axi_wready",
          "tx_controller/wready"
        ]
      },
      "clk_wiz_0_clk": {
        "ports": [
          "clk_gen/clk",
          "axi_uartlite_rx/s_axi_aclk",
          "axi_uartlite_tx/s_axi_aclk",
          "rx_controller/clk",
          "tx_controller/clk"
        ]
      },
      "rst_inverter_rstn": {
        "ports": [
          "rst_inverter/rstn",
          "axi_uartlite_rx/s_axi_aresetn",
          "axi_uartlite_tx/s_axi_aresetn",
          "clk_gen/resetn",
          "rx_controller/rstn",
          "tx_controller/rstn"
        ]
      },
      "rx_controller_araddr": {
        "ports": [
          "rx_controller/araddr",
          "axi_uartlite_rx/s_axi_araddr"
        ]
      },
      "rx_controller_arvalid": {
        "ports": [
          "rx_controller/arvalid",
          "axi_uartlite_rx/s_axi_arvalid"
        ]
      },
      "rx_controller_led": {
        "ports": [
          "rx_controller/led",
          "LED"
        ]
      },
      "rx_controller_rready": {
        "ports": [
          "rx_controller/rready",
          "axi_uartlite_rx/s_axi_rready"
        ]
      },
      "tx_controller_awaddr": {
        "ports": [
          "tx_controller/awaddr",
          "axi_uartlite_tx/s_axi_awaddr"
        ]
      },
      "tx_controller_awvalid": {
        "ports": [
          "tx_controller/awvalid",
          "axi_uartlite_tx/s_axi_awvalid"
        ]
      },
      "tx_controller_bready": {
        "ports": [
          "tx_controller/bready",
          "axi_uartlite_tx/s_axi_bready"
        ]
      },
      "tx_controller_wdata": {
        "ports": [
          "tx_controller/wdata",
          "axi_uartlite_tx/s_axi_wdata"
        ]
      },
      "tx_controller_wvalid": {
        "ports": [
          "tx_controller/wvalid",
          "axi_uartlite_tx/s_axi_wvalid"
        ]
      }
    }
  }
}