{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602430429784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602430429815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 23:33:49 2020 " "Processing started: Sun Oct 11 23:33:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602430429815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430429815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp_five_clock -c exp_five_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp_five_clock -c exp_five_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430429815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602430432536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602430432536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_five_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file exp_five_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp_five_clock " "Found entity 1: exp_five_clock" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430463654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430463654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp_five_clock " "Elaborating entity \"exp_five_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602430464127 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 exp_five_clock.v(38) " "Verilog HDL assignment warning at exp_five_clock.v(38): truncated value with size 32 to match size of target (25)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(52) " "Verilog HDL assignment warning at exp_five_clock.v(52): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(53) " "Verilog HDL assignment warning at exp_five_clock.v(53): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(54) " "Verilog HDL assignment warning at exp_five_clock.v(54): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(55) " "Verilog HDL assignment warning at exp_five_clock.v(55): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(56) " "Verilog HDL assignment warning at exp_five_clock.v(56): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(57) " "Verilog HDL assignment warning at exp_five_clock.v(57): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(70) " "Verilog HDL assignment warning at exp_five_clock.v(70): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(71) " "Verilog HDL assignment warning at exp_five_clock.v(71): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(72) " "Verilog HDL assignment warning at exp_five_clock.v(72): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(73) " "Verilog HDL assignment warning at exp_five_clock.v(73): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(81) " "Verilog HDL assignment warning at exp_five_clock.v(81): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(82) " "Verilog HDL assignment warning at exp_five_clock.v(82): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(83) " "Verilog HDL assignment warning at exp_five_clock.v(83): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(84) " "Verilog HDL assignment warning at exp_five_clock.v(84): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(88) " "Verilog HDL assignment warning at exp_five_clock.v(88): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(89) " "Verilog HDL assignment warning at exp_five_clock.v(89): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(90) " "Verilog HDL assignment warning at exp_five_clock.v(90): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(91) " "Verilog HDL assignment warning at exp_five_clock.v(91): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(92) " "Verilog HDL assignment warning at exp_five_clock.v(92): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(93) " "Verilog HDL assignment warning at exp_five_clock.v(93): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464137 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(107) " "Verilog HDL assignment warning at exp_five_clock.v(107): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(108) " "Verilog HDL assignment warning at exp_five_clock.v(108): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(109) " "Verilog HDL assignment warning at exp_five_clock.v(109): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(110) " "Verilog HDL assignment warning at exp_five_clock.v(110): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(115) " "Verilog HDL assignment warning at exp_five_clock.v(115): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(116) " "Verilog HDL assignment warning at exp_five_clock.v(116): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(121) " "Verilog HDL assignment warning at exp_five_clock.v(121): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(122) " "Verilog HDL assignment warning at exp_five_clock.v(122): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(126) " "Verilog HDL assignment warning at exp_five_clock.v(126): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(127) " "Verilog HDL assignment warning at exp_five_clock.v(127): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(128) " "Verilog HDL assignment warning at exp_five_clock.v(128): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(129) " "Verilog HDL assignment warning at exp_five_clock.v(129): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(130) " "Verilog HDL assignment warning at exp_five_clock.v(130): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(131) " "Verilog HDL assignment warning at exp_five_clock.v(131): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(145) " "Verilog HDL assignment warning at exp_five_clock.v(145): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464148 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(146) " "Verilog HDL assignment warning at exp_five_clock.v(146): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464156 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(147) " "Verilog HDL assignment warning at exp_five_clock.v(147): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464156 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(148) " "Verilog HDL assignment warning at exp_five_clock.v(148): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464156 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(153) " "Verilog HDL assignment warning at exp_five_clock.v(153): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464156 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(154) " "Verilog HDL assignment warning at exp_five_clock.v(154): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464156 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(155) " "Verilog HDL assignment warning at exp_five_clock.v(155): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464156 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(156) " "Verilog HDL assignment warning at exp_five_clock.v(156): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464156 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(163) " "Verilog HDL assignment warning at exp_five_clock.v(163): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464156 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(164) " "Verilog HDL assignment warning at exp_five_clock.v(164): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464156 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(165) " "Verilog HDL assignment warning at exp_five_clock.v(165): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(166) " "Verilog HDL assignment warning at exp_five_clock.v(166): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(167) " "Verilog HDL assignment warning at exp_five_clock.v(167): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(168) " "Verilog HDL assignment warning at exp_five_clock.v(168): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(173) " "Verilog HDL assignment warning at exp_five_clock.v(173): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(174) " "Verilog HDL assignment warning at exp_five_clock.v(174): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(175) " "Verilog HDL assignment warning at exp_five_clock.v(175): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(176) " "Verilog HDL assignment warning at exp_five_clock.v(176): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(178) " "Verilog HDL assignment warning at exp_five_clock.v(178): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(179) " "Verilog HDL assignment warning at exp_five_clock.v(179): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(180) " "Verilog HDL assignment warning at exp_five_clock.v(180): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(181) " "Verilog HDL assignment warning at exp_five_clock.v(181): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(182) " "Verilog HDL assignment warning at exp_five_clock.v(182): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(183) " "Verilog HDL assignment warning at exp_five_clock.v(183): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(198) " "Verilog HDL assignment warning at exp_five_clock.v(198): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(200) " "Verilog HDL assignment warning at exp_five_clock.v(200): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(201) " "Verilog HDL assignment warning at exp_five_clock.v(201): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(202) " "Verilog HDL assignment warning at exp_five_clock.v(202): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464158 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(204) " "Verilog HDL assignment warning at exp_five_clock.v(204): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464166 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(205) " "Verilog HDL assignment warning at exp_five_clock.v(205): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464166 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(206) " "Verilog HDL assignment warning at exp_five_clock.v(206): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464166 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(207) " "Verilog HDL assignment warning at exp_five_clock.v(207): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464166 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(208) " "Verilog HDL assignment warning at exp_five_clock.v(208): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464166 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(209) " "Verilog HDL assignment warning at exp_five_clock.v(209): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464166 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(217) " "Verilog HDL assignment warning at exp_five_clock.v(217): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464166 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(219) " "Verilog HDL assignment warning at exp_five_clock.v(219): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464166 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(220) " "Verilog HDL assignment warning at exp_five_clock.v(220): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464166 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(221) " "Verilog HDL assignment warning at exp_five_clock.v(221): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464168 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(222) " "Verilog HDL assignment warning at exp_five_clock.v(222): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464168 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(223) " "Verilog HDL assignment warning at exp_five_clock.v(223): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464168 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(224) " "Verilog HDL assignment warning at exp_five_clock.v(224): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464168 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(228) " "Verilog HDL assignment warning at exp_five_clock.v(228): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464168 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(229) " "Verilog HDL assignment warning at exp_five_clock.v(229): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464168 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(230) " "Verilog HDL assignment warning at exp_five_clock.v(230): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464168 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(231) " "Verilog HDL assignment warning at exp_five_clock.v(231): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464168 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(232) " "Verilog HDL assignment warning at exp_five_clock.v(232): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464188 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(234) " "Verilog HDL assignment warning at exp_five_clock.v(234): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464188 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(235) " "Verilog HDL assignment warning at exp_five_clock.v(235): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464188 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(236) " "Verilog HDL assignment warning at exp_five_clock.v(236): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464188 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(237) " "Verilog HDL assignment warning at exp_five_clock.v(237): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464188 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(238) " "Verilog HDL assignment warning at exp_five_clock.v(238): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464188 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(239) " "Verilog HDL assignment warning at exp_five_clock.v(239): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464188 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(245) " "Verilog HDL assignment warning at exp_five_clock.v(245): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464188 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(257) " "Verilog HDL assignment warning at exp_five_clock.v(257): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464188 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(258) " "Verilog HDL assignment warning at exp_five_clock.v(258): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464188 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(259) " "Verilog HDL assignment warning at exp_five_clock.v(259): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464198 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(260) " "Verilog HDL assignment warning at exp_five_clock.v(260): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464198 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(268) " "Verilog HDL assignment warning at exp_five_clock.v(268): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464208 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(269) " "Verilog HDL assignment warning at exp_five_clock.v(269): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464208 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(270) " "Verilog HDL assignment warning at exp_five_clock.v(270): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464208 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(271) " "Verilog HDL assignment warning at exp_five_clock.v(271): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464208 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(275) " "Verilog HDL assignment warning at exp_five_clock.v(275): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464208 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(276) " "Verilog HDL assignment warning at exp_five_clock.v(276): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464208 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(277) " "Verilog HDL assignment warning at exp_five_clock.v(277): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464208 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(278) " "Verilog HDL assignment warning at exp_five_clock.v(278): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464208 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(279) " "Verilog HDL assignment warning at exp_five_clock.v(279): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464218 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(280) " "Verilog HDL assignment warning at exp_five_clock.v(280): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464218 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(294) " "Verilog HDL assignment warning at exp_five_clock.v(294): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464218 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(295) " "Verilog HDL assignment warning at exp_five_clock.v(295): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464218 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(296) " "Verilog HDL assignment warning at exp_five_clock.v(296): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464218 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(297) " "Verilog HDL assignment warning at exp_five_clock.v(297): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464218 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(302) " "Verilog HDL assignment warning at exp_five_clock.v(302): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464218 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(303) " "Verilog HDL assignment warning at exp_five_clock.v(303): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464218 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(308) " "Verilog HDL assignment warning at exp_five_clock.v(308): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464218 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(309) " "Verilog HDL assignment warning at exp_five_clock.v(309): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464218 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(313) " "Verilog HDL assignment warning at exp_five_clock.v(313): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464218 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(314) " "Verilog HDL assignment warning at exp_five_clock.v(314): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464228 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(315) " "Verilog HDL assignment warning at exp_five_clock.v(315): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464228 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(316) " "Verilog HDL assignment warning at exp_five_clock.v(316): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464228 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(317) " "Verilog HDL assignment warning at exp_five_clock.v(317): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464236 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(318) " "Verilog HDL assignment warning at exp_five_clock.v(318): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464236 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 exp_five_clock.v(332) " "Verilog HDL assignment warning at exp_five_clock.v(332): truncated value with size 32 to match size of target (17)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464236 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(333) " "Verilog HDL assignment warning at exp_five_clock.v(333): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464236 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(334) " "Verilog HDL assignment warning at exp_five_clock.v(334): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464236 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 exp_five_clock.v(335) " "Verilog HDL assignment warning at exp_five_clock.v(335): truncated value with size 32 to match size of target (6)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464236 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(340) " "Verilog HDL assignment warning at exp_five_clock.v(340): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(341) " "Verilog HDL assignment warning at exp_five_clock.v(341): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(342) " "Verilog HDL assignment warning at exp_five_clock.v(342): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(343) " "Verilog HDL assignment warning at exp_five_clock.v(343): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(350) " "Verilog HDL assignment warning at exp_five_clock.v(350): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(351) " "Verilog HDL assignment warning at exp_five_clock.v(351): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(352) " "Verilog HDL assignment warning at exp_five_clock.v(352): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(353) " "Verilog HDL assignment warning at exp_five_clock.v(353): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(354) " "Verilog HDL assignment warning at exp_five_clock.v(354): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(355) " "Verilog HDL assignment warning at exp_five_clock.v(355): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(376) " "Verilog HDL assignment warning at exp_five_clock.v(376): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(377) " "Verilog HDL assignment warning at exp_five_clock.v(377): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(378) " "Verilog HDL assignment warning at exp_five_clock.v(378): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464238 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(379) " "Verilog HDL assignment warning at exp_five_clock.v(379): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464266 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(380) " "Verilog HDL assignment warning at exp_five_clock.v(380): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464266 "|exp_five_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exp_five_clock.v(381) " "Verilog HDL assignment warning at exp_five_clock.v(381): truncated value with size 32 to match size of target (4)" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602430464279 "|exp_five_clock"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "89 " "Inferred 89 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod15\"" {  } { { "exp_five_clock.v" "Mod15" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "exp_five_clock.v" "Mod6" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 107 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "exp_five_clock.v" "Div5" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "exp_five_clock.v" "Mod9" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div13\"" {  } { { "exp_five_clock.v" "Div13" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 174 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod18\"" {  } { { "exp_five_clock.v" "Mod18" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod12\"" {  } { { "exp_five_clock.v" "Mod12" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "exp_five_clock.v" "Mod0" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "exp_five_clock.v" "Div0" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "exp_five_clock.v" "Mod3" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod27\"" {  } { { "exp_five_clock.v" "Mod27" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 257 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div23\"" {  } { { "exp_five_clock.v" "Div23" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 258 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod30\"" {  } { { "exp_five_clock.v" "Mod30" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod39\"" {  } { { "exp_five_clock.v" "Mod39" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 332 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div33\"" {  } { { "exp_five_clock.v" "Div33" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 333 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod42 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod42\"" {  } { { "exp_five_clock.v" "Mod42" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 351 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod33\"" {  } { { "exp_five_clock.v" "Mod33" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div28\"" {  } { { "exp_five_clock.v" "Div28" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 295 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod36\"" {  } { { "exp_five_clock.v" "Mod36" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 314 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod21\"" {  } { { "exp_five_clock.v" "Mod21" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 229 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div18\"" {  } { { "exp_five_clock.v" "Div18" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 230 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod24\"" {  } { { "exp_five_clock.v" "Mod24" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 235 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod45\"" {  } { { "exp_five_clock.v" "Mod45" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 377 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "exp_five_clock.v" "Div7" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 126 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div15\"" {  } { { "exp_five_clock.v" "Div15" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "exp_five_clock.v" "Div10" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 163 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "exp_five_clock.v" "Div2" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div25\"" {  } { { "exp_five_clock.v" "Div25" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 275 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div35\"" {  } { { "exp_five_clock.v" "Div35" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div30\"" {  } { { "exp_five_clock.v" "Div30" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 313 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div20\"" {  } { { "exp_five_clock.v" "Div20" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 234 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div38\"" {  } { { "exp_five_clock.v" "Div38" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 376 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod16\"" {  } { { "exp_five_clock.v" "Mod16" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div14\"" {  } { { "exp_five_clock.v" "Div14" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div16\"" {  } { { "exp_five_clock.v" "Div16" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 180 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "exp_five_clock.v" "Mod7" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "exp_five_clock.v" "Div6" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "exp_five_clock.v" "Div8" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 128 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "exp_five_clock.v" "Div11" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "exp_five_clock.v" "Mod1" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "exp_five_clock.v" "Div1" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "exp_five_clock.v" "Div3" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod28\"" {  } { { "exp_five_clock.v" "Mod28" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 259 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div24\"" {  } { { "exp_five_clock.v" "Div24" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 259 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div26\"" {  } { { "exp_five_clock.v" "Div26" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod40\"" {  } { { "exp_five_clock.v" "Mod40" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 334 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div34\"" {  } { { "exp_five_clock.v" "Div34" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 334 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div36\"" {  } { { "exp_five_clock.v" "Div36" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 352 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod34\"" {  } { { "exp_five_clock.v" "Mod34" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div29\"" {  } { { "exp_five_clock.v" "Div29" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div31\"" {  } { { "exp_five_clock.v" "Div31" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 315 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod22\"" {  } { { "exp_five_clock.v" "Mod22" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div19\"" {  } { { "exp_five_clock.v" "Div19" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 231 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div21\"" {  } { { "exp_five_clock.v" "Div21" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 236 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div39\"" {  } { { "exp_five_clock.v" "Div39" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 378 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod19\"" {  } { { "exp_five_clock.v" "Mod19" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 181 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod10\"" {  } { { "exp_five_clock.v" "Mod10" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod13\"" {  } { { "exp_five_clock.v" "Mod13" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "exp_five_clock.v" "Mod4" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod31\"" {  } { { "exp_five_clock.v" "Mod31" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod43\"" {  } { { "exp_five_clock.v" "Mod43" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 353 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod37\"" {  } { { "exp_five_clock.v" "Mod37" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 316 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod25\"" {  } { { "exp_five_clock.v" "Mod25" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod46 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod46\"" {  } { { "exp_five_clock.v" "Mod46" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 379 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "exp_five_clock.v" "Mod8" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "exp_five_clock.v" "Div9" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod17\"" {  } { { "exp_five_clock.v" "Mod17" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div17\"" {  } { { "exp_five_clock.v" "Div17" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 182 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div12\"" {  } { { "exp_five_clock.v" "Div12" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "exp_five_clock.v" "Mod2" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "exp_five_clock.v" "Div4" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod29\"" {  } { { "exp_five_clock.v" "Mod29" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 260 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div27\"" {  } { { "exp_five_clock.v" "Div27" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 279 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod41\"" {  } { { "exp_five_clock.v" "Mod41" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 335 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div37\"" {  } { { "exp_five_clock.v" "Div37" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 354 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod35\"" {  } { { "exp_five_clock.v" "Mod35" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 297 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div32\"" {  } { { "exp_five_clock.v" "Div32" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 317 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod23\"" {  } { { "exp_five_clock.v" "Mod23" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 232 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div22\"" {  } { { "exp_five_clock.v" "Div22" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div40\"" {  } { { "exp_five_clock.v" "Div40" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 380 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod11\"" {  } { { "exp_five_clock.v" "Mod11" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 131 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod20\"" {  } { { "exp_five_clock.v" "Mod20" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 183 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod14\"" {  } { { "exp_five_clock.v" "Mod14" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "exp_five_clock.v" "Mod5" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod32\"" {  } { { "exp_five_clock.v" "Mod32" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 280 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod44\"" {  } { { "exp_five_clock.v" "Mod44" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 355 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod38\"" {  } { { "exp_five_clock.v" "Mod38" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 318 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod26\"" {  } { { "exp_five_clock.v" "Mod26" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod47\"" {  } { { "exp_five_clock.v" "Mod47" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 381 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602430466470 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602430466470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod15 " "Elaborated megafunction instantiation \"lpm_divide:Mod15\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602430466813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod15 " "Instantiated megafunction \"lpm_divide:Mod15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430466813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430466813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430466813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430466813 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602430466813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d5m " "Found entity 1: lpm_divide_d5m" {  } { { "db/lpm_divide_d5m.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_d5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430467207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430467207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gnh " "Found entity 1: sign_div_unsign_gnh" {  } { { "db/sign_div_unsign_gnh.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_gnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430467288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430467288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_63f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_63f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_63f " "Found entity 1: alt_u_div_63f" {  } { { "db/alt_u_div_63f.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_63f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430467449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430467449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602430467560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430467560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430467560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430467560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430467560 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602430467560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430467802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430467802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430467907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430467907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_q2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430468034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430468034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod9 " "Elaborated megafunction instantiation \"lpm_divide:Mod9\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602430468085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod9 " "Instantiated megafunction \"lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430468085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430468085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430468085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430468085 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602430468085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430468276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430468276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430468367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430468367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430468458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430468458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 126 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602430469394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430469394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430469394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430469394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430469394 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 126 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602430469394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430469565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430469565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod16 " "Elaborated megafunction instantiation \"lpm_divide:Mod16\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602430469932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod16 " "Instantiated megafunction \"lpm_divide:Mod16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430469932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430469932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430469932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430469932 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602430469932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_75m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430470082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430470082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div14 " "Elaborated megafunction instantiation \"lpm_divide:Div14\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602430470129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div14 " "Instantiated megafunction \"lpm_divide:Div14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430470144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430470144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430470144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430470144 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602430470144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430470314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430470314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430470398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430470398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430470498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430470498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod8 " "Elaborated megafunction instantiation \"lpm_divide:Mod8\"" {  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602430471975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod8 " "Instantiated megafunction \"lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430471975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430471975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430471975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602430471975 ""}  } { { "exp_five_clock.v" "" { Text "D:/ShuDian_Buildings/exp_five_clock/exp_five_clock.v" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602430471975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/lpm_divide_q3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430472134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430472134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430472212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430472212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/ShuDian_Buildings/exp_five_clock/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602430472350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430472350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602430521595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602430533009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602430533009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7500 " "Implemented 7500 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602430535064 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602430535064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7445 " "Implemented 7445 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602430535064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602430535064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602430535180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 23:35:35 2020 " "Processing ended: Sun Oct 11 23:35:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602430535180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602430535180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602430535180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602430535180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1602430540325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602430540363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 23:35:38 2020 " "Processing started: Sun Oct 11 23:35:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602430540363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1602430540363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off exp_five_clock -c exp_five_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off exp_five_clock -c exp_five_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1602430540363 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1602430542001 ""}
{ "Info" "0" "" "Project  = exp_five_clock" {  } {  } 0 0 "Project  = exp_five_clock" 0 0 "Fitter" 0 0 1602430542001 ""}
{ "Info" "0" "" "Revision = exp_five_clock" {  } {  } 0 0 "Revision = exp_five_clock" 0 0 "Fitter" 0 0 1602430542001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1602430542662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1602430542662 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exp_five_clock 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"exp_five_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602430542863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602430542994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602430542994 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602430544081 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1602430544181 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1602430545716 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1602430582632 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 25 global CLKCTRL_G6 " "clk~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1602430583499 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1602430583499 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602430583499 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1602430583911 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602430583911 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1602430583932 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1602430583942 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1602430583942 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1602430583942 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp_five_clock.sdc " "Synopsys Design Constraints File file not found: 'exp_five_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1602430587564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1602430587573 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1602430587810 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1602430587811 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1602430587814 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1602430589126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1602430589133 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602430589133 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:44 " "Fitter preparation operations ending: elapsed time is 00:00:44" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602430589753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602430620753 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1602430624106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:03 " "Fitter placement preparation operations ending: elapsed time is 00:01:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602430683706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602430785027 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602430817822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602430817822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602430821711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "D:/ShuDian_Buildings/exp_five_clock/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1602430854604 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602430854604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1602430903728 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602430903728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:08 " "Fitter routing operations ending: elapsed time is 00:01:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602430903734 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 23.71 " "Total time spent on timing analysis during the Fitter is 23.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1602430924535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602430924742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602430939576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1602430939583 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1602430953099 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:50 " "Fitter post-fit operations ending: elapsed time is 00:00:50" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602430974780 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDian_Buildings/exp_five_clock/output_files/exp_five_clock.fit.smsg " "Generated suppressed messages file D:/ShuDian_Buildings/exp_five_clock/output_files/exp_five_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602430976696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6270 " "Peak virtual memory: 6270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602430980558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 23:43:00 2020 " "Processing ended: Sun Oct 11 23:43:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602430980558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:22 " "Elapsed time: 00:07:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602430980558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:26 " "Total CPU time (on all processors): 00:09:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602430980558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602430980558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1602430983716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602430983747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 23:43:03 2020 " "Processing started: Sun Oct 11 23:43:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602430983747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1602430983747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off exp_five_clock -c exp_five_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off exp_five_clock -c exp_five_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1602430983747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1602430988322 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1602431007792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602431008701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 23:43:28 2020 " "Processing ended: Sun Oct 11 23:43:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602431008701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602431008701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602431008701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1602431008701 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1602431009619 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1602431012378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602431012408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 23:43:31 2020 " "Processing started: Sun Oct 11 23:43:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602431012408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431012408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exp_five_clock -c exp_five_clock " "Command: quartus_sta exp_five_clock -c exp_five_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431012409 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1602431013570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431017647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431017647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431017756 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431017756 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exp_five_clock.sdc " "Synopsys Design Constraints File file not found: 'exp_five_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431019703 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431019704 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_1s clk_1s " "create_clock -period 1.000 -name clk_1s clk_1s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602431019749 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1602431019749 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431019749 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431019807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431019897 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1602431019900 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602431019945 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602431021514 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431021514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.095 " "Worst-case setup slack is -37.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.095           -2428.196 clk_1s  " "  -37.095           -2428.196 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.235             -93.324 clk  " "   -5.235             -93.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431021519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk  " "    0.393               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 clk_1s  " "    0.765               0.000 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431021711 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431021716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431021721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.466 " "Worst-case minimum pulse width slack is -0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466             -72.648 clk_1s  " "   -0.466             -72.648 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437             -18.471 clk  " "   -0.437             -18.471 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431021725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431021725 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602431021946 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431022026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431036723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431037564 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602431038080 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431038080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.975 " "Worst-case setup slack is -37.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.975           -2458.765 clk_1s  " "  -37.975           -2458.765 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.346             -91.104 clk  " "   -5.346             -91.104 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431038084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk  " "    0.387               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 clk_1s  " "    0.753               0.000 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431038295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431038301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431038311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.451 " "Worst-case minimum pulse width slack is -0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451             -19.943 clk  " "   -0.451             -19.943 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434             -71.525 clk_1s  " "   -0.434             -71.525 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431038316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431038316 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602431038522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431039014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431055425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431056591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602431056809 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431056809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.090 " "Worst-case setup slack is -20.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431056814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431056814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.090           -1349.915 clk_1s  " "  -20.090           -1349.915 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431056814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.307             -43.456 clk  " "   -3.307             -43.456 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431056814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431056814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.209 " "Worst-case hold slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431057046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431057046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 clk  " "    0.209               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431057046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk_1s  " "    0.393               0.000 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431057046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431057046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431057053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431057058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.454 " "Worst-case minimum pulse width slack is -0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431057065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431057065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.454              -3.545 clk  " "   -0.454              -3.545 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431057065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184              -4.992 clk_1s  " "   -0.184              -4.992 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431057065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431057065 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1602431057273 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431058498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1602431058726 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431058726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.575 " "Worst-case setup slack is -18.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431058731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431058731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.575           -1239.815 clk_1s  " "  -18.575           -1239.815 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431058731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.797             -36.880 clk  " "   -2.797             -36.880 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431058731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431058731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.196 " "Worst-case hold slack is 0.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431059019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431059019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 clk  " "    0.196               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431059019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 clk_1s  " "    0.359               0.000 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431059019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431059019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431059043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431059057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.452 " "Worst-case minimum pulse width slack is -0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431059063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431059063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -3.558 clk  " "   -0.452              -3.558 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431059063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116              -2.205 clk_1s  " "   -0.116              -2.205 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1602431059063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431059063 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431063321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431063331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5202 " "Peak virtual memory: 5202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602431063519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 23:44:23 2020 " "Processing ended: Sun Oct 11 23:44:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602431063519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602431063519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602431063519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431063519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1602431066914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602431066949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 23:44:26 2020 " "Processing started: Sun Oct 11 23:44:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602431066949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1602431066949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off exp_five_clock -c exp_five_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off exp_five_clock -c exp_five_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1602431066949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1602431072775 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1602431073070 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "exp_five_clock.vo D:/ShuDian_Buildings/exp_five_clock/simulation/modelsim/ simulation " "Generated file exp_five_clock.vo in folder \"D:/ShuDian_Buildings/exp_five_clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1602431076501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602431076807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 23:44:36 2020 " "Processing ended: Sun Oct 11 23:44:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602431076807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602431076807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602431076807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1602431076807 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Quartus Prime Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1602431077629 ""}
