FIRRTL version 1.2.0
circuit ALU :
  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_func : UInt<4> @[4-soc/src/main/scala/riscv/core/ALU.scala 38:14]
    input io_op1 : UInt<32> @[4-soc/src/main/scala/riscv/core/ALU.scala 38:14]
    input io_op2 : UInt<32> @[4-soc/src/main/scala/riscv/core/ALU.scala 38:14]
    output io_result : UInt<32> @[4-soc/src/main/scala/riscv/core/ALU.scala 38:14]

    node _T = asUInt(UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_1 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_2 = eq(_T, _T_1) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T = add(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 50:27]
    node _io_result_T_1 = tail(_io_result_T, 1) @[4-soc/src/main/scala/riscv/core/ALU.scala 50:27]
    node _T_3 = asUInt(UInt<2>("h2")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_4 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_5 = eq(_T_3, _T_4) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_2 = sub(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 53:27]
    node _io_result_T_3 = tail(_io_result_T_2, 1) @[4-soc/src/main/scala/riscv/core/ALU.scala 53:27]
    node _T_6 = asUInt(UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_7 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_8 = eq(_T_6, _T_7) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_4 = bits(io_op2, 4, 0) @[4-soc/src/main/scala/riscv/core/ALU.scala 56:36]
    node _io_result_T_5 = dshl(io_op1, _io_result_T_4) @[4-soc/src/main/scala/riscv/core/ALU.scala 56:27]
    node _T_9 = asUInt(UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_10 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_11 = eq(_T_9, _T_10) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_6 = asSInt(io_op1) @[4-soc/src/main/scala/riscv/core/ALU.scala 59:27]
    node _io_result_T_7 = asSInt(io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 59:43]
    node _io_result_T_8 = lt(_io_result_T_6, _io_result_T_7) @[4-soc/src/main/scala/riscv/core/ALU.scala 59:34]
    node _T_12 = asUInt(UInt<3>("h5")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_13 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_14 = eq(_T_12, _T_13) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_9 = xor(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 62:27]
    node _T_15 = asUInt(UInt<3>("h6")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_16 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_17 = eq(_T_15, _T_16) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_10 = or(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 65:27]
    node _T_18 = asUInt(UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_19 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_20 = eq(_T_18, _T_19) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_11 = and(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 68:27]
    node _T_21 = asUInt(UInt<4>("h8")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_22 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_23 = eq(_T_21, _T_22) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_12 = bits(io_op2, 4, 0) @[4-soc/src/main/scala/riscv/core/ALU.scala 71:36]
    node _io_result_T_13 = dshr(io_op1, _io_result_T_12) @[4-soc/src/main/scala/riscv/core/ALU.scala 71:27]
    node _T_24 = asUInt(UInt<4>("h9")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_25 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_26 = eq(_T_24, _T_25) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_14 = asSInt(io_op1) @[4-soc/src/main/scala/riscv/core/ALU.scala 74:28]
    node _io_result_T_15 = bits(io_op2, 4, 0) @[4-soc/src/main/scala/riscv/core/ALU.scala 74:44]
    node _io_result_T_16 = dshr(_io_result_T_14, _io_result_T_15) @[4-soc/src/main/scala/riscv/core/ALU.scala 74:35]
    node _io_result_T_17 = asUInt(_io_result_T_16) @[4-soc/src/main/scala/riscv/core/ALU.scala 74:52]
    node _T_27 = asUInt(UInt<4>("ha")) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_28 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _T_29 = eq(_T_27, _T_28) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19]
    node _io_result_T_18 = lt(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 77:27]
    node _GEN_0 = mux(_T_29, _io_result_T_18, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/ALU.scala 47:13 48:19 77:17]
    node _GEN_1 = mux(_T_26, _io_result_T_17, _GEN_0) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19 74:17]
    node _GEN_2 = mux(_T_23, _io_result_T_13, _GEN_1) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19 71:17]
    node _GEN_3 = mux(_T_20, _io_result_T_11, _GEN_2) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19 68:17]
    node _GEN_4 = mux(_T_17, _io_result_T_10, _GEN_3) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19 65:17]
    node _GEN_5 = mux(_T_14, _io_result_T_9, _GEN_4) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19 62:17]
    node _GEN_6 = mux(_T_11, _io_result_T_8, _GEN_5) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19 59:17]
    node _GEN_7 = mux(_T_8, _io_result_T_5, _GEN_6) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19 56:17]
    node _GEN_8 = mux(_T_5, _io_result_T_3, _GEN_7) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19 53:17]
    node _GEN_9 = mux(_T_2, _io_result_T_1, _GEN_8) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:19 50:17]
    io_result <= bits(_GEN_9, 31, 0)
