$date
	Sun Oct 23 00:39:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#387496
b111 !
1"
#387498
b111 &
b111 %
1$
#387499
0"
#387502
b10110 &
b10110 %
#387506
b1011 &
b1011 %
#387510
b100010 &
b100010 %
#387514
b10001 &
b10001 %
#387518
b110100 &
b110100 %
#387522
b11010 &
b11010 %
#387526
b1101 &
b1101 %
#387530
b101000 &
b101000 %
#387534
b10100 &
b10100 %
#387538
b1010 &
b1010 %
#387542
b101 &
b101 %
#387546
b10000 &
b10000 %
#387550
b1000 &
b1000 %
#387554
b100 &
b100 %
#387558
b10 &
b10 %
#387562
b1 &
b1 %
1#
#387566
b0 &
0#
b0 %
0$
#1392936
b10100 !
1"
#1392938
b10100 &
b10100 %
1$
#1392939
0"
#1392942
b1010 &
b1010 %
#1392946
b101 &
b101 %
#1392950
b10000 &
b10000 %
#1392954
b1000 &
b1000 %
#1392958
b100 &
b100 %
#1392962
b10 &
b10 %
#1392966
b1 &
1#
b1 %
#1392970
b0 &
b0 %
0#
0$
#2390423
1"
#2390426
b10100 &
b10100 %
1$
#2390427
0"
#2390430
b1010 &
b1010 %
#2390434
b101 &
b101 %
#2390438
b10000 &
b10000 %
#2390442
b1000 &
b1000 %
#2390446
b100 &
b100 %
#2390450
b10 &
b10 %
#2390454
b1 &
1#
b1 %
#2390458
b0 &
b0 %
0#
0$
#4500012
