
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000cf0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e78  08000e78  00002430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e78  08000e78  00002430  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000e78  08000e78  00001e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000e80  08000e80  00002430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e80  08000e80  00001e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000e84  08000e84  00001e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000430  20000000  08000e88  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002430  2**0
                  CONTENTS
 10 .bss          00000040  20000430  20000430  00002430  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000470  20000470  00002430  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002430  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001718  00000000  00000000  00002460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000005fc  00000000  00000000  00003b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000188  00000000  00000000  00004178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000011a  00000000  00000000  00004300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000297f  00000000  00000000  0000441a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000020be  00000000  00000000  00006d99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a7b3  00000000  00000000  00008e57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0001360a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000052c  00000000  00000000  00013650  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  00013b7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000430 	.word	0x20000430
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000e60 	.word	0x08000e60

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000434 	.word	0x20000434
 80001c4:	08000e60 	.word	0x08000e60

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <delay>:
char msg[1024] = "UART Tx Testing!";

USART_Handle_t usart3_handle;

void delay(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 500000/2; i++);
 80001de:	2300      	movs	r3, #0
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	e002      	b.n	80001ea <delay+0x12>
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	3301      	adds	r3, #1
 80001e8:	607b      	str	r3, [r7, #4]
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	4a04      	ldr	r2, [pc, #16]	@ (8000200 <delay+0x28>)
 80001ee:	4293      	cmp	r3, r2
 80001f0:	d9f8      	bls.n	80001e4 <delay+0xc>
}
 80001f2:	bf00      	nop
 80001f4:	bf00      	nop
 80001f6:	370c      	adds	r7, #12
 80001f8:	46bd      	mov	sp, r7
 80001fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fe:	4770      	bx	lr
 8000200:	0003d08f 	.word	0x0003d08f

08000204 <USART3_Init>:


void USART3_Init(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	usart3_handle.pUSARTx = USART3;
 8000208:	4b0d      	ldr	r3, [pc, #52]	@ (8000240 <USART3_Init+0x3c>)
 800020a:	4a0e      	ldr	r2, [pc, #56]	@ (8000244 <USART3_Init+0x40>)
 800020c:	601a      	str	r2, [r3, #0]
	usart3_handle.USART_Config.USART_Baud = USART_STD_BAUD_115200;
 800020e:	4b0c      	ldr	r3, [pc, #48]	@ (8000240 <USART3_Init+0x3c>)
 8000210:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000214:	609a      	str	r2, [r3, #8]
	usart3_handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 8000216:	4b0a      	ldr	r3, [pc, #40]	@ (8000240 <USART3_Init+0x3c>)
 8000218:	2200      	movs	r2, #0
 800021a:	73da      	strb	r2, [r3, #15]
	usart3_handle.USART_Config.USART_Mode = USART_MODE_ONLY_TX;
 800021c:	4b08      	ldr	r3, [pc, #32]	@ (8000240 <USART3_Init+0x3c>)
 800021e:	2200      	movs	r2, #0
 8000220:	711a      	strb	r2, [r3, #4]
	usart3_handle.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 8000222:	4b07      	ldr	r3, [pc, #28]	@ (8000240 <USART3_Init+0x3c>)
 8000224:	2200      	movs	r2, #0
 8000226:	731a      	strb	r2, [r3, #12]
	usart3_handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 8000228:	4b05      	ldr	r3, [pc, #20]	@ (8000240 <USART3_Init+0x3c>)
 800022a:	2200      	movs	r2, #0
 800022c:	735a      	strb	r2, [r3, #13]
	usart3_handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 800022e:	4b04      	ldr	r3, [pc, #16]	@ (8000240 <USART3_Init+0x3c>)
 8000230:	2200      	movs	r2, #0
 8000232:	739a      	strb	r2, [r3, #14]
	USART_Init(&usart3_handle);
 8000234:	4802      	ldr	r0, [pc, #8]	@ (8000240 <USART3_Init+0x3c>)
 8000236:	f000 fc6b 	bl	8000b10 <USART_Init>
}
 800023a:	bf00      	nop
 800023c:	bd80      	pop	{r7, pc}
 800023e:	bf00      	nop
 8000240:	2000044c 	.word	0x2000044c
 8000244:	40004800 	.word	0x40004800

08000248 <USART3_GPIO_Init>:

void USART3_GPIO_Init(void)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b084      	sub	sp, #16
 800024c:	af00      	add	r7, sp, #0
	GPIO_Handle_t usart_gpios;
	usart_gpios.pGPIOx = GPIOB;
 800024e:	4b0e      	ldr	r3, [pc, #56]	@ (8000288 <USART3_GPIO_Init+0x40>)
 8000250:	607b      	str	r3, [r7, #4]
	usart_gpios.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000252:	2302      	movs	r3, #2
 8000254:	727b      	strb	r3, [r7, #9]
	usart_gpios.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000256:	2300      	movs	r3, #0
 8000258:	733b      	strb	r3, [r7, #12]
	usart_gpios.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800025a:	2301      	movs	r3, #1
 800025c:	72fb      	strb	r3, [r7, #11]
	usart_gpios.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800025e:	2302      	movs	r3, #2
 8000260:	72bb      	strb	r3, [r7, #10]
	usart_gpios.GPIO_PinConfig.GPIO_PinAltFunMode = 7; //USART
 8000262:	2307      	movs	r3, #7
 8000264:	737b      	strb	r3, [r7, #13]

	// usart1 TX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_10;
 8000266:	230a      	movs	r3, #10
 8000268:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 800026a:	1d3b      	adds	r3, r7, #4
 800026c:	4618      	mov	r0, r3
 800026e:	f000 f961 	bl	8000534 <GPIO_Init>

	// usart1 RX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_11;
 8000272:	230b      	movs	r3, #11
 8000274:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 8000276:	1d3b      	adds	r3, r7, #4
 8000278:	4618      	mov	r0, r3
 800027a:	f000 f95b 	bl	8000534 <GPIO_Init>

}
 800027e:	bf00      	nop
 8000280:	3710      	adds	r7, #16
 8000282:	46bd      	mov	sp, r7
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	40020400 	.word	0x40020400

0800028c <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b084      	sub	sp, #16
 8000290:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioBtn;
	//button
	GpioBtn.pGPIOx = GPIOA;
 8000292:	4b09      	ldr	r3, [pc, #36]	@ (80002b8 <GPIO_ButtonInit+0x2c>)
 8000294:	607b      	str	r3, [r7, #4]
	GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 8000296:	2300      	movs	r3, #0
 8000298:	723b      	strb	r3, [r7, #8]
	GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800029a:	2300      	movs	r3, #0
 800029c:	727b      	strb	r3, [r7, #9]
	GpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800029e:	2302      	movs	r3, #2
 80002a0:	72bb      	strb	r3, [r7, #10]
	GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002a2:	2300      	movs	r3, #0
 80002a4:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GpioBtn);
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	4618      	mov	r0, r3
 80002aa:	f000 f943 	bl	8000534 <GPIO_Init>

}
 80002ae:	bf00      	nop
 80002b0:	3710      	adds	r7, #16
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40020000 	.word	0x40020000

080002bc <main>:
//        *(volatile uint8_t *)&USART3->DR = 'U';
//    }
//}

int main(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
	//	usart3_blast_test();

	GPIO_ButtonInit();
 80002c0:	f7ff ffe4 	bl	800028c <GPIO_ButtonInit>

	USART3_GPIO_Init();
 80002c4:	f7ff ffc0 	bl	8000248 <USART3_GPIO_Init>

	USART3_Init();
 80002c8:	f7ff ff9c 	bl	8000204 <USART3_Init>

	USART_PeripheralControl(USART3, ENABLE);
 80002cc:	2101      	movs	r1, #1
 80002ce:	480c      	ldr	r0, [pc, #48]	@ (8000300 <main+0x44>)
 80002d0:	f000 fd72 	bl	8000db8 <USART_PeripheralControl>

	while(1)
	{
		while(! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) ); // wait for button press
 80002d4:	bf00      	nop
 80002d6:	2100      	movs	r1, #0
 80002d8:	480a      	ldr	r0, [pc, #40]	@ (8000304 <main+0x48>)
 80002da:	f000 fad5 	bl	8000888 <GPIO_ReadFromInputPin>
 80002de:	4603      	mov	r3, r0
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d0f8      	beq.n	80002d6 <main+0x1a>

		delay(); // avoid button debounce ~200ms delay
 80002e4:	f7ff ff78 	bl	80001d8 <delay>

		USART_SendData(&usart3_handle, (uint8_t*)msg, strlen(msg));
 80002e8:	4807      	ldr	r0, [pc, #28]	@ (8000308 <main+0x4c>)
 80002ea:	f7ff ff6d 	bl	80001c8 <strlen>
 80002ee:	4603      	mov	r3, r0
 80002f0:	461a      	mov	r2, r3
 80002f2:	4905      	ldr	r1, [pc, #20]	@ (8000308 <main+0x4c>)
 80002f4:	4805      	ldr	r0, [pc, #20]	@ (800030c <main+0x50>)
 80002f6:	f000 fd11 	bl	8000d1c <USART_SendData>

		delay();
 80002fa:	f7ff ff6d 	bl	80001d8 <delay>
		while(! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) ); // wait for button press
 80002fe:	e7e9      	b.n	80002d4 <main+0x18>
 8000300:	40004800 	.word	0x40004800
 8000304:	40020000 	.word	0x40020000
 8000308:	20000000 	.word	0x20000000
 800030c:	2000044c 	.word	0x2000044c

08000310 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000310:	480d      	ldr	r0, [pc, #52]	@ (8000348 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000312:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000314:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000318:	480c      	ldr	r0, [pc, #48]	@ (800034c <LoopForever+0x6>)
  ldr r1, =_edata
 800031a:	490d      	ldr	r1, [pc, #52]	@ (8000350 <LoopForever+0xa>)
  ldr r2, =_sidata
 800031c:	4a0d      	ldr	r2, [pc, #52]	@ (8000354 <LoopForever+0xe>)
  movs r3, #0
 800031e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000320:	e002      	b.n	8000328 <LoopCopyDataInit>

08000322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000326:	3304      	adds	r3, #4

08000328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800032a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800032c:	d3f9      	bcc.n	8000322 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800032e:	4a0a      	ldr	r2, [pc, #40]	@ (8000358 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000330:	4c0a      	ldr	r4, [pc, #40]	@ (800035c <LoopForever+0x16>)
  movs r3, #0
 8000332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000334:	e001      	b.n	800033a <LoopFillZerobss>

08000336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000338:	3204      	adds	r2, #4

0800033a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800033a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800033c:	d3fb      	bcc.n	8000336 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800033e:	f000 fd6b 	bl	8000e18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000342:	f7ff ffbb 	bl	80002bc <main>

08000346 <LoopForever>:

LoopForever:
  b LoopForever
 8000346:	e7fe      	b.n	8000346 <LoopForever>
  ldr   r0, =_estack
 8000348:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800034c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000350:	20000430 	.word	0x20000430
  ldr r2, =_sidata
 8000354:	08000e88 	.word	0x08000e88
  ldr r2, =_sbss
 8000358:	20000430 	.word	0x20000430
  ldr r4, =_ebss
 800035c:	20000470 	.word	0x20000470

08000360 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000360:	e7fe      	b.n	8000360 <ADC_IRQHandler>
	...

08000364 <GPIO_PeriClockControl>:
 * 	@return					-	none
 *
 * 	@Note					-	none
 *************************************************************************************************************/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000364:	b480      	push	{r7}
 8000366:	b083      	sub	sp, #12
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
 800036c:	460b      	mov	r3, r1
 800036e:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE){
 8000370:	78fb      	ldrb	r3, [r7, #3]
 8000372:	2b01      	cmp	r3, #1
 8000374:	d162      	bne.n	800043c <GPIO_PeriClockControl+0xd8>
		if(pGPIOx == GPIOA)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	4a64      	ldr	r2, [pc, #400]	@ (800050c <GPIO_PeriClockControl+0x1a8>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d106      	bne.n	800038c <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800037e:	4b64      	ldr	r3, [pc, #400]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000382:	4a63      	ldr	r2, [pc, #396]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000384:	f043 0301 	orr.w	r3, r3, #1
 8000388:	6313      	str	r3, [r2, #48]	@ 0x30
		else if(pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 800038a:	e0b9      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	4a61      	ldr	r2, [pc, #388]	@ (8000514 <GPIO_PeriClockControl+0x1b0>)
 8000390:	4293      	cmp	r3, r2
 8000392:	d106      	bne.n	80003a2 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000394:	4b5e      	ldr	r3, [pc, #376]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000398:	4a5d      	ldr	r2, [pc, #372]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 800039a:	f043 0302 	orr.w	r3, r3, #2
 800039e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003a0:	e0ae      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a5c      	ldr	r2, [pc, #368]	@ (8000518 <GPIO_PeriClockControl+0x1b4>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d106      	bne.n	80003b8 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003aa:	4b59      	ldr	r3, [pc, #356]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80003ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ae:	4a58      	ldr	r2, [pc, #352]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80003b0:	f043 0304 	orr.w	r3, r3, #4
 80003b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003b6:	e0a3      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	4a58      	ldr	r2, [pc, #352]	@ (800051c <GPIO_PeriClockControl+0x1b8>)
 80003bc:	4293      	cmp	r3, r2
 80003be:	d106      	bne.n	80003ce <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80003c0:	4b53      	ldr	r3, [pc, #332]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80003c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c4:	4a52      	ldr	r2, [pc, #328]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80003c6:	f043 0308 	orr.w	r3, r3, #8
 80003ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003cc:	e098      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	4a53      	ldr	r2, [pc, #332]	@ (8000520 <GPIO_PeriClockControl+0x1bc>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	d106      	bne.n	80003e4 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003d6:	4b4e      	ldr	r3, [pc, #312]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80003d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003da:	4a4d      	ldr	r2, [pc, #308]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80003dc:	f043 0310 	orr.w	r3, r3, #16
 80003e0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003e2:	e08d      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	4a4f      	ldr	r2, [pc, #316]	@ (8000524 <GPIO_PeriClockControl+0x1c0>)
 80003e8:	4293      	cmp	r3, r2
 80003ea:	d106      	bne.n	80003fa <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80003ec:	4b48      	ldr	r3, [pc, #288]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80003ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003f0:	4a47      	ldr	r2, [pc, #284]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80003f2:	f043 0320 	orr.w	r3, r3, #32
 80003f6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003f8:	e082      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	4a4a      	ldr	r2, [pc, #296]	@ (8000528 <GPIO_PeriClockControl+0x1c4>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d106      	bne.n	8000410 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000402:	4b43      	ldr	r3, [pc, #268]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000406:	4a42      	ldr	r2, [pc, #264]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000408:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800040c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800040e:	e077      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	4a46      	ldr	r2, [pc, #280]	@ (800052c <GPIO_PeriClockControl+0x1c8>)
 8000414:	4293      	cmp	r3, r2
 8000416:	d106      	bne.n	8000426 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000418:	4b3d      	ldr	r3, [pc, #244]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 800041a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800041c:	4a3c      	ldr	r2, [pc, #240]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 800041e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000422:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000424:	e06c      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4a41      	ldr	r2, [pc, #260]	@ (8000530 <GPIO_PeriClockControl+0x1cc>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d168      	bne.n	8000500 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 800042e:	4b38      	ldr	r3, [pc, #224]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000432:	4a37      	ldr	r2, [pc, #220]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000434:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000438:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800043a:	e061      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	4a33      	ldr	r2, [pc, #204]	@ (800050c <GPIO_PeriClockControl+0x1a8>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d106      	bne.n	8000452 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 8000444:	4b32      	ldr	r3, [pc, #200]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000448:	4a31      	ldr	r2, [pc, #196]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 800044a:	f023 0301 	bic.w	r3, r3, #1
 800044e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000450:	e056      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4a2f      	ldr	r2, [pc, #188]	@ (8000514 <GPIO_PeriClockControl+0x1b0>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d106      	bne.n	8000468 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 800045a:	4b2d      	ldr	r3, [pc, #180]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800045e:	4a2c      	ldr	r2, [pc, #176]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000460:	f023 0302 	bic.w	r3, r3, #2
 8000464:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000466:	e04b      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	4a2b      	ldr	r2, [pc, #172]	@ (8000518 <GPIO_PeriClockControl+0x1b4>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d106      	bne.n	800047e <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000470:	4b27      	ldr	r3, [pc, #156]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000474:	4a26      	ldr	r2, [pc, #152]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000476:	f023 0304 	bic.w	r3, r3, #4
 800047a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800047c:	e040      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	4a26      	ldr	r2, [pc, #152]	@ (800051c <GPIO_PeriClockControl+0x1b8>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d106      	bne.n	8000494 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 8000486:	4b22      	ldr	r3, [pc, #136]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 8000488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800048a:	4a21      	ldr	r2, [pc, #132]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 800048c:	f023 0308 	bic.w	r3, r3, #8
 8000490:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000492:	e035      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	4a22      	ldr	r2, [pc, #136]	@ (8000520 <GPIO_PeriClockControl+0x1bc>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d106      	bne.n	80004aa <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 800049c:	4b1c      	ldr	r3, [pc, #112]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 800049e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80004a2:	f023 0310 	bic.w	r3, r3, #16
 80004a6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004a8:	e02a      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	4a1d      	ldr	r2, [pc, #116]	@ (8000524 <GPIO_PeriClockControl+0x1c0>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d106      	bne.n	80004c0 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 80004b2:	4b17      	ldr	r3, [pc, #92]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80004b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004b6:	4a16      	ldr	r2, [pc, #88]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80004b8:	f023 0320 	bic.w	r3, r3, #32
 80004bc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004be:	e01f      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	4a19      	ldr	r2, [pc, #100]	@ (8000528 <GPIO_PeriClockControl+0x1c4>)
 80004c4:	4293      	cmp	r3, r2
 80004c6:	d106      	bne.n	80004d6 <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 80004c8:	4b11      	ldr	r3, [pc, #68]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80004ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004cc:	4a10      	ldr	r2, [pc, #64]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80004ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80004d2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004d4:	e014      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	4a14      	ldr	r2, [pc, #80]	@ (800052c <GPIO_PeriClockControl+0x1c8>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d106      	bne.n	80004ec <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 80004de:	4b0c      	ldr	r3, [pc, #48]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80004e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80004e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80004e8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004ea:	e009      	b.n	8000500 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	4a10      	ldr	r2, [pc, #64]	@ (8000530 <GPIO_PeriClockControl+0x1cc>)
 80004f0:	4293      	cmp	r3, r2
 80004f2:	d105      	bne.n	8000500 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 80004f4:	4b06      	ldr	r3, [pc, #24]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80004f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004f8:	4a05      	ldr	r2, [pc, #20]	@ (8000510 <GPIO_PeriClockControl+0x1ac>)
 80004fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80004fe:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000500:	bf00      	nop
 8000502:	370c      	adds	r7, #12
 8000504:	46bd      	mov	sp, r7
 8000506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050a:	4770      	bx	lr
 800050c:	40020000 	.word	0x40020000
 8000510:	40023800 	.word	0x40023800
 8000514:	40020400 	.word	0x40020400
 8000518:	40020800 	.word	0x40020800
 800051c:	40020c00 	.word	0x40020c00
 8000520:	40021000 	.word	0x40021000
 8000524:	40021400 	.word	0x40021400
 8000528:	40021800 	.word	0x40021800
 800052c:	40021c00 	.word	0x40021c00
 8000530:	40022000 	.word	0x40022000

08000534 <GPIO_Init>:
 * 	@return					-	none
 *
 * 	@Note					-	none
 *************************************************************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b086      	sub	sp, #24
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0; // temporary register
 800053c:	2300      	movs	r3, #0
 800053e:	617b      	str	r3, [r7, #20]

	//enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	2101      	movs	r1, #1
 8000546:	4618      	mov	r0, r3
 8000548:	f7ff ff0c 	bl	8000364 <GPIO_PeriClockControl>


	// 1. Configure mode of GPIO pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	795b      	ldrb	r3, [r3, #5]
 8000550:	2b03      	cmp	r3, #3
 8000552:	d820      	bhi.n	8000596 <GPIO_Init+0x62>
	{
		//Non-interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	795b      	ldrb	r3, [r3, #5]
 8000558:	461a      	mov	r2, r3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	791b      	ldrb	r3, [r3, #4]
 800055e:	005b      	lsls	r3, r3, #1
 8000560:	fa02 f303 	lsl.w	r3, r2, r3
 8000564:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clear
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	681a      	ldr	r2, [r3, #0]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	791b      	ldrb	r3, [r3, #4]
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	2103      	movs	r1, #3
 8000574:	fa01 f303 	lsl.w	r3, r1, r3
 8000578:	43db      	mvns	r3, r3
 800057a:	4619      	mov	r1, r3
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	400a      	ands	r2, r1
 8000582:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //set
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	6819      	ldr	r1, [r3, #0]
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	697a      	ldr	r2, [r7, #20]
 8000590:	430a      	orrs	r2, r1
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	e0d2      	b.n	800073c <GPIO_Init+0x208>
	}
	else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	795b      	ldrb	r3, [r3, #5]
 800059a:	2b04      	cmp	r3, #4
 800059c:	d117      	bne.n	80005ce <GPIO_Init+0x9a>
		{
			//1. Configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800059e:	4b4b      	ldr	r3, [pc, #300]	@ (80006cc <GPIO_Init+0x198>)
 80005a0:	68db      	ldr	r3, [r3, #12]
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	7912      	ldrb	r2, [r2, #4]
 80005a6:	4611      	mov	r1, r2
 80005a8:	2201      	movs	r2, #1
 80005aa:	408a      	lsls	r2, r1
 80005ac:	4611      	mov	r1, r2
 80005ae:	4a47      	ldr	r2, [pc, #284]	@ (80006cc <GPIO_Init+0x198>)
 80005b0:	430b      	orrs	r3, r1
 80005b2:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005b4:	4b45      	ldr	r3, [pc, #276]	@ (80006cc <GPIO_Init+0x198>)
 80005b6:	689b      	ldr	r3, [r3, #8]
 80005b8:	687a      	ldr	r2, [r7, #4]
 80005ba:	7912      	ldrb	r2, [r2, #4]
 80005bc:	4611      	mov	r1, r2
 80005be:	2201      	movs	r2, #1
 80005c0:	408a      	lsls	r2, r1
 80005c2:	43d2      	mvns	r2, r2
 80005c4:	4611      	mov	r1, r2
 80005c6:	4a41      	ldr	r2, [pc, #260]	@ (80006cc <GPIO_Init+0x198>)
 80005c8:	400b      	ands	r3, r1
 80005ca:	6093      	str	r3, [r2, #8]
 80005cc:	e035      	b.n	800063a <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	795b      	ldrb	r3, [r3, #5]
 80005d2:	2b05      	cmp	r3, #5
 80005d4:	d117      	bne.n	8000606 <GPIO_Init+0xd2>
		{
			//1. Configure RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005d6:	4b3d      	ldr	r3, [pc, #244]	@ (80006cc <GPIO_Init+0x198>)
 80005d8:	68db      	ldr	r3, [r3, #12]
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	7912      	ldrb	r2, [r2, #4]
 80005de:	4611      	mov	r1, r2
 80005e0:	2201      	movs	r2, #1
 80005e2:	408a      	lsls	r2, r1
 80005e4:	4611      	mov	r1, r2
 80005e6:	4a39      	ldr	r2, [pc, #228]	@ (80006cc <GPIO_Init+0x198>)
 80005e8:	430b      	orrs	r3, r1
 80005ea:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding FTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ec:	4b37      	ldr	r3, [pc, #220]	@ (80006cc <GPIO_Init+0x198>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	687a      	ldr	r2, [r7, #4]
 80005f2:	7912      	ldrb	r2, [r2, #4]
 80005f4:	4611      	mov	r1, r2
 80005f6:	2201      	movs	r2, #1
 80005f8:	408a      	lsls	r2, r1
 80005fa:	43d2      	mvns	r2, r2
 80005fc:	4611      	mov	r1, r2
 80005fe:	4a33      	ldr	r2, [pc, #204]	@ (80006cc <GPIO_Init+0x198>)
 8000600:	400b      	ands	r3, r1
 8000602:	60d3      	str	r3, [r2, #12]
 8000604:	e019      	b.n	800063a <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	795b      	ldrb	r3, [r3, #5]
 800060a:	2b06      	cmp	r3, #6
 800060c:	d115      	bne.n	800063a <GPIO_Init+0x106>
		{
			//1. Configure both FTSR and RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800060e:	4b2f      	ldr	r3, [pc, #188]	@ (80006cc <GPIO_Init+0x198>)
 8000610:	68db      	ldr	r3, [r3, #12]
 8000612:	687a      	ldr	r2, [r7, #4]
 8000614:	7912      	ldrb	r2, [r2, #4]
 8000616:	4611      	mov	r1, r2
 8000618:	2201      	movs	r2, #1
 800061a:	408a      	lsls	r2, r1
 800061c:	4611      	mov	r1, r2
 800061e:	4a2b      	ldr	r2, [pc, #172]	@ (80006cc <GPIO_Init+0x198>)
 8000620:	430b      	orrs	r3, r1
 8000622:	60d3      	str	r3, [r2, #12]
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000624:	4b29      	ldr	r3, [pc, #164]	@ (80006cc <GPIO_Init+0x198>)
 8000626:	68db      	ldr	r3, [r3, #12]
 8000628:	687a      	ldr	r2, [r7, #4]
 800062a:	7912      	ldrb	r2, [r2, #4]
 800062c:	4611      	mov	r1, r2
 800062e:	2201      	movs	r2, #1
 8000630:	408a      	lsls	r2, r1
 8000632:	4611      	mov	r1, r2
 8000634:	4a25      	ldr	r2, [pc, #148]	@ (80006cc <GPIO_Init+0x198>)
 8000636:	430b      	orrs	r3, r1
 8000638:	60d3      	str	r3, [r2, #12]
		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	791b      	ldrb	r3, [r3, #4]
 800063e:	089b      	lsrs	r3, r3, #2
 8000640:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	791b      	ldrb	r3, [r3, #4]
 8000646:	f003 0303 	and.w	r3, r3, #3
 800064a:	74bb      	strb	r3, [r7, #18]
		uint8_t portCode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a1f      	ldr	r2, [pc, #124]	@ (80006d0 <GPIO_Init+0x19c>)
 8000652:	4293      	cmp	r3, r2
 8000654:	d04e      	beq.n	80006f4 <GPIO_Init+0x1c0>
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	4a1e      	ldr	r2, [pc, #120]	@ (80006d4 <GPIO_Init+0x1a0>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d032      	beq.n	80006c6 <GPIO_Init+0x192>
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a1c      	ldr	r2, [pc, #112]	@ (80006d8 <GPIO_Init+0x1a4>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d02b      	beq.n	80006c2 <GPIO_Init+0x18e>
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a1b      	ldr	r2, [pc, #108]	@ (80006dc <GPIO_Init+0x1a8>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d024      	beq.n	80006be <GPIO_Init+0x18a>
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4a19      	ldr	r2, [pc, #100]	@ (80006e0 <GPIO_Init+0x1ac>)
 800067a:	4293      	cmp	r3, r2
 800067c:	d01d      	beq.n	80006ba <GPIO_Init+0x186>
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4a18      	ldr	r2, [pc, #96]	@ (80006e4 <GPIO_Init+0x1b0>)
 8000684:	4293      	cmp	r3, r2
 8000686:	d016      	beq.n	80006b6 <GPIO_Init+0x182>
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a16      	ldr	r2, [pc, #88]	@ (80006e8 <GPIO_Init+0x1b4>)
 800068e:	4293      	cmp	r3, r2
 8000690:	d00f      	beq.n	80006b2 <GPIO_Init+0x17e>
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4a15      	ldr	r2, [pc, #84]	@ (80006ec <GPIO_Init+0x1b8>)
 8000698:	4293      	cmp	r3, r2
 800069a:	d008      	beq.n	80006ae <GPIO_Init+0x17a>
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a13      	ldr	r2, [pc, #76]	@ (80006f0 <GPIO_Init+0x1bc>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d101      	bne.n	80006aa <GPIO_Init+0x176>
 80006a6:	2308      	movs	r3, #8
 80006a8:	e025      	b.n	80006f6 <GPIO_Init+0x1c2>
 80006aa:	2300      	movs	r3, #0
 80006ac:	e023      	b.n	80006f6 <GPIO_Init+0x1c2>
 80006ae:	2307      	movs	r3, #7
 80006b0:	e021      	b.n	80006f6 <GPIO_Init+0x1c2>
 80006b2:	2306      	movs	r3, #6
 80006b4:	e01f      	b.n	80006f6 <GPIO_Init+0x1c2>
 80006b6:	2305      	movs	r3, #5
 80006b8:	e01d      	b.n	80006f6 <GPIO_Init+0x1c2>
 80006ba:	2304      	movs	r3, #4
 80006bc:	e01b      	b.n	80006f6 <GPIO_Init+0x1c2>
 80006be:	2303      	movs	r3, #3
 80006c0:	e019      	b.n	80006f6 <GPIO_Init+0x1c2>
 80006c2:	2302      	movs	r3, #2
 80006c4:	e017      	b.n	80006f6 <GPIO_Init+0x1c2>
 80006c6:	2301      	movs	r3, #1
 80006c8:	e015      	b.n	80006f6 <GPIO_Init+0x1c2>
 80006ca:	bf00      	nop
 80006cc:	40013c00 	.word	0x40013c00
 80006d0:	40020000 	.word	0x40020000
 80006d4:	40020400 	.word	0x40020400
 80006d8:	40020800 	.word	0x40020800
 80006dc:	40020c00 	.word	0x40020c00
 80006e0:	40021000 	.word	0x40021000
 80006e4:	40021400 	.word	0x40021400
 80006e8:	40021800 	.word	0x40021800
 80006ec:	40021c00 	.word	0x40021c00
 80006f0:	40022000 	.word	0x40022000
 80006f4:	2300      	movs	r3, #0
 80006f6:	747b      	strb	r3, [r7, #17]

		SYSCFG_PCLK_EN();
 80006f8:	4b60      	ldr	r3, [pc, #384]	@ (800087c <GPIO_Init+0x348>)
 80006fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006fc:	4a5f      	ldr	r2, [pc, #380]	@ (800087c <GPIO_Init+0x348>)
 80006fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000702:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= portCode << (temp2 * 4);
 8000704:	4a5e      	ldr	r2, [pc, #376]	@ (8000880 <GPIO_Init+0x34c>)
 8000706:	7cfb      	ldrb	r3, [r7, #19]
 8000708:	3302      	adds	r3, #2
 800070a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800070e:	7c79      	ldrb	r1, [r7, #17]
 8000710:	7cbb      	ldrb	r3, [r7, #18]
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	fa01 f303 	lsl.w	r3, r1, r3
 8000718:	4618      	mov	r0, r3
 800071a:	4959      	ldr	r1, [pc, #356]	@ (8000880 <GPIO_Init+0x34c>)
 800071c:	7cfb      	ldrb	r3, [r7, #19]
 800071e:	4302      	orrs	r2, r0
 8000720:	3302      	adds	r3, #2
 8000722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//3. Enable the EXTI delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000726:	4b57      	ldr	r3, [pc, #348]	@ (8000884 <GPIO_Init+0x350>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	687a      	ldr	r2, [r7, #4]
 800072c:	7912      	ldrb	r2, [r2, #4]
 800072e:	4611      	mov	r1, r2
 8000730:	2201      	movs	r2, #1
 8000732:	408a      	lsls	r2, r1
 8000734:	4611      	mov	r1, r2
 8000736:	4a53      	ldr	r2, [pc, #332]	@ (8000884 <GPIO_Init+0x350>)
 8000738:	430b      	orrs	r3, r1
 800073a:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 800073c:	2300      	movs	r3, #0
 800073e:	617b      	str	r3, [r7, #20]

	// 2. Configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	799b      	ldrb	r3, [r3, #6]
 8000744:	461a      	mov	r2, r3
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	791b      	ldrb	r3, [r3, #4]
 800074a:	005b      	lsls	r3, r3, #1
 800074c:	fa02 f303 	lsl.w	r3, r2, r3
 8000750:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	689a      	ldr	r2, [r3, #8]
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	791b      	ldrb	r3, [r3, #4]
 800075c:	4619      	mov	r1, r3
 800075e:	2303      	movs	r3, #3
 8000760:	408b      	lsls	r3, r1
 8000762:	43db      	mvns	r3, r3
 8000764:	4619      	mov	r1, r3
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	400a      	ands	r2, r1
 800076c:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	6899      	ldr	r1, [r3, #8]
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	697a      	ldr	r2, [r7, #20]
 800077a:	430a      	orrs	r2, r1
 800077c:	609a      	str	r2, [r3, #8]

	temp = 0;
 800077e:	2300      	movs	r3, #0
 8000780:	617b      	str	r3, [r7, #20]

	// 3. Configure the pull-up/pull-down settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	79db      	ldrb	r3, [r3, #7]
 8000786:	461a      	mov	r2, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	791b      	ldrb	r3, [r3, #4]
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	fa02 f303 	lsl.w	r3, r2, r3
 8000792:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	68da      	ldr	r2, [r3, #12]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	791b      	ldrb	r3, [r3, #4]
 800079e:	4619      	mov	r1, r3
 80007a0:	2303      	movs	r3, #3
 80007a2:	408b      	lsls	r3, r1
 80007a4:	43db      	mvns	r3, r3
 80007a6:	4619      	mov	r1, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	400a      	ands	r2, r1
 80007ae:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	68d9      	ldr	r1, [r3, #12]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	697a      	ldr	r2, [r7, #20]
 80007bc:	430a      	orrs	r2, r1
 80007be:	60da      	str	r2, [r3, #12]

	temp = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	617b      	str	r3, [r7, #20]

	// 4. Configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	7a1b      	ldrb	r3, [r3, #8]
 80007c8:	461a      	mov	r2, r3
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	791b      	ldrb	r3, [r3, #4]
 80007ce:	fa02 f303 	lsl.w	r3, r2, r3
 80007d2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	685a      	ldr	r2, [r3, #4]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	791b      	ldrb	r3, [r3, #4]
 80007de:	4619      	mov	r1, r3
 80007e0:	2301      	movs	r3, #1
 80007e2:	408b      	lsls	r3, r1
 80007e4:	43db      	mvns	r3, r3
 80007e6:	4619      	mov	r1, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	400a      	ands	r2, r1
 80007ee:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	6859      	ldr	r1, [r3, #4]
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	697a      	ldr	r2, [r7, #20]
 80007fc:	430a      	orrs	r2, r1
 80007fe:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	617b      	str	r3, [r7, #20]

	// 5. Configure the alternate functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	795b      	ldrb	r3, [r3, #5]
 8000808:	2b02      	cmp	r3, #2
 800080a:	d131      	bne.n	8000870 <GPIO_Init+0x33c>
	{
		// configure the alternate function registers
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	791b      	ldrb	r3, [r3, #4]
 8000810:	08db      	lsrs	r3, r3, #3
 8000812:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	791b      	ldrb	r3, [r3, #4]
 8000818:	f003 0307 	and.w	r3, r3, #7
 800081c:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2));
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	7c3a      	ldrb	r2, [r7, #16]
 8000824:	3208      	adds	r2, #8
 8000826:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800082a:	7bfb      	ldrb	r3, [r7, #15]
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	220f      	movs	r2, #15
 8000830:	fa02 f303 	lsl.w	r3, r2, r3
 8000834:	43db      	mvns	r3, r3
 8000836:	4618      	mov	r0, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	7c3a      	ldrb	r2, [r7, #16]
 800083e:	4001      	ands	r1, r0
 8000840:	3208      	adds	r2, #8
 8000842:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2);
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	7c3a      	ldrb	r2, [r7, #16]
 800084c:	3208      	adds	r2, #8
 800084e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	7a5b      	ldrb	r3, [r3, #9]
 8000856:	461a      	mov	r2, r3
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	fa02 f303 	lsl.w	r3, r2, r3
 8000860:	4618      	mov	r0, r3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	7c3a      	ldrb	r2, [r7, #16]
 8000868:	4301      	orrs	r1, r0
 800086a:	3208      	adds	r2, #8
 800086c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}

	temp = 0;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]
}
 8000874:	bf00      	nop
 8000876:	3718      	adds	r7, #24
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	40023800 	.word	0x40023800
 8000880:	40013800 	.word	0x40013800
 8000884:	40013c00 	.word	0x40013c00

08000888 <GPIO_ReadFromInputPin>:
 * 	@return					-	The value on input pin as an 8 bit unsigned integer
 *
 * 	@Note					-	none
 *************************************************************************************************************/
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 8000888:	b480      	push	{r7}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
 8000890:	460b      	mov	r3, r1
 8000892:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001); //shift value at pin to LSB and mask all other values with 0
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	691a      	ldr	r2, [r3, #16]
 8000898:	78fb      	ldrb	r3, [r7, #3]
 800089a:	fa22 f303 	lsr.w	r3, r2, r3
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	f003 0301 	and.w	r3, r3, #1
 80008a4:	73fb      	strb	r3, [r7, #15]
	return value;
 80008a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80008a8:	4618      	mov	r0, r3
 80008aa:	3714      	adds	r7, #20
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <RCC_GetPCLK1Value>:
uint16_t AHB1_PreScaler[8] = {2,4,8,16,64,128,256,512};
uint16_t APB1_PreScaler[8] = {2,4,8,16};
uint16_t APB2_PreScaler[8] = {2,4,8,16};

uint32_t RCC_GetPCLK1Value(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b084      	sub	sp, #16
 80008b8:	af00      	add	r7, sp, #0
	uint32_t pclk1,SystemClk;

	uint8_t clksrc,temp,ahb1p,apb1p;

	clksrc = ((RCC->CFGR >> 2) & 0x3); // only want bit positions 0 and 1
 80008ba:	4b26      	ldr	r3, [pc, #152]	@ (8000954 <RCC_GetPCLK1Value+0xa0>)
 80008bc:	689b      	ldr	r3, [r3, #8]
 80008be:	089b      	lsrs	r3, r3, #2
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	f003 0303 	and.w	r3, r3, #3
 80008c6:	727b      	strb	r3, [r7, #9]

	if (clksrc == 0)
 80008c8:	7a7b      	ldrb	r3, [r7, #9]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d102      	bne.n	80008d4 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 80008ce:	4b22      	ldr	r3, [pc, #136]	@ (8000958 <RCC_GetPCLK1Value+0xa4>)
 80008d0:	60fb      	str	r3, [r7, #12]
 80008d2:	e00b      	b.n	80008ec <RCC_GetPCLK1Value+0x38>
	}
	else if (clksrc == 1)
 80008d4:	7a7b      	ldrb	r3, [r7, #9]
 80008d6:	2b01      	cmp	r3, #1
 80008d8:	d102      	bne.n	80008e0 <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk = 8000000;
 80008da:	4b20      	ldr	r3, [pc, #128]	@ (800095c <RCC_GetPCLK1Value+0xa8>)
 80008dc:	60fb      	str	r3, [r7, #12]
 80008de:	e005      	b.n	80008ec <RCC_GetPCLK1Value+0x38>
	}
	else if (clksrc == 2)
 80008e0:	7a7b      	ldrb	r3, [r7, #9]
 80008e2:	2b02      	cmp	r3, #2
 80008e4:	d102      	bne.n	80008ec <RCC_GetPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock(); // not implemented
 80008e6:	f000 f899 	bl	8000a1c <RCC_GetPLLOutputClock>
 80008ea:	60f8      	str	r0, [r7, #12]
	}

	//ahb1 pre-scaler
	temp = ((RCC->CFGR >> 4) & 0xF);
 80008ec:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <RCC_GetPCLK1Value+0xa0>)
 80008ee:	689b      	ldr	r3, [r3, #8]
 80008f0:	091b      	lsrs	r3, r3, #4
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	f003 030f 	and.w	r3, r3, #15
 80008f8:	723b      	strb	r3, [r7, #8]

	if (temp < 8)
 80008fa:	7a3b      	ldrb	r3, [r7, #8]
 80008fc:	2b07      	cmp	r3, #7
 80008fe:	d802      	bhi.n	8000906 <RCC_GetPCLK1Value+0x52>
	{
		ahb1p = 1;
 8000900:	2301      	movs	r3, #1
 8000902:	72fb      	strb	r3, [r7, #11]
 8000904:	e005      	b.n	8000912 <RCC_GetPCLK1Value+0x5e>
	}
	else
	{
		ahb1p = AHB1_PreScaler[temp - 8]; // if ahb1 prescaler greater than 8, fetch first value of array
 8000906:	7a3b      	ldrb	r3, [r7, #8]
 8000908:	3b08      	subs	r3, #8
 800090a:	4a15      	ldr	r2, [pc, #84]	@ (8000960 <RCC_GetPCLK1Value+0xac>)
 800090c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000910:	72fb      	strb	r3, [r7, #11]
	}

	//apb1 pre-scaler
	temp = ((RCC->CFGR >> 10) & 0x7);
 8000912:	4b10      	ldr	r3, [pc, #64]	@ (8000954 <RCC_GetPCLK1Value+0xa0>)
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	0a9b      	lsrs	r3, r3, #10
 8000918:	b2db      	uxtb	r3, r3
 800091a:	f003 0307 	and.w	r3, r3, #7
 800091e:	723b      	strb	r3, [r7, #8]

	if (temp < 4)
 8000920:	7a3b      	ldrb	r3, [r7, #8]
 8000922:	2b03      	cmp	r3, #3
 8000924:	d802      	bhi.n	800092c <RCC_GetPCLK1Value+0x78>
	{
		apb1p = 1;
 8000926:	2301      	movs	r3, #1
 8000928:	72bb      	strb	r3, [r7, #10]
 800092a:	e005      	b.n	8000938 <RCC_GetPCLK1Value+0x84>
	}
	else
	{
		apb1p = APB1_PreScaler[temp - 4]; // if apb1 prescaler greater than 4, fetch first value of array
 800092c:	7a3b      	ldrb	r3, [r7, #8]
 800092e:	3b04      	subs	r3, #4
 8000930:	4a0c      	ldr	r2, [pc, #48]	@ (8000964 <RCC_GetPCLK1Value+0xb0>)
 8000932:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000936:	72bb      	strb	r3, [r7, #10]
	}

	pclk1 = (SystemClk / ahb1p) / apb1p;
 8000938:	7afb      	ldrb	r3, [r7, #11]
 800093a:	68fa      	ldr	r2, [r7, #12]
 800093c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000940:	7abb      	ldrb	r3, [r7, #10]
 8000942:	fbb2 f3f3 	udiv	r3, r2, r3
 8000946:	607b      	str	r3, [r7, #4]

	return pclk1;
 8000948:	687b      	ldr	r3, [r7, #4]
}
 800094a:	4618      	mov	r0, r3
 800094c:	3710      	adds	r7, #16
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40023800 	.word	0x40023800
 8000958:	00f42400 	.word	0x00f42400
 800095c:	007a1200 	.word	0x007a1200
 8000960:	20000400 	.word	0x20000400
 8000964:	20000410 	.word	0x20000410

08000968 <RCC_GetPCLK2Value>:

uint32_t RCC_GetPCLK2Value(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
	uint32_t pclk2,SystemClk;

	uint8_t clksrc,temp,ahb1p,apb2p;

	clksrc = ((RCC->CFGR >> 2) & 0x3); // only want bit positions 0 and 1
 800096e:	4b26      	ldr	r3, [pc, #152]	@ (8000a08 <RCC_GetPCLK2Value+0xa0>)
 8000970:	689b      	ldr	r3, [r3, #8]
 8000972:	089b      	lsrs	r3, r3, #2
 8000974:	b2db      	uxtb	r3, r3
 8000976:	f003 0303 	and.w	r3, r3, #3
 800097a:	727b      	strb	r3, [r7, #9]

	if (clksrc == 0)
 800097c:	7a7b      	ldrb	r3, [r7, #9]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d102      	bne.n	8000988 <RCC_GetPCLK2Value+0x20>
	{
		SystemClk = 16000000;
 8000982:	4b22      	ldr	r3, [pc, #136]	@ (8000a0c <RCC_GetPCLK2Value+0xa4>)
 8000984:	60fb      	str	r3, [r7, #12]
 8000986:	e00b      	b.n	80009a0 <RCC_GetPCLK2Value+0x38>
	}
	else if (clksrc == 1)
 8000988:	7a7b      	ldrb	r3, [r7, #9]
 800098a:	2b01      	cmp	r3, #1
 800098c:	d102      	bne.n	8000994 <RCC_GetPCLK2Value+0x2c>
	{
		SystemClk = 8000000;
 800098e:	4b20      	ldr	r3, [pc, #128]	@ (8000a10 <RCC_GetPCLK2Value+0xa8>)
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	e005      	b.n	80009a0 <RCC_GetPCLK2Value+0x38>
	}
	else if (clksrc == 2)
 8000994:	7a7b      	ldrb	r3, [r7, #9]
 8000996:	2b02      	cmp	r3, #2
 8000998:	d102      	bne.n	80009a0 <RCC_GetPCLK2Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock(); // not implemented
 800099a:	f000 f83f 	bl	8000a1c <RCC_GetPLLOutputClock>
 800099e:	60f8      	str	r0, [r7, #12]
	}

	//ahb1 pre-scaler
	temp = ((RCC->CFGR >> 4) & 0xF);
 80009a0:	4b19      	ldr	r3, [pc, #100]	@ (8000a08 <RCC_GetPCLK2Value+0xa0>)
 80009a2:	689b      	ldr	r3, [r3, #8]
 80009a4:	091b      	lsrs	r3, r3, #4
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	f003 030f 	and.w	r3, r3, #15
 80009ac:	723b      	strb	r3, [r7, #8]

	if (temp < 8)
 80009ae:	7a3b      	ldrb	r3, [r7, #8]
 80009b0:	2b07      	cmp	r3, #7
 80009b2:	d802      	bhi.n	80009ba <RCC_GetPCLK2Value+0x52>
	{
		ahb1p = 1;
 80009b4:	2301      	movs	r3, #1
 80009b6:	72fb      	strb	r3, [r7, #11]
 80009b8:	e005      	b.n	80009c6 <RCC_GetPCLK2Value+0x5e>
	}
	else
	{
		ahb1p = AHB1_PreScaler[temp - 8]; // if ahb1 prescaler greater than 8, fetch first value of array
 80009ba:	7a3b      	ldrb	r3, [r7, #8]
 80009bc:	3b08      	subs	r3, #8
 80009be:	4a15      	ldr	r2, [pc, #84]	@ (8000a14 <RCC_GetPCLK2Value+0xac>)
 80009c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009c4:	72fb      	strb	r3, [r7, #11]
	}

	//apb2 pre-scaler
	temp = ((RCC->CFGR >> 13) & 0x7);
 80009c6:	4b10      	ldr	r3, [pc, #64]	@ (8000a08 <RCC_GetPCLK2Value+0xa0>)
 80009c8:	689b      	ldr	r3, [r3, #8]
 80009ca:	0b5b      	lsrs	r3, r3, #13
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	f003 0307 	and.w	r3, r3, #7
 80009d2:	723b      	strb	r3, [r7, #8]

	if (temp < 4)
 80009d4:	7a3b      	ldrb	r3, [r7, #8]
 80009d6:	2b03      	cmp	r3, #3
 80009d8:	d802      	bhi.n	80009e0 <RCC_GetPCLK2Value+0x78>
	{
		apb2p = 1;
 80009da:	2301      	movs	r3, #1
 80009dc:	72bb      	strb	r3, [r7, #10]
 80009de:	e005      	b.n	80009ec <RCC_GetPCLK2Value+0x84>
	}
	else
	{
		apb2p = APB2_PreScaler[temp - 4]; // if apb2 prescaler greater than 4, fetch first value of array
 80009e0:	7a3b      	ldrb	r3, [r7, #8]
 80009e2:	3b04      	subs	r3, #4
 80009e4:	4a0c      	ldr	r2, [pc, #48]	@ (8000a18 <RCC_GetPCLK2Value+0xb0>)
 80009e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009ea:	72bb      	strb	r3, [r7, #10]
	}

	pclk2 = (SystemClk / ahb1p) / apb2p;
 80009ec:	7afb      	ldrb	r3, [r7, #11]
 80009ee:	68fa      	ldr	r2, [r7, #12]
 80009f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80009f4:	7abb      	ldrb	r3, [r7, #10]
 80009f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009fa:	607b      	str	r3, [r7, #4]

	return pclk2;
 80009fc:	687b      	ldr	r3, [r7, #4]
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3710      	adds	r7, #16
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	40023800 	.word	0x40023800
 8000a0c:	00f42400 	.word	0x00f42400
 8000a10:	007a1200 	.word	0x007a1200
 8000a14:	20000400 	.word	0x20000400
 8000a18:	20000420 	.word	0x20000420

08000a1c <RCC_GetPLLOutputClock>:

uint32_t RCC_GetPLLOutputClock(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
	return 0; // not implemented
 8000a20:	2300      	movs	r3, #0
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <USART_SetBaudRate>:
 *
 * @Note              -  Resolve all the TODOs

 */
void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t BaudRate)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b088      	sub	sp, #32
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	6039      	str	r1, [r7, #0]
	uint32_t usartdiv;

	//variables to hold Mantissa and Fraction values
	uint32_t M_part,F_part;

  uint32_t tempreg=0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	613b      	str	r3, [r7, #16]

  //Get the value of APB bus clock in to the variable PCLKx
  if(pUSARTx == USART1 || pUSARTx == USART6)
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4a31      	ldr	r2, [pc, #196]	@ (8000b04 <USART_SetBaudRate+0xd8>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d003      	beq.n	8000a4a <USART_SetBaudRate+0x1e>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4a30      	ldr	r2, [pc, #192]	@ (8000b08 <USART_SetBaudRate+0xdc>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d103      	bne.n	8000a52 <USART_SetBaudRate+0x26>
  {
	   //USART1 and USART6 are hanging on APB2 bus
	   PCLKx = RCC_GetPCLK2Value();
 8000a4a:	f7ff ff8d 	bl	8000968 <RCC_GetPCLK2Value>
 8000a4e:	61f8      	str	r0, [r7, #28]
 8000a50:	e002      	b.n	8000a58 <USART_SetBaudRate+0x2c>
  }else
  {
	   PCLKx = RCC_GetPCLK1Value();
 8000a52:	f7ff ff2f 	bl	80008b4 <RCC_GetPCLK1Value>
 8000a56:	61f8      	str	r0, [r7, #28]
  }

  //Check for OVER8 configuration bit
  if(pUSARTx->CR1 & (1 << USART_CR1_OVER8))
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d00b      	beq.n	8000a7c <USART_SetBaudRate+0x50>
  {
	   //OVER8 = 1 , over sampling by 8
	   usartdiv = ((25 * PCLKx) / (2 *BaudRate));
 8000a64:	69fa      	ldr	r2, [r7, #28]
 8000a66:	4613      	mov	r3, r2
 8000a68:	009b      	lsls	r3, r3, #2
 8000a6a:	4413      	add	r3, r2
 8000a6c:	009a      	lsls	r2, r3, #2
 8000a6e:	441a      	add	r2, r3
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a78:	61bb      	str	r3, [r7, #24]
 8000a7a:	e00a      	b.n	8000a92 <USART_SetBaudRate+0x66>
  }else
  {
	   //over sampling by 16
	   usartdiv = ((25 * PCLKx) / (4 *BaudRate));
 8000a7c:	69fa      	ldr	r2, [r7, #28]
 8000a7e:	4613      	mov	r3, r2
 8000a80:	009b      	lsls	r3, r3, #2
 8000a82:	4413      	add	r3, r2
 8000a84:	009a      	lsls	r2, r3, #2
 8000a86:	441a      	add	r2, r3
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	009b      	lsls	r3, r3, #2
 8000a8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a90:	61bb      	str	r3, [r7, #24]
  }

  //Calculate the Mantissa part
  M_part = usartdiv/100;
 8000a92:	69bb      	ldr	r3, [r7, #24]
 8000a94:	4a1d      	ldr	r2, [pc, #116]	@ (8000b0c <USART_SetBaudRate+0xe0>)
 8000a96:	fba2 2303 	umull	r2, r3, r2, r3
 8000a9a:	095b      	lsrs	r3, r3, #5
 8000a9c:	60fb      	str	r3, [r7, #12]

  //Place the Mantissa part in appropriate bit position . refer USART_BRR
  tempreg |= M_part << 4;
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	011b      	lsls	r3, r3, #4
 8000aa2:	693a      	ldr	r2, [r7, #16]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	613b      	str	r3, [r7, #16]

  //Extract the fraction part
  F_part = (usartdiv - (M_part * 100));
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	2264      	movs	r2, #100	@ 0x64
 8000aac:	fb02 f303 	mul.w	r3, r2, r3
 8000ab0:	69ba      	ldr	r2, [r7, #24]
 8000ab2:	1ad3      	subs	r3, r2, r3
 8000ab4:	617b      	str	r3, [r7, #20]

  //Calculate the final fractional
  if(pUSARTx->CR1 & ( 1 << USART_CR1_OVER8))
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	68db      	ldr	r3, [r3, #12]
 8000aba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d00a      	beq.n	8000ad8 <USART_SetBaudRate+0xac>
   {
	  //OVER8 = 1 , over sampling by 8
	  F_part = ((( F_part * 8 )+ 50) / 100)& ((uint8_t)0x07);
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	00db      	lsls	r3, r3, #3
 8000ac6:	3332      	adds	r3, #50	@ 0x32
 8000ac8:	4a10      	ldr	r2, [pc, #64]	@ (8000b0c <USART_SetBaudRate+0xe0>)
 8000aca:	fba2 2303 	umull	r2, r3, r2, r3
 8000ace:	095b      	lsrs	r3, r3, #5
 8000ad0:	f003 0307 	and.w	r3, r3, #7
 8000ad4:	617b      	str	r3, [r7, #20]
 8000ad6:	e009      	b.n	8000aec <USART_SetBaudRate+0xc0>

   }else
   {
	   //over sampling by 16
	   F_part = ((( F_part * 16)+ 50) / 100) & ((uint8_t)0x0F);
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	011b      	lsls	r3, r3, #4
 8000adc:	3332      	adds	r3, #50	@ 0x32
 8000ade:	4a0b      	ldr	r2, [pc, #44]	@ (8000b0c <USART_SetBaudRate+0xe0>)
 8000ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ae4:	095b      	lsrs	r3, r3, #5
 8000ae6:	f003 030f 	and.w	r3, r3, #15
 8000aea:	617b      	str	r3, [r7, #20]

   }

  //Place the fractional part in appropriate bit position . refer USART_BRR
  tempreg |= F_part;
 8000aec:	693a      	ldr	r2, [r7, #16]
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	613b      	str	r3, [r7, #16]

  //copy the value of tempreg in to BRR register
  pUSARTx->BRR = tempreg;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	609a      	str	r2, [r3, #8]
}
 8000afa:	bf00      	nop
 8000afc:	3720      	adds	r7, #32
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40011000 	.word	0x40011000
 8000b08:	40011400 	.word	0x40011400
 8000b0c:	51eb851f 	.word	0x51eb851f

08000b10 <USART_Init>:

/*
 * Init and De-init
 */
void USART_Init(USART_Handle_t *pUSARTHandle)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	//Temporary variable
	uint32_t tempreg=0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60fb      	str	r3, [r7, #12]

/******************************** Configuration of CR1******************************************/

	// enable the Clock for given USART peripheral
	 USART_PeriClockControl(pUSARTHandle->pUSARTx, ENABLE);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2101      	movs	r1, #1
 8000b22:	4618      	mov	r0, r3
 8000b24:	f000 f872 	bl	8000c0c <USART_PeriClockControl>

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	if ( pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	791b      	ldrb	r3, [r3, #4]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d104      	bne.n	8000b3a <USART_Init+0x2a>
	{
		// enable the Receiver bit field
		tempreg|= (1 << USART_CR1_RE);
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	f043 0304 	orr.w	r3, r3, #4
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	e010      	b.n	8000b5c <USART_Init+0x4c>
	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	791b      	ldrb	r3, [r3, #4]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d104      	bne.n	8000b4c <USART_Init+0x3c>
	{
		// enable the Transmitter bit field
		tempreg |= ( 1 << USART_CR1_TE );
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	f043 0308 	orr.w	r3, r3, #8
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	e007      	b.n	8000b5c <USART_Init+0x4c>

	}else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_TXRX)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	791b      	ldrb	r3, [r3, #4]
 8000b50:	2b02      	cmp	r3, #2
 8000b52:	d103      	bne.n	8000b5c <USART_Init+0x4c>
	{
		// enable both Transmitter and Receiver bit fields
		tempreg |= ( ( 1 << USART_CR1_TE) | ( 1 << USART_CR1_RE));
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	f043 030c 	orr.w	r3, r3, #12
 8000b5a:	60fb      	str	r3, [r7, #12]
	}

    // configure the Word length bit field
	tempreg |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	7b5b      	ldrb	r3, [r3, #13]
 8000b60:	031b      	lsls	r3, r3, #12
 8000b62:	68fa      	ldr	r2, [r7, #12]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	60fb      	str	r3, [r7, #12]


    //Configuration of parity control bit fields
	if ( pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	7b9b      	ldrb	r3, [r3, #14]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d104      	bne.n	8000b7a <USART_Init+0x6a>
	{
		// enable the parity control
		tempreg |= ( 1 << USART_CR1_PCE);
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	e00b      	b.n	8000b92 <USART_Init+0x82>

		// enable EVEN parity
		//Not required because by default EVEN parity will be selected once you enable the parity control

	}else if (pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_ODD )
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	7b9b      	ldrb	r3, [r3, #14]
 8000b7e:	2b02      	cmp	r3, #2
 8000b80:	d107      	bne.n	8000b92 <USART_Init+0x82>
	{
		// code to enable the parity control
	    tempreg |= ( 1 << USART_CR1_PCE);
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b88:	60fb      	str	r3, [r7, #12]

	    // enable ODD parity
	    tempreg |= ( 1 << USART_CR1_PS);
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b90:	60fb      	str	r3, [r7, #12]

	}

   //Program the CR1 register
	pUSARTHandle->pUSARTx->CR1 = tempreg;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	60da      	str	r2, [r3, #12]

/******************************** Configuration of CR2******************************************/

	tempreg=0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60fb      	str	r3, [r7, #12]

	// configure the number of stop bits inserted during USART frame transmission
	tempreg |= pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	7b1b      	ldrb	r3, [r3, #12]
 8000ba2:	031b      	lsls	r3, r3, #12
 8000ba4:	68fa      	ldr	r2, [r7, #12]
 8000ba6:	4313      	orrs	r3, r2
 8000ba8:	60fb      	str	r3, [r7, #12]

	//Program the CR2 register
	pUSARTHandle->pUSARTx->CR2 = tempreg;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	68fa      	ldr	r2, [r7, #12]
 8000bb0:	611a      	str	r2, [r3, #16]

/******************************** Configuration of CR3******************************************/

	tempreg=0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60fb      	str	r3, [r7, #12]

	//Configuration of USART hardware flow control
	if ( pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	7bdb      	ldrb	r3, [r3, #15]
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d104      	bne.n	8000bc8 <USART_Init+0xb8>
	{
		// enable CTS flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bc4:	60fb      	str	r3, [r7, #12]
 8000bc6:	e010      	b.n	8000bea <USART_Init+0xda>


	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	7bdb      	ldrb	r3, [r3, #15]
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d104      	bne.n	8000bda <USART_Init+0xca>
	{
		// enable RTS flow control
		tempreg |= (1 << USART_CR3_RTSE);
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bd6:	60fb      	str	r3, [r7, #12]
 8000bd8:	e007      	b.n	8000bea <USART_Init+0xda>

	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	7bdb      	ldrb	r3, [r3, #15]
 8000bde:	2b03      	cmp	r3, #3
 8000be0:	d103      	bne.n	8000bea <USART_Init+0xda>
	{
		// enable both CTS and RTS Flow control
		tempreg |= ( ( 1 << USART_CR3_CTSE) | (1 << USART_CR3_RTSE) );
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000be8:	60fb      	str	r3, [r7, #12]
	}


	pUSARTHandle->pUSARTx->CR3 = tempreg;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	615a      	str	r2, [r3, #20]
/******************************** Configuration of BRR(Baudrate register)******************************************/

	//tempreg = 0;

	// configure the baud rate
	USART_SetBaudRate(pUSARTHandle->pUSARTx, pUSARTHandle->USART_Config.USART_Baud);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	689b      	ldr	r3, [r3, #8]
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4610      	mov	r0, r2
 8000bfe:	f7ff ff15 	bl	8000a2c <USART_SetBaudRate>

}
 8000c02:	bf00      	nop
 8000c04:	3710      	adds	r7, #16
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
	...

08000c0c <USART_PeriClockControl>:

/*
 * Peripheral Clock Setup
 */
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnorDi)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	460b      	mov	r3, r1
 8000c16:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000c18:	78fb      	ldrb	r3, [r7, #3]
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d136      	bne.n	8000c8c <USART_PeriClockControl+0x80>
	{
		if(pUSARTx == USART1)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a38      	ldr	r2, [pc, #224]	@ (8000d04 <USART_PeriClockControl+0xf8>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d106      	bne.n	8000c34 <USART_PeriClockControl+0x28>
		{
			USART1_PCLK_EN();
 8000c26:	4b38      	ldr	r3, [pc, #224]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c2a:	4a37      	ldr	r2, [pc, #220]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c2c:	f043 0310 	orr.w	r3, r3, #16
 8000c30:	6453      	str	r3, [r2, #68]	@ 0x44
		else if(pUSARTx == UART5)
		{
			UART5_PCLK_DI();
		}
	}
}
 8000c32:	e061      	b.n	8000cf8 <USART_PeriClockControl+0xec>
		else if(pUSARTx == USART2)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	4a35      	ldr	r2, [pc, #212]	@ (8000d0c <USART_PeriClockControl+0x100>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d106      	bne.n	8000c4a <USART_PeriClockControl+0x3e>
			USART2_PCLK_EN();
 8000c3c:	4b32      	ldr	r3, [pc, #200]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c40:	4a31      	ldr	r2, [pc, #196]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c46:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000c48:	e056      	b.n	8000cf8 <USART_PeriClockControl+0xec>
		else if(pUSARTx == USART3)
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a30      	ldr	r2, [pc, #192]	@ (8000d10 <USART_PeriClockControl+0x104>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d106      	bne.n	8000c60 <USART_PeriClockControl+0x54>
			USART3_PCLK_EN();
 8000c52:	4b2d      	ldr	r3, [pc, #180]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c56:	4a2c      	ldr	r2, [pc, #176]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c5c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000c5e:	e04b      	b.n	8000cf8 <USART_PeriClockControl+0xec>
		else if(pUSARTx == UART4)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a2c      	ldr	r2, [pc, #176]	@ (8000d14 <USART_PeriClockControl+0x108>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d106      	bne.n	8000c76 <USART_PeriClockControl+0x6a>
			UART4_PCLK_EN();
 8000c68:	4b27      	ldr	r3, [pc, #156]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6c:	4a26      	ldr	r2, [pc, #152]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c6e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000c72:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000c74:	e040      	b.n	8000cf8 <USART_PeriClockControl+0xec>
		else if(pUSARTx == UART5)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4a27      	ldr	r2, [pc, #156]	@ (8000d18 <USART_PeriClockControl+0x10c>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d13c      	bne.n	8000cf8 <USART_PeriClockControl+0xec>
			UART5_PCLK_EN();
 8000c7e:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c82:	4a21      	ldr	r2, [pc, #132]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000c88:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000c8a:	e035      	b.n	8000cf8 <USART_PeriClockControl+0xec>
		if(pUSARTx == USART1)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4a1d      	ldr	r2, [pc, #116]	@ (8000d04 <USART_PeriClockControl+0xf8>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d106      	bne.n	8000ca2 <USART_PeriClockControl+0x96>
			USART1_PCLK_DI();
 8000c94:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c98:	4a1b      	ldr	r2, [pc, #108]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000c9a:	f023 0310 	bic.w	r3, r3, #16
 8000c9e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000ca0:	e02a      	b.n	8000cf8 <USART_PeriClockControl+0xec>
		else if(pUSARTx == USART2)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	4a19      	ldr	r2, [pc, #100]	@ (8000d0c <USART_PeriClockControl+0x100>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d106      	bne.n	8000cb8 <USART_PeriClockControl+0xac>
			USART2_PCLK_DI();
 8000caa:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cae:	4a16      	ldr	r2, [pc, #88]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000cb0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000cb4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000cb6:	e01f      	b.n	8000cf8 <USART_PeriClockControl+0xec>
		else if(pUSARTx == USART3)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	4a15      	ldr	r2, [pc, #84]	@ (8000d10 <USART_PeriClockControl+0x104>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d106      	bne.n	8000cce <USART_PeriClockControl+0xc2>
			USART3_PCLK_DI();
 8000cc0:	4b11      	ldr	r3, [pc, #68]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cc4:	4a10      	ldr	r2, [pc, #64]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000cc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cca:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000ccc:	e014      	b.n	8000cf8 <USART_PeriClockControl+0xec>
		else if(pUSARTx == UART4)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4a10      	ldr	r2, [pc, #64]	@ (8000d14 <USART_PeriClockControl+0x108>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d106      	bne.n	8000ce4 <USART_PeriClockControl+0xd8>
			UART4_PCLK_DI();
 8000cd6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cda:	4a0b      	ldr	r2, [pc, #44]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000cdc:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8000ce0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000ce2:	e009      	b.n	8000cf8 <USART_PeriClockControl+0xec>
		else if(pUSARTx == UART5)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	4a0c      	ldr	r2, [pc, #48]	@ (8000d18 <USART_PeriClockControl+0x10c>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d105      	bne.n	8000cf8 <USART_PeriClockControl+0xec>
			UART5_PCLK_DI();
 8000cec:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf0:	4a05      	ldr	r2, [pc, #20]	@ (8000d08 <USART_PeriClockControl+0xfc>)
 8000cf2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8000cf6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	40011000 	.word	0x40011000
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40004400 	.word	0x40004400
 8000d10:	40004800 	.word	0x40004800
 8000d14:	40004c00 	.word	0x40004c00
 8000d18:	40005000 	.word	0x40005000

08000d1c <USART_SendData>:
 *
 * @Note              - Blocking call (polling)

 */
void USART_SendData(USART_Handle_t *pUSARTHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	60b9      	str	r1, [r7, #8]
 8000d26:	607a      	str	r2, [r7, #4]

	uint16_t *pdata;
   //Loop over until "Len" number of bytes are transferred
	for(uint32_t i = 0 ; i < Len; i++)
 8000d28:	2300      	movs	r3, #0
 8000d2a:	617b      	str	r3, [r7, #20]
 8000d2c:	e031      	b.n	8000d92 <USART_SendData+0x76>
	{
		// wait until TXE flag is set in the SR
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TXE));
 8000d2e:	bf00      	nop
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	2180      	movs	r1, #128	@ 0x80
 8000d36:	4618      	mov	r0, r3
 8000d38:	f000 f85a 	bl	8000df0 <USART_GetFlagStatus>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d0f6      	beq.n	8000d30 <USART_SendData+0x14>

         //Check the USART_WordLength item for 9BIT or 8BIT in a frame
		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	7b5b      	ldrb	r3, [r3, #13]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d118      	bne.n	8000d7c <USART_SendData+0x60>
		{
			//if 9BIT, load the DR with 2bytes masking the bits other than first 9 bits
			pdata = (uint16_t*) pTxBuffer;
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	613b      	str	r3, [r7, #16]
			pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t)0x01FF);
 8000d4e:	693b      	ldr	r3, [r7, #16]
 8000d50:	881b      	ldrh	r3, [r3, #0]
 8000d52:	461a      	mov	r2, r3
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000d5c:	605a      	str	r2, [r3, #4]

			//check for USART_ParityControl
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	7b9b      	ldrb	r3, [r3, #14]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d106      	bne.n	8000d74 <USART_SendData+0x58>
			{
				//No parity is used in this transfer. so, 9bits of user data will be sent
				//increment pTxBuffer twice
				pTxBuffer++;
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	3301      	adds	r3, #1
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	e00b      	b.n	8000d8c <USART_SendData+0x70>
			}
			else
			{
				//Parity bit is used in this transfer . so , 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBuffer++;
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	3301      	adds	r3, #1
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	e007      	b.n	8000d8c <USART_SendData+0x70>
			}
		}
		else
		{
			//This is 8bit data transfer
			pUSARTHandle->pUSARTx->DR = (*pTxBuffer  & (uint8_t)0xFF);
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	781a      	ldrb	r2, [r3, #0]
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]

			//increment the buffer address
			pTxBuffer++;
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 8000d8c:	697b      	ldr	r3, [r7, #20]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	617b      	str	r3, [r7, #20]
 8000d92:	697a      	ldr	r2, [r7, #20]
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	429a      	cmp	r2, r3
 8000d98:	d3c9      	bcc.n	8000d2e <USART_SendData+0x12>
		}
	}

	// wait until TC flag is set in the SR
	while( ! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_TC));
 8000d9a:	bf00      	nop
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2140      	movs	r1, #64	@ 0x40
 8000da2:	4618      	mov	r0, r3
 8000da4:	f000 f824 	bl	8000df0 <USART_GetFlagStatus>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d0f6      	beq.n	8000d9c <USART_SendData+0x80>
}
 8000dae:	bf00      	nop
 8000db0:	bf00      	nop
 8000db2:	3718      	adds	r7, #24
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <USART_PeripheralControl>:

/*
 * Other Peripheral Control APIs
 */
void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000dc4:	78fb      	ldrb	r3, [r7, #3]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d106      	bne.n	8000dd8 <USART_PeripheralControl+0x20>
	{
		pUSARTx->CR1 |= (1 << USART_CR1_UE);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	60da      	str	r2, [r3, #12]
	}
	else
	{
		pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
	}
}
 8000dd6:	e005      	b.n	8000de4 <USART_PeripheralControl+0x2c>
		pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	60da      	str	r2, [r3, #12]
}
 8000de4:	bf00      	nop
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <USART_GetFlagStatus>:

uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx, uint32_t FlagName)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	6039      	str	r1, [r7, #0]
	if(pUSARTx->SR & FlagName)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	4013      	ands	r3, r2
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <USART_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000e06:	2301      	movs	r3, #1
 8000e08:	e000      	b.n	8000e0c <USART_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000e0a:	2300      	movs	r3, #0
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <__libc_init_array>:
 8000e18:	b570      	push	{r4, r5, r6, lr}
 8000e1a:	4d0d      	ldr	r5, [pc, #52]	@ (8000e50 <__libc_init_array+0x38>)
 8000e1c:	4c0d      	ldr	r4, [pc, #52]	@ (8000e54 <__libc_init_array+0x3c>)
 8000e1e:	1b64      	subs	r4, r4, r5
 8000e20:	10a4      	asrs	r4, r4, #2
 8000e22:	2600      	movs	r6, #0
 8000e24:	42a6      	cmp	r6, r4
 8000e26:	d109      	bne.n	8000e3c <__libc_init_array+0x24>
 8000e28:	4d0b      	ldr	r5, [pc, #44]	@ (8000e58 <__libc_init_array+0x40>)
 8000e2a:	4c0c      	ldr	r4, [pc, #48]	@ (8000e5c <__libc_init_array+0x44>)
 8000e2c:	f000 f818 	bl	8000e60 <_init>
 8000e30:	1b64      	subs	r4, r4, r5
 8000e32:	10a4      	asrs	r4, r4, #2
 8000e34:	2600      	movs	r6, #0
 8000e36:	42a6      	cmp	r6, r4
 8000e38:	d105      	bne.n	8000e46 <__libc_init_array+0x2e>
 8000e3a:	bd70      	pop	{r4, r5, r6, pc}
 8000e3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e40:	4798      	blx	r3
 8000e42:	3601      	adds	r6, #1
 8000e44:	e7ee      	b.n	8000e24 <__libc_init_array+0xc>
 8000e46:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e4a:	4798      	blx	r3
 8000e4c:	3601      	adds	r6, #1
 8000e4e:	e7f2      	b.n	8000e36 <__libc_init_array+0x1e>
 8000e50:	08000e80 	.word	0x08000e80
 8000e54:	08000e80 	.word	0x08000e80
 8000e58:	08000e80 	.word	0x08000e80
 8000e5c:	08000e84 	.word	0x08000e84

08000e60 <_init>:
 8000e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e62:	bf00      	nop
 8000e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e66:	bc08      	pop	{r3}
 8000e68:	469e      	mov	lr, r3
 8000e6a:	4770      	bx	lr

08000e6c <_fini>:
 8000e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e6e:	bf00      	nop
 8000e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e72:	bc08      	pop	{r3}
 8000e74:	469e      	mov	lr, r3
 8000e76:	4770      	bx	lr
