PPA Report for bidir_parity_module.v (Module: bidir_parity_module)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 0
IO Count: 18
Cell Count: 56

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 5.421 ns

POWER METRICS:
-------------
Total Power Consumption: 1.345 W
