
*** Running vivado
    with args -log board_clock_divider.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_clock_divider.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source board_clock_divider.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 453.824 ; gain = 159.082
Command: synth_design -top board_clock_divider -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47256
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1268.918 ; gain = 410.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_clock_divider' [C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.srcs/sources_1/new/board_clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'board_clock_divider' (0#1) [C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.srcs/sources_1/new/board_clock_divider.v:23]
WARNING: [Synth 8-7137] Register clk_out_reg in module clock_divider has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.srcs/sources_1/new/clock_divider.v:34]
WARNING: [Synth 8-3917] design board_clock_divider has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design board_clock_divider has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design board_clock_divider has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design board_clock_divider has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design board_clock_divider has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1358.859 ; gain = 500.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1358.859 ; gain = 500.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1358.859 ; gain = 500.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1358.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_clock_divider_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_clock_divider_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1389.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design board_clock_divider has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design board_clock_divider has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design board_clock_divider has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design board_clock_divider has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design board_clock_divider has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design board_clock_divider has port seg[2] driven by constant 0
WARNING: [Synth 8-3917] design board_clock_divider has port seg[1] driven by constant 0
WARNING: [Synth 8-3917] design board_clock_divider has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT2   |    37|
|4     |LUT3   |    20|
|5     |FDRE   |    33|
|6     |IBUF   |     1|
|7     |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.273 ; gain = 530.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1389.273 ; gain = 500.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.273 ; gain = 530.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1393.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1399.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a6629ef5
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 1399.746 ; gain = 945.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.runs/synth_1/board_clock_divider.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_clock_divider_utilization_synth.rpt -pb board_clock_divider_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 19:17:57 2023...
