/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_tuner_core_gen_0_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:12p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:18:38 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_ds_tuner_core_gen_0_0.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:12p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DS_TUNER_CORE_GEN_0_0_H__
#define BCHP_DS_TUNER_CORE_GEN_0_0_H__

/***************************************************************************
 *DS_TUNER_CORE_GEN_0_0 - Tuner Core General Registers 0 0
 ***************************************************************************/
#define BCHP_DS_TUNER_CORE_GEN_0_0_CTRL_0        0x04c34000 /* Tuner Core General Control 0 Register */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP         0x04c34010 /* I/Q Imbalance Amplitude Control */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS         0x04c34014 /* I/Q Imbalance Phase Control */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMPI        0x04c34018 /* I/Q Imbalance Amplitude Estimator Integrator */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHSI        0x04c3401c /* I/Q Imbalance Phase Estimator Integrator */

/***************************************************************************
 *CTRL_0 - Tuner Core General Control 0 Register
 ***************************************************************************/
/* DS_TUNER_CORE_GEN_0_0 :: CTRL_0 :: TUN_LOW_PWR [31:31] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_CTRL_0_TUN_LOW_PWR_MASK         0x80000000
#define BCHP_DS_TUNER_CORE_GEN_0_0_CTRL_0_TUN_LOW_PWR_SHIFT        31

/* DS_TUNER_CORE_GEN_0_0 :: CTRL_0 :: reserved_for_eco0 [30:28] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_CTRL_0_reserved_for_eco0_MASK   0x70000000
#define BCHP_DS_TUNER_CORE_GEN_0_0_CTRL_0_reserved_for_eco0_SHIFT  28

/* DS_TUNER_CORE_GEN_0_0 :: CTRL_0 :: VDF_SKIP_1_CYCLE [27:27] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_CTRL_0_VDF_SKIP_1_CYCLE_MASK    0x08000000
#define BCHP_DS_TUNER_CORE_GEN_0_0_CTRL_0_VDF_SKIP_1_CYCLE_SHIFT   27

/* DS_TUNER_CORE_GEN_0_0 :: CTRL_0 :: reserved_for_eco1 [26:24] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_CTRL_0_reserved_for_eco1_MASK   0x07000000
#define BCHP_DS_TUNER_CORE_GEN_0_0_CTRL_0_reserved_for_eco1_SHIFT  24

/* DS_TUNER_CORE_GEN_0_0 :: CTRL_0 :: FCW [23:00] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_CTRL_0_FCW_MASK                 0x00ffffff
#define BCHP_DS_TUNER_CORE_GEN_0_0_CTRL_0_FCW_SHIFT                0

/***************************************************************************
 *IQAMP - I/Q Imbalance Amplitude Control
 ***************************************************************************/
/* DS_TUNER_CORE_GEN_0_0 :: IQAMP :: reserved0 [31:25] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_reserved0_MASK            0xfe000000
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_reserved0_SHIFT           25

/* DS_TUNER_CORE_GEN_0_0 :: IQAMP :: TPIN_IQ_SEL [24:24] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_TPIN_IQ_SEL_MASK          0x01000000
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_TPIN_IQ_SEL_SHIFT         24

/* DS_TUNER_CORE_GEN_0_0 :: IQAMP :: reserved1 [23:08] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_reserved1_MASK            0x00ffff00
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_reserved1_SHIFT           8

/* DS_TUNER_CORE_GEN_0_0 :: IQAMP :: iqamp_shift [07:04] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_iqamp_shift_MASK          0x000000f0
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_iqamp_shift_SHIFT         4

/* DS_TUNER_CORE_GEN_0_0 :: IQAMP :: reserved2 [03:03] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_reserved2_MASK            0x00000008
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_reserved2_SHIFT           3

/* DS_TUNER_CORE_GEN_0_0 :: IQAMP :: iqamp_byp [02:02] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_iqamp_byp_MASK            0x00000004
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_iqamp_byp_SHIFT           2

/* DS_TUNER_CORE_GEN_0_0 :: IQAMP :: iqamp_freeze [01:01] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_iqamp_freeze_MASK         0x00000002
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_iqamp_freeze_SHIFT        1

/* DS_TUNER_CORE_GEN_0_0 :: IQAMP :: iq_rst [00:00] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_iq_rst_MASK               0x00000001
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMP_iq_rst_SHIFT              0

/***************************************************************************
 *IQPHS - I/Q Imbalance Phase Control
 ***************************************************************************/
/* DS_TUNER_CORE_GEN_0_0 :: IQPHS :: reserved0 [31:08] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_reserved0_MASK            0xffffff00
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_reserved0_SHIFT           8

/* DS_TUNER_CORE_GEN_0_0 :: IQPHS :: iqphs_shift [07:04] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_iqphs_shift_MASK          0x000000f0
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_iqphs_shift_SHIFT         4

/* DS_TUNER_CORE_GEN_0_0 :: IQPHS :: reserved1 [03:03] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_reserved1_MASK            0x00000008
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_reserved1_SHIFT           3

/* DS_TUNER_CORE_GEN_0_0 :: IQPHS :: iqphs_byp [02:02] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_iqphs_byp_MASK            0x00000004
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_iqphs_byp_SHIFT           2

/* DS_TUNER_CORE_GEN_0_0 :: IQPHS :: iqphs_freeze [01:01] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_iqphs_freeze_MASK         0x00000002
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_iqphs_freeze_SHIFT        1

/* DS_TUNER_CORE_GEN_0_0 :: IQPHS :: iqphs_rst [00:00] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_iqphs_rst_MASK            0x00000001
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHS_iqphs_rst_SHIFT           0

/***************************************************************************
 *IQAMPI - I/Q Imbalance Amplitude Estimator Integrator
 ***************************************************************************/
/* DS_TUNER_CORE_GEN_0_0 :: IQAMPI :: iq_amp_int [31:00] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMPI_iq_amp_int_MASK          0xffffffff
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQAMPI_iq_amp_int_SHIFT         0

/***************************************************************************
 *IQPHSI - I/Q Imbalance Phase Estimator Integrator
 ***************************************************************************/
/* DS_TUNER_CORE_GEN_0_0 :: IQPHSI :: iq_phs_int [31:00] */
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHSI_iq_phs_int_MASK          0xffffffff
#define BCHP_DS_TUNER_CORE_GEN_0_0_IQPHSI_iq_phs_int_SHIFT         0

#endif /* #ifndef BCHP_DS_TUNER_CORE_GEN_0_0_H__ */

/* End of File */
