Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programme/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fc347f81de364ed0b69ea5d2ad6c5d61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot risc_controller_8_test_behav xil_defaultlib.risc_controller_8_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.risc_controller_8 [risc_controller_8_default]
Compiling architecture structural of entity xil_defaultlib.risc_controller_8_test
Built simulation snapshot risc_controller_8_test_behav
