
8_SPI_MCP23S08.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000268c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002814  08002814  00003814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002854  08002854  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  08002854  08002854  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002854  08002854  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002854  08002854  00003854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002858  08002858  00003858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800285c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08002868  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08002868  00004090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007f22  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018e7  00000000  00000000  0000bf5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000900  00000000  00000000  0000d848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006b8  00000000  00000000  0000e148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024adf  00000000  00000000  0000e800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009dd9  00000000  00000000  000332df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0fa4  00000000  00000000  0003d0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e05c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002310  00000000  00000000  0011e0a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  001203b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080027fc 	.word	0x080027fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080027fc 	.word	0x080027fc

080001c8 <mcp_reg_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void mcp_reg_write(uint8_t reg, uint8_t value) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	460a      	mov	r2, r1
 80001d2:	71fb      	strb	r3, [r7, #7]
 80001d4:	4613      	mov	r3, r2
 80001d6:	71bb      	strb	r3, [r7, #6]

	uint8_t tx[3] = { 0x40, reg, value };
 80001d8:	2340      	movs	r3, #64	@ 0x40
 80001da:	733b      	strb	r3, [r7, #12]
 80001dc:	79fb      	ldrb	r3, [r7, #7]
 80001de:	737b      	strb	r3, [r7, #13]
 80001e0:	79bb      	ldrb	r3, [r7, #6]
 80001e2:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(IOEXP_CS_GPIO_Port, IOEXP_CS_Pin, GPIO_PIN_RESET);
 80001e4:	2200      	movs	r2, #0
 80001e6:	2101      	movs	r1, #1
 80001e8:	4809      	ldr	r0, [pc, #36]	@ (8000210 <mcp_reg_write+0x48>)
 80001ea:	f000 fd4b 	bl	8000c84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, tx, 3, HAL_MAX_DELAY);
 80001ee:	f107 010c 	add.w	r1, r7, #12
 80001f2:	f04f 33ff 	mov.w	r3, #4294967295
 80001f6:	2203      	movs	r2, #3
 80001f8:	4806      	ldr	r0, [pc, #24]	@ (8000214 <mcp_reg_write+0x4c>)
 80001fa:	f001 fc4a 	bl	8001a92 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(IOEXP_CS_GPIO_Port, IOEXP_CS_Pin, GPIO_PIN_SET);
 80001fe:	2201      	movs	r2, #1
 8000200:	2101      	movs	r1, #1
 8000202:	4803      	ldr	r0, [pc, #12]	@ (8000210 <mcp_reg_write+0x48>)
 8000204:	f000 fd3e 	bl	8000c84 <HAL_GPIO_WritePin>

}
 8000208:	bf00      	nop
 800020a:	3710      	adds	r7, #16
 800020c:	46bd      	mov	sp, r7
 800020e:	bd80      	pop	{r7, pc}
 8000210:	48000800 	.word	0x48000800
 8000214:	20000028 	.word	0x20000028

08000218 <mcp_reg_read>:

uint8_t mcp_reg_read(uint8_t reg) {
 8000218:	b580      	push	{r7, lr}
 800021a:	b084      	sub	sp, #16
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	71fb      	strb	r3, [r7, #7]

	uint8_t tx[2] = { 0x41, reg };
 8000222:	2341      	movs	r3, #65	@ 0x41
 8000224:	733b      	strb	r3, [r7, #12]
 8000226:	79fb      	ldrb	r3, [r7, #7]
 8000228:	737b      	strb	r3, [r7, #13]
	uint8_t value;

	HAL_GPIO_WritePin(IOEXP_CS_GPIO_Port, IOEXP_CS_Pin, GPIO_PIN_RESET);
 800022a:	2200      	movs	r2, #0
 800022c:	2101      	movs	r1, #1
 800022e:	480e      	ldr	r0, [pc, #56]	@ (8000268 <mcp_reg_read+0x50>)
 8000230:	f000 fd28 	bl	8000c84 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, tx, 2, HAL_MAX_DELAY);
 8000234:	f107 010c 	add.w	r1, r7, #12
 8000238:	f04f 33ff 	mov.w	r3, #4294967295
 800023c:	2202      	movs	r2, #2
 800023e:	480b      	ldr	r0, [pc, #44]	@ (800026c <mcp_reg_read+0x54>)
 8000240:	f001 fc27 	bl	8001a92 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &value, 1, HAL_MAX_DELAY);
 8000244:	f107 010b 	add.w	r1, r7, #11
 8000248:	f04f 33ff 	mov.w	r3, #4294967295
 800024c:	2201      	movs	r2, #1
 800024e:	4807      	ldr	r0, [pc, #28]	@ (800026c <mcp_reg_read+0x54>)
 8000250:	f001 fd95 	bl	8001d7e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(IOEXP_CS_GPIO_Port, IOEXP_CS_Pin, GPIO_PIN_SET);
 8000254:	2201      	movs	r2, #1
 8000256:	2101      	movs	r1, #1
 8000258:	4803      	ldr	r0, [pc, #12]	@ (8000268 <mcp_reg_read+0x50>)
 800025a:	f000 fd13 	bl	8000c84 <HAL_GPIO_WritePin>

	return value;
 800025e:	7afb      	ldrb	r3, [r7, #11]
}
 8000260:	4618      	mov	r0, r3
 8000262:	3710      	adds	r7, #16
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}
 8000268:	48000800 	.word	0x48000800
 800026c:	20000028 	.word	0x20000028

08000270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000274:	f000 fa01 	bl	800067a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000278:	f000 f81e 	bl	80002b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027c:	f000 f8bc 	bl	80003f8 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000280:	f000 f87c 	bl	800037c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  //Ustaw GP0 jako wyjscie:
  mcp_reg_write(MCP_IODIR, 0xFE);
 8000284:	21fe      	movs	r1, #254	@ 0xfe
 8000286:	2000      	movs	r0, #0
 8000288:	f7ff ff9e 	bl	80001c8 <mcp_reg_write>

  //Wlacz rezystor podciagajacy dla GP1:
  mcp_reg_write(MCP_GPPU, 0x02);
 800028c:	2102      	movs	r1, #2
 800028e:	2006      	movs	r0, #6
 8000290:	f7ff ff9a 	bl	80001c8 <mcp_reg_write>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Jeżeli naciśnięto przycisk:
	  if((mcp_reg_read(MCP_GPIO) & 0x02) == 0) {
 8000294:	2009      	movs	r0, #9
 8000296:	f7ff ffbf 	bl	8000218 <mcp_reg_read>
 800029a:	4603      	mov	r3, r0
 800029c:	f003 0302 	and.w	r3, r3, #2
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d104      	bne.n	80002ae <main+0x3e>
		  // włącz diodę
		  mcp_reg_write(MCP_OLAT, 0x01);
 80002a4:	2101      	movs	r1, #1
 80002a6:	200a      	movs	r0, #10
 80002a8:	f7ff ff8e 	bl	80001c8 <mcp_reg_write>
 80002ac:	e7f2      	b.n	8000294 <main+0x24>
	  }
	  else {
		  // wyłącz diodę
		  mcp_reg_write(MCP_OLAT, 0x00);
 80002ae:	2100      	movs	r1, #0
 80002b0:	200a      	movs	r0, #10
 80002b2:	f7ff ff89 	bl	80001c8 <mcp_reg_write>
	  if((mcp_reg_read(MCP_GPIO) & 0x02) == 0) {
 80002b6:	e7ed      	b.n	8000294 <main+0x24>

080002b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b096      	sub	sp, #88	@ 0x58
 80002bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002be:	f107 0314 	add.w	r3, r7, #20
 80002c2:	2244      	movs	r2, #68	@ 0x44
 80002c4:	2100      	movs	r1, #0
 80002c6:	4618      	mov	r0, r3
 80002c8:	f002 fa6c 	bl	80027a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002cc:	463b      	mov	r3, r7
 80002ce:	2200      	movs	r2, #0
 80002d0:	601a      	str	r2, [r3, #0]
 80002d2:	605a      	str	r2, [r3, #4]
 80002d4:	609a      	str	r2, [r3, #8]
 80002d6:	60da      	str	r2, [r3, #12]
 80002d8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002da:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80002de:	f000 fd07 	bl	8000cf0 <HAL_PWREx_ControlVoltageScaling>
 80002e2:	4603      	mov	r3, r0
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d001      	beq.n	80002ec <SystemClock_Config+0x34>
  {
    Error_Handler();
 80002e8:	f000 f8d0 	bl	800048c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80002ec:	f000 fce2 	bl	8000cb4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80002f0:	4b21      	ldr	r3, [pc, #132]	@ (8000378 <SystemClock_Config+0xc0>)
 80002f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80002f6:	4a20      	ldr	r2, [pc, #128]	@ (8000378 <SystemClock_Config+0xc0>)
 80002f8:	f023 0318 	bic.w	r3, r3, #24
 80002fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000300:	2314      	movs	r3, #20
 8000302:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000304:	2301      	movs	r3, #1
 8000306:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000308:	2301      	movs	r3, #1
 800030a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800030c:	2300      	movs	r3, #0
 800030e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000310:	2360      	movs	r3, #96	@ 0x60
 8000312:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000314:	2302      	movs	r3, #2
 8000316:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000318:	2301      	movs	r3, #1
 800031a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800031c:	2301      	movs	r3, #1
 800031e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000320:	2328      	movs	r3, #40	@ 0x28
 8000322:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000324:	2307      	movs	r3, #7
 8000326:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000328:	2302      	movs	r3, #2
 800032a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800032c:	2302      	movs	r3, #2
 800032e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000330:	f107 0314 	add.w	r3, r7, #20
 8000334:	4618      	mov	r0, r3
 8000336:	f000 fd31 	bl	8000d9c <HAL_RCC_OscConfig>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000340:	f000 f8a4 	bl	800048c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000344:	230f      	movs	r3, #15
 8000346:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000348:	2303      	movs	r3, #3
 800034a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034c:	2300      	movs	r3, #0
 800034e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000350:	2300      	movs	r3, #0
 8000352:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000354:	2300      	movs	r3, #0
 8000356:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000358:	463b      	mov	r3, r7
 800035a:	2104      	movs	r1, #4
 800035c:	4618      	mov	r0, r3
 800035e:	f001 f8f9 	bl	8001554 <HAL_RCC_ClockConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000368:	f000 f890 	bl	800048c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800036c:	f001 fade 	bl	800192c <HAL_RCCEx_EnableMSIPLLMode>
}
 8000370:	bf00      	nop
 8000372:	3758      	adds	r7, #88	@ 0x58
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	40021000 	.word	0x40021000

0800037c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000380:	4b1b      	ldr	r3, [pc, #108]	@ (80003f0 <MX_SPI2_Init+0x74>)
 8000382:	4a1c      	ldr	r2, [pc, #112]	@ (80003f4 <MX_SPI2_Init+0x78>)
 8000384:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000386:	4b1a      	ldr	r3, [pc, #104]	@ (80003f0 <MX_SPI2_Init+0x74>)
 8000388:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800038c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800038e:	4b18      	ldr	r3, [pc, #96]	@ (80003f0 <MX_SPI2_Init+0x74>)
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000394:	4b16      	ldr	r3, [pc, #88]	@ (80003f0 <MX_SPI2_Init+0x74>)
 8000396:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800039a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800039c:	4b14      	ldr	r3, [pc, #80]	@ (80003f0 <MX_SPI2_Init+0x74>)
 800039e:	2200      	movs	r2, #0
 80003a0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003a2:	4b13      	ldr	r3, [pc, #76]	@ (80003f0 <MX_SPI2_Init+0x74>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80003a8:	4b11      	ldr	r3, [pc, #68]	@ (80003f0 <MX_SPI2_Init+0x74>)
 80003aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80003ae:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80003b0:	4b0f      	ldr	r3, [pc, #60]	@ (80003f0 <MX_SPI2_Init+0x74>)
 80003b2:	2210      	movs	r2, #16
 80003b4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003b6:	4b0e      	ldr	r3, [pc, #56]	@ (80003f0 <MX_SPI2_Init+0x74>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80003bc:	4b0c      	ldr	r3, [pc, #48]	@ (80003f0 <MX_SPI2_Init+0x74>)
 80003be:	2200      	movs	r2, #0
 80003c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003c2:	4b0b      	ldr	r3, [pc, #44]	@ (80003f0 <MX_SPI2_Init+0x74>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80003c8:	4b09      	ldr	r3, [pc, #36]	@ (80003f0 <MX_SPI2_Init+0x74>)
 80003ca:	2207      	movs	r2, #7
 80003cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80003ce:	4b08      	ldr	r3, [pc, #32]	@ (80003f0 <MX_SPI2_Init+0x74>)
 80003d0:	2200      	movs	r2, #0
 80003d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80003d4:	4b06      	ldr	r3, [pc, #24]	@ (80003f0 <MX_SPI2_Init+0x74>)
 80003d6:	2208      	movs	r2, #8
 80003d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80003da:	4805      	ldr	r0, [pc, #20]	@ (80003f0 <MX_SPI2_Init+0x74>)
 80003dc:	f001 fab6 	bl	800194c <HAL_SPI_Init>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d001      	beq.n	80003ea <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80003e6:	f000 f851 	bl	800048c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80003ea:	bf00      	nop
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	bf00      	nop
 80003f0:	20000028 	.word	0x20000028
 80003f4:	40003800 	.word	0x40003800

080003f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b088      	sub	sp, #32
 80003fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fe:	f107 030c 	add.w	r3, r7, #12
 8000402:	2200      	movs	r2, #0
 8000404:	601a      	str	r2, [r3, #0]
 8000406:	605a      	str	r2, [r3, #4]
 8000408:	609a      	str	r2, [r3, #8]
 800040a:	60da      	str	r2, [r3, #12]
 800040c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800040e:	4b1d      	ldr	r3, [pc, #116]	@ (8000484 <MX_GPIO_Init+0x8c>)
 8000410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000412:	4a1c      	ldr	r2, [pc, #112]	@ (8000484 <MX_GPIO_Init+0x8c>)
 8000414:	f043 0304 	orr.w	r3, r3, #4
 8000418:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800041a:	4b1a      	ldr	r3, [pc, #104]	@ (8000484 <MX_GPIO_Init+0x8c>)
 800041c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800041e:	f003 0304 	and.w	r3, r3, #4
 8000422:	60bb      	str	r3, [r7, #8]
 8000424:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000426:	4b17      	ldr	r3, [pc, #92]	@ (8000484 <MX_GPIO_Init+0x8c>)
 8000428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800042a:	4a16      	ldr	r2, [pc, #88]	@ (8000484 <MX_GPIO_Init+0x8c>)
 800042c:	f043 0302 	orr.w	r3, r3, #2
 8000430:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000432:	4b14      	ldr	r3, [pc, #80]	@ (8000484 <MX_GPIO_Init+0x8c>)
 8000434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000436:	f003 0302 	and.w	r3, r3, #2
 800043a:	607b      	str	r3, [r7, #4]
 800043c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800043e:	4b11      	ldr	r3, [pc, #68]	@ (8000484 <MX_GPIO_Init+0x8c>)
 8000440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000442:	4a10      	ldr	r2, [pc, #64]	@ (8000484 <MX_GPIO_Init+0x8c>)
 8000444:	f043 0301 	orr.w	r3, r3, #1
 8000448:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800044a:	4b0e      	ldr	r3, [pc, #56]	@ (8000484 <MX_GPIO_Init+0x8c>)
 800044c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800044e:	f003 0301 	and.w	r3, r3, #1
 8000452:	603b      	str	r3, [r7, #0]
 8000454:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IOEXP_CS_GPIO_Port, IOEXP_CS_Pin, GPIO_PIN_SET);
 8000456:	2201      	movs	r2, #1
 8000458:	2101      	movs	r1, #1
 800045a:	480b      	ldr	r0, [pc, #44]	@ (8000488 <MX_GPIO_Init+0x90>)
 800045c:	f000 fc12 	bl	8000c84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IOEXP_CS_Pin */
  GPIO_InitStruct.Pin = IOEXP_CS_Pin;
 8000460:	2301      	movs	r3, #1
 8000462:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000464:	2301      	movs	r3, #1
 8000466:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000468:	2300      	movs	r3, #0
 800046a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800046c:	2300      	movs	r3, #0
 800046e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IOEXP_CS_GPIO_Port, &GPIO_InitStruct);
 8000470:	f107 030c 	add.w	r3, r7, #12
 8000474:	4619      	mov	r1, r3
 8000476:	4804      	ldr	r0, [pc, #16]	@ (8000488 <MX_GPIO_Init+0x90>)
 8000478:	f000 fa5a 	bl	8000930 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800047c:	bf00      	nop
 800047e:	3720      	adds	r7, #32
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40021000 	.word	0x40021000
 8000488:	48000800 	.word	0x48000800

0800048c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000490:	b672      	cpsid	i
}
 8000492:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000494:	bf00      	nop
 8000496:	e7fd      	b.n	8000494 <Error_Handler+0x8>

08000498 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000498:	b480      	push	{r7}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800049e:	4b0f      	ldr	r3, [pc, #60]	@ (80004dc <HAL_MspInit+0x44>)
 80004a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004a2:	4a0e      	ldr	r2, [pc, #56]	@ (80004dc <HAL_MspInit+0x44>)
 80004a4:	f043 0301 	orr.w	r3, r3, #1
 80004a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80004aa:	4b0c      	ldr	r3, [pc, #48]	@ (80004dc <HAL_MspInit+0x44>)
 80004ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004ae:	f003 0301 	and.w	r3, r3, #1
 80004b2:	607b      	str	r3, [r7, #4]
 80004b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004b6:	4b09      	ldr	r3, [pc, #36]	@ (80004dc <HAL_MspInit+0x44>)
 80004b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004ba:	4a08      	ldr	r2, [pc, #32]	@ (80004dc <HAL_MspInit+0x44>)
 80004bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80004c2:	4b06      	ldr	r3, [pc, #24]	@ (80004dc <HAL_MspInit+0x44>)
 80004c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004ca:	603b      	str	r3, [r7, #0]
 80004cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ce:	bf00      	nop
 80004d0:	370c      	adds	r7, #12
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	40021000 	.word	0x40021000

080004e0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b08a      	sub	sp, #40	@ 0x28
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004e8:	f107 0314 	add.w	r3, r7, #20
 80004ec:	2200      	movs	r2, #0
 80004ee:	601a      	str	r2, [r3, #0]
 80004f0:	605a      	str	r2, [r3, #4]
 80004f2:	609a      	str	r2, [r3, #8]
 80004f4:	60da      	str	r2, [r3, #12]
 80004f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a25      	ldr	r2, [pc, #148]	@ (8000594 <HAL_SPI_MspInit+0xb4>)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d144      	bne.n	800058c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000502:	4b25      	ldr	r3, [pc, #148]	@ (8000598 <HAL_SPI_MspInit+0xb8>)
 8000504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000506:	4a24      	ldr	r2, [pc, #144]	@ (8000598 <HAL_SPI_MspInit+0xb8>)
 8000508:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800050c:	6593      	str	r3, [r2, #88]	@ 0x58
 800050e:	4b22      	ldr	r3, [pc, #136]	@ (8000598 <HAL_SPI_MspInit+0xb8>)
 8000510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000512:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000516:	613b      	str	r3, [r7, #16]
 8000518:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800051a:	4b1f      	ldr	r3, [pc, #124]	@ (8000598 <HAL_SPI_MspInit+0xb8>)
 800051c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800051e:	4a1e      	ldr	r2, [pc, #120]	@ (8000598 <HAL_SPI_MspInit+0xb8>)
 8000520:	f043 0304 	orr.w	r3, r3, #4
 8000524:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000526:	4b1c      	ldr	r3, [pc, #112]	@ (8000598 <HAL_SPI_MspInit+0xb8>)
 8000528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800052a:	f003 0304 	and.w	r3, r3, #4
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000532:	4b19      	ldr	r3, [pc, #100]	@ (8000598 <HAL_SPI_MspInit+0xb8>)
 8000534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000536:	4a18      	ldr	r2, [pc, #96]	@ (8000598 <HAL_SPI_MspInit+0xb8>)
 8000538:	f043 0302 	orr.w	r3, r3, #2
 800053c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800053e:	4b16      	ldr	r3, [pc, #88]	@ (8000598 <HAL_SPI_MspInit+0xb8>)
 8000540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000542:	f003 0302 	and.w	r3, r3, #2
 8000546:	60bb      	str	r3, [r7, #8]
 8000548:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800054a:	230c      	movs	r3, #12
 800054c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800054e:	2302      	movs	r3, #2
 8000550:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000552:	2300      	movs	r3, #0
 8000554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000556:	2303      	movs	r3, #3
 8000558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800055a:	2305      	movs	r3, #5
 800055c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800055e:	f107 0314 	add.w	r3, r7, #20
 8000562:	4619      	mov	r1, r3
 8000564:	480d      	ldr	r0, [pc, #52]	@ (800059c <HAL_SPI_MspInit+0xbc>)
 8000566:	f000 f9e3 	bl	8000930 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800056a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800056e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000570:	2302      	movs	r3, #2
 8000572:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000574:	2300      	movs	r3, #0
 8000576:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000578:	2303      	movs	r3, #3
 800057a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800057c:	2305      	movs	r3, #5
 800057e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000580:	f107 0314 	add.w	r3, r7, #20
 8000584:	4619      	mov	r1, r3
 8000586:	4806      	ldr	r0, [pc, #24]	@ (80005a0 <HAL_SPI_MspInit+0xc0>)
 8000588:	f000 f9d2 	bl	8000930 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 800058c:	bf00      	nop
 800058e:	3728      	adds	r7, #40	@ 0x28
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	40003800 	.word	0x40003800
 8000598:	40021000 	.word	0x40021000
 800059c:	48000800 	.word	0x48000800
 80005a0:	48000400 	.word	0x48000400

080005a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005a8:	bf00      	nop
 80005aa:	e7fd      	b.n	80005a8 <NMI_Handler+0x4>

080005ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005b0:	bf00      	nop
 80005b2:	e7fd      	b.n	80005b0 <HardFault_Handler+0x4>

080005b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005b8:	bf00      	nop
 80005ba:	e7fd      	b.n	80005b8 <MemManage_Handler+0x4>

080005bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005c0:	bf00      	nop
 80005c2:	e7fd      	b.n	80005c0 <BusFault_Handler+0x4>

080005c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005c8:	bf00      	nop
 80005ca:	e7fd      	b.n	80005c8 <UsageFault_Handler+0x4>

080005cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr

080005da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005da:	b480      	push	{r7}
 80005dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005de:	bf00      	nop
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr

080005e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005ec:	bf00      	nop
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr

080005f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005f6:	b580      	push	{r7, lr}
 80005f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005fa:	f000 f893 	bl	8000724 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
	...

08000604 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <SystemInit+0x20>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a05      	ldr	r2, [pc, #20]	@ (8000624 <SystemInit+0x20>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	e000ed00 	.word	0xe000ed00

08000628 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000628:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000660 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800062c:	f7ff ffea 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000630:	480c      	ldr	r0, [pc, #48]	@ (8000664 <LoopForever+0x6>)
  ldr r1, =_edata
 8000632:	490d      	ldr	r1, [pc, #52]	@ (8000668 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000634:	4a0d      	ldr	r2, [pc, #52]	@ (800066c <LoopForever+0xe>)
  movs r3, #0
 8000636:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000638:	e002      	b.n	8000640 <LoopCopyDataInit>

0800063a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800063a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800063c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800063e:	3304      	adds	r3, #4

08000640 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000640:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000642:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000644:	d3f9      	bcc.n	800063a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000646:	4a0a      	ldr	r2, [pc, #40]	@ (8000670 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000648:	4c0a      	ldr	r4, [pc, #40]	@ (8000674 <LoopForever+0x16>)
  movs r3, #0
 800064a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800064c:	e001      	b.n	8000652 <LoopFillZerobss>

0800064e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800064e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000650:	3204      	adds	r2, #4

08000652 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000652:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000654:	d3fb      	bcc.n	800064e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000656:	f002 f8ad 	bl	80027b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800065a:	f7ff fe09 	bl	8000270 <main>

0800065e <LoopForever>:

LoopForever:
    b LoopForever
 800065e:	e7fe      	b.n	800065e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000660:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000664:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000668:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800066c:	0800285c 	.word	0x0800285c
  ldr r2, =_sbss
 8000670:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000674:	20000090 	.word	0x20000090

08000678 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000678:	e7fe      	b.n	8000678 <ADC1_2_IRQHandler>

0800067a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800067a:	b580      	push	{r7, lr}
 800067c:	b082      	sub	sp, #8
 800067e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000680:	2300      	movs	r3, #0
 8000682:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000684:	2003      	movs	r0, #3
 8000686:	f000 f91f 	bl	80008c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800068a:	200f      	movs	r0, #15
 800068c:	f000 f80e 	bl	80006ac <HAL_InitTick>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d002      	beq.n	800069c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000696:	2301      	movs	r3, #1
 8000698:	71fb      	strb	r3, [r7, #7]
 800069a:	e001      	b.n	80006a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800069c:	f7ff fefc 	bl	8000498 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006a0:	79fb      	ldrb	r3, [r7, #7]
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	3708      	adds	r7, #8
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
	...

080006ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80006b4:	2300      	movs	r3, #0
 80006b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80006b8:	4b17      	ldr	r3, [pc, #92]	@ (8000718 <HAL_InitTick+0x6c>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d023      	beq.n	8000708 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80006c0:	4b16      	ldr	r3, [pc, #88]	@ (800071c <HAL_InitTick+0x70>)
 80006c2:	681a      	ldr	r2, [r3, #0]
 80006c4:	4b14      	ldr	r3, [pc, #80]	@ (8000718 <HAL_InitTick+0x6c>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	4619      	mov	r1, r3
 80006ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80006d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006d6:	4618      	mov	r0, r3
 80006d8:	f000 f91d 	bl	8000916 <HAL_SYSTICK_Config>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d10f      	bne.n	8000702 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	2b0f      	cmp	r3, #15
 80006e6:	d809      	bhi.n	80006fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006e8:	2200      	movs	r2, #0
 80006ea:	6879      	ldr	r1, [r7, #4]
 80006ec:	f04f 30ff 	mov.w	r0, #4294967295
 80006f0:	f000 f8f5 	bl	80008de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80006f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000720 <HAL_InitTick+0x74>)
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	6013      	str	r3, [r2, #0]
 80006fa:	e007      	b.n	800070c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80006fc:	2301      	movs	r3, #1
 80006fe:	73fb      	strb	r3, [r7, #15]
 8000700:	e004      	b.n	800070c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000702:	2301      	movs	r3, #1
 8000704:	73fb      	strb	r3, [r7, #15]
 8000706:	e001      	b.n	800070c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000708:	2301      	movs	r3, #1
 800070a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000008 	.word	0x20000008
 800071c:	20000000 	.word	0x20000000
 8000720:	20000004 	.word	0x20000004

08000724 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <HAL_IncTick+0x20>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	461a      	mov	r2, r3
 800072e:	4b06      	ldr	r3, [pc, #24]	@ (8000748 <HAL_IncTick+0x24>)
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4413      	add	r3, r2
 8000734:	4a04      	ldr	r2, [pc, #16]	@ (8000748 <HAL_IncTick+0x24>)
 8000736:	6013      	str	r3, [r2, #0]
}
 8000738:	bf00      	nop
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	20000008 	.word	0x20000008
 8000748:	2000008c 	.word	0x2000008c

0800074c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  return uwTick;
 8000750:	4b03      	ldr	r3, [pc, #12]	@ (8000760 <HAL_GetTick+0x14>)
 8000752:	681b      	ldr	r3, [r3, #0]
}
 8000754:	4618      	mov	r0, r3
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	2000008c 	.word	0x2000008c

08000764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000774:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800077a:	68ba      	ldr	r2, [r7, #8]
 800077c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000780:	4013      	ands	r3, r2
 8000782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800078c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000790:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000796:	4a04      	ldr	r2, [pc, #16]	@ (80007a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	60d3      	str	r3, [r2, #12]
}
 800079c:	bf00      	nop
 800079e:	3714      	adds	r7, #20
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007b0:	4b04      	ldr	r3, [pc, #16]	@ (80007c4 <__NVIC_GetPriorityGrouping+0x18>)
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	0a1b      	lsrs	r3, r3, #8
 80007b6:	f003 0307 	and.w	r3, r3, #7
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	6039      	str	r1, [r7, #0]
 80007d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	db0a      	blt.n	80007f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	b2da      	uxtb	r2, r3
 80007e0:	490c      	ldr	r1, [pc, #48]	@ (8000814 <__NVIC_SetPriority+0x4c>)
 80007e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e6:	0112      	lsls	r2, r2, #4
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	440b      	add	r3, r1
 80007ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007f0:	e00a      	b.n	8000808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	b2da      	uxtb	r2, r3
 80007f6:	4908      	ldr	r1, [pc, #32]	@ (8000818 <__NVIC_SetPriority+0x50>)
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	f003 030f 	and.w	r3, r3, #15
 80007fe:	3b04      	subs	r3, #4
 8000800:	0112      	lsls	r2, r2, #4
 8000802:	b2d2      	uxtb	r2, r2
 8000804:	440b      	add	r3, r1
 8000806:	761a      	strb	r2, [r3, #24]
}
 8000808:	bf00      	nop
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	e000e100 	.word	0xe000e100
 8000818:	e000ed00 	.word	0xe000ed00

0800081c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800081c:	b480      	push	{r7}
 800081e:	b089      	sub	sp, #36	@ 0x24
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	f003 0307 	and.w	r3, r3, #7
 800082e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000830:	69fb      	ldr	r3, [r7, #28]
 8000832:	f1c3 0307 	rsb	r3, r3, #7
 8000836:	2b04      	cmp	r3, #4
 8000838:	bf28      	it	cs
 800083a:	2304      	movcs	r3, #4
 800083c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	3304      	adds	r3, #4
 8000842:	2b06      	cmp	r3, #6
 8000844:	d902      	bls.n	800084c <NVIC_EncodePriority+0x30>
 8000846:	69fb      	ldr	r3, [r7, #28]
 8000848:	3b03      	subs	r3, #3
 800084a:	e000      	b.n	800084e <NVIC_EncodePriority+0x32>
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000850:	f04f 32ff 	mov.w	r2, #4294967295
 8000854:	69bb      	ldr	r3, [r7, #24]
 8000856:	fa02 f303 	lsl.w	r3, r2, r3
 800085a:	43da      	mvns	r2, r3
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	401a      	ands	r2, r3
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000864:	f04f 31ff 	mov.w	r1, #4294967295
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	fa01 f303 	lsl.w	r3, r1, r3
 800086e:	43d9      	mvns	r1, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000874:	4313      	orrs	r3, r2
         );
}
 8000876:	4618      	mov	r0, r3
 8000878:	3724      	adds	r7, #36	@ 0x24
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
	...

08000884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	3b01      	subs	r3, #1
 8000890:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000894:	d301      	bcc.n	800089a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000896:	2301      	movs	r3, #1
 8000898:	e00f      	b.n	80008ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800089a:	4a0a      	ldr	r2, [pc, #40]	@ (80008c4 <SysTick_Config+0x40>)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3b01      	subs	r3, #1
 80008a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008a2:	210f      	movs	r1, #15
 80008a4:	f04f 30ff 	mov.w	r0, #4294967295
 80008a8:	f7ff ff8e 	bl	80007c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008ac:	4b05      	ldr	r3, [pc, #20]	@ (80008c4 <SysTick_Config+0x40>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008b2:	4b04      	ldr	r3, [pc, #16]	@ (80008c4 <SysTick_Config+0x40>)
 80008b4:	2207      	movs	r2, #7
 80008b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008b8:	2300      	movs	r3, #0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	e000e010 	.word	0xe000e010

080008c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008d0:	6878      	ldr	r0, [r7, #4]
 80008d2:	f7ff ff47 	bl	8000764 <__NVIC_SetPriorityGrouping>
}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b086      	sub	sp, #24
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	4603      	mov	r3, r0
 80008e6:	60b9      	str	r1, [r7, #8]
 80008e8:	607a      	str	r2, [r7, #4]
 80008ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80008f0:	f7ff ff5c 	bl	80007ac <__NVIC_GetPriorityGrouping>
 80008f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	68b9      	ldr	r1, [r7, #8]
 80008fa:	6978      	ldr	r0, [r7, #20]
 80008fc:	f7ff ff8e 	bl	800081c <NVIC_EncodePriority>
 8000900:	4602      	mov	r2, r0
 8000902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000906:	4611      	mov	r1, r2
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff ff5d 	bl	80007c8 <__NVIC_SetPriority>
}
 800090e:	bf00      	nop
 8000910:	3718      	adds	r7, #24
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f7ff ffb0 	bl	8000884 <SysTick_Config>
 8000924:	4603      	mov	r3, r0
}
 8000926:	4618      	mov	r0, r3
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
	...

08000930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000930:	b480      	push	{r7}
 8000932:	b087      	sub	sp, #28
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800093a:	2300      	movs	r3, #0
 800093c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800093e:	e17f      	b.n	8000c40 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	681a      	ldr	r2, [r3, #0]
 8000944:	2101      	movs	r1, #1
 8000946:	697b      	ldr	r3, [r7, #20]
 8000948:	fa01 f303 	lsl.w	r3, r1, r3
 800094c:	4013      	ands	r3, r2
 800094e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	2b00      	cmp	r3, #0
 8000954:	f000 8171 	beq.w	8000c3a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	f003 0303 	and.w	r3, r3, #3
 8000960:	2b01      	cmp	r3, #1
 8000962:	d005      	beq.n	8000970 <HAL_GPIO_Init+0x40>
 8000964:	683b      	ldr	r3, [r7, #0]
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	f003 0303 	and.w	r3, r3, #3
 800096c:	2b02      	cmp	r3, #2
 800096e:	d130      	bne.n	80009d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	689b      	ldr	r3, [r3, #8]
 8000974:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	2203      	movs	r2, #3
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	43db      	mvns	r3, r3
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	4013      	ands	r3, r2
 8000986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	68da      	ldr	r2, [r3, #12]
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	4313      	orrs	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	693a      	ldr	r2, [r7, #16]
 800099e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80009a6:	2201      	movs	r2, #1
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	fa02 f303 	lsl.w	r3, r2, r3
 80009ae:	43db      	mvns	r3, r3
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	4013      	ands	r3, r2
 80009b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	091b      	lsrs	r3, r3, #4
 80009bc:	f003 0201 	and.w	r2, r3, #1
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	fa02 f303 	lsl.w	r3, r2, r3
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	693a      	ldr	r2, [r7, #16]
 80009d0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80009d2:	683b      	ldr	r3, [r7, #0]
 80009d4:	685b      	ldr	r3, [r3, #4]
 80009d6:	f003 0303 	and.w	r3, r3, #3
 80009da:	2b03      	cmp	r3, #3
 80009dc:	d118      	bne.n	8000a10 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80009e4:	2201      	movs	r2, #1
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ec:	43db      	mvns	r3, r3
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	4013      	ands	r3, r2
 80009f2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	685b      	ldr	r3, [r3, #4]
 80009f8:	08db      	lsrs	r3, r3, #3
 80009fa:	f003 0201 	and.w	r2, r3, #1
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	fa02 f303 	lsl.w	r3, r2, r3
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	f003 0303 	and.w	r3, r3, #3
 8000a18:	2b03      	cmp	r3, #3
 8000a1a:	d017      	beq.n	8000a4c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	2203      	movs	r2, #3
 8000a28:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2c:	43db      	mvns	r3, r3
 8000a2e:	693a      	ldr	r2, [r7, #16]
 8000a30:	4013      	ands	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	689a      	ldr	r2, [r3, #8]
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	005b      	lsls	r3, r3, #1
 8000a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a40:	693a      	ldr	r2, [r7, #16]
 8000a42:	4313      	orrs	r3, r2
 8000a44:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	f003 0303 	and.w	r3, r3, #3
 8000a54:	2b02      	cmp	r3, #2
 8000a56:	d123      	bne.n	8000aa0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	08da      	lsrs	r2, r3, #3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3208      	adds	r2, #8
 8000a60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a64:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	f003 0307 	and.w	r3, r3, #7
 8000a6c:	009b      	lsls	r3, r3, #2
 8000a6e:	220f      	movs	r2, #15
 8000a70:	fa02 f303 	lsl.w	r3, r2, r3
 8000a74:	43db      	mvns	r3, r3
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	4013      	ands	r3, r2
 8000a7a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a7c:	683b      	ldr	r3, [r7, #0]
 8000a7e:	691a      	ldr	r2, [r3, #16]
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	f003 0307 	and.w	r3, r3, #7
 8000a86:	009b      	lsls	r3, r3, #2
 8000a88:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	08da      	lsrs	r2, r3, #3
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	3208      	adds	r2, #8
 8000a9a:	6939      	ldr	r1, [r7, #16]
 8000a9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	2203      	movs	r2, #3
 8000aac:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab0:	43db      	mvns	r3, r3
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f003 0203 	and.w	r2, r3, #3
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac8:	693a      	ldr	r2, [r7, #16]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	f000 80ac 	beq.w	8000c3a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ae2:	4b5f      	ldr	r3, [pc, #380]	@ (8000c60 <HAL_GPIO_Init+0x330>)
 8000ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ae6:	4a5e      	ldr	r2, [pc, #376]	@ (8000c60 <HAL_GPIO_Init+0x330>)
 8000ae8:	f043 0301 	orr.w	r3, r3, #1
 8000aec:	6613      	str	r3, [r2, #96]	@ 0x60
 8000aee:	4b5c      	ldr	r3, [pc, #368]	@ (8000c60 <HAL_GPIO_Init+0x330>)
 8000af0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000af2:	f003 0301 	and.w	r3, r3, #1
 8000af6:	60bb      	str	r3, [r7, #8]
 8000af8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000afa:	4a5a      	ldr	r2, [pc, #360]	@ (8000c64 <HAL_GPIO_Init+0x334>)
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	089b      	lsrs	r3, r3, #2
 8000b00:	3302      	adds	r3, #2
 8000b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b06:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	f003 0303 	and.w	r3, r3, #3
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	220f      	movs	r2, #15
 8000b12:	fa02 f303 	lsl.w	r3, r2, r3
 8000b16:	43db      	mvns	r3, r3
 8000b18:	693a      	ldr	r2, [r7, #16]
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b24:	d025      	beq.n	8000b72 <HAL_GPIO_Init+0x242>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a4f      	ldr	r2, [pc, #316]	@ (8000c68 <HAL_GPIO_Init+0x338>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d01f      	beq.n	8000b6e <HAL_GPIO_Init+0x23e>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4a4e      	ldr	r2, [pc, #312]	@ (8000c6c <HAL_GPIO_Init+0x33c>)
 8000b32:	4293      	cmp	r3, r2
 8000b34:	d019      	beq.n	8000b6a <HAL_GPIO_Init+0x23a>
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	4a4d      	ldr	r2, [pc, #308]	@ (8000c70 <HAL_GPIO_Init+0x340>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d013      	beq.n	8000b66 <HAL_GPIO_Init+0x236>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4a4c      	ldr	r2, [pc, #304]	@ (8000c74 <HAL_GPIO_Init+0x344>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d00d      	beq.n	8000b62 <HAL_GPIO_Init+0x232>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a4b      	ldr	r2, [pc, #300]	@ (8000c78 <HAL_GPIO_Init+0x348>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d007      	beq.n	8000b5e <HAL_GPIO_Init+0x22e>
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4a4a      	ldr	r2, [pc, #296]	@ (8000c7c <HAL_GPIO_Init+0x34c>)
 8000b52:	4293      	cmp	r3, r2
 8000b54:	d101      	bne.n	8000b5a <HAL_GPIO_Init+0x22a>
 8000b56:	2306      	movs	r3, #6
 8000b58:	e00c      	b.n	8000b74 <HAL_GPIO_Init+0x244>
 8000b5a:	2307      	movs	r3, #7
 8000b5c:	e00a      	b.n	8000b74 <HAL_GPIO_Init+0x244>
 8000b5e:	2305      	movs	r3, #5
 8000b60:	e008      	b.n	8000b74 <HAL_GPIO_Init+0x244>
 8000b62:	2304      	movs	r3, #4
 8000b64:	e006      	b.n	8000b74 <HAL_GPIO_Init+0x244>
 8000b66:	2303      	movs	r3, #3
 8000b68:	e004      	b.n	8000b74 <HAL_GPIO_Init+0x244>
 8000b6a:	2302      	movs	r3, #2
 8000b6c:	e002      	b.n	8000b74 <HAL_GPIO_Init+0x244>
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e000      	b.n	8000b74 <HAL_GPIO_Init+0x244>
 8000b72:	2300      	movs	r3, #0
 8000b74:	697a      	ldr	r2, [r7, #20]
 8000b76:	f002 0203 	and.w	r2, r2, #3
 8000b7a:	0092      	lsls	r2, r2, #2
 8000b7c:	4093      	lsls	r3, r2
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b84:	4937      	ldr	r1, [pc, #220]	@ (8000c64 <HAL_GPIO_Init+0x334>)
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	089b      	lsrs	r3, r3, #2
 8000b8a:	3302      	adds	r3, #2
 8000b8c:	693a      	ldr	r2, [r7, #16]
 8000b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b92:	4b3b      	ldr	r3, [pc, #236]	@ (8000c80 <HAL_GPIO_Init+0x350>)
 8000b94:	689b      	ldr	r3, [r3, #8]
 8000b96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	43db      	mvns	r3, r3
 8000b9c:	693a      	ldr	r2, [r7, #16]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d003      	beq.n	8000bb6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	4313      	orrs	r3, r2
 8000bb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000bb6:	4a32      	ldr	r2, [pc, #200]	@ (8000c80 <HAL_GPIO_Init+0x350>)
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000bbc:	4b30      	ldr	r3, [pc, #192]	@ (8000c80 <HAL_GPIO_Init+0x350>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	43db      	mvns	r3, r3
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	4013      	ands	r3, r2
 8000bca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d003      	beq.n	8000be0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000bd8:	693a      	ldr	r2, [r7, #16]
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000be0:	4a27      	ldr	r2, [pc, #156]	@ (8000c80 <HAL_GPIO_Init+0x350>)
 8000be2:	693b      	ldr	r3, [r7, #16]
 8000be4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000be6:	4b26      	ldr	r3, [pc, #152]	@ (8000c80 <HAL_GPIO_Init+0x350>)
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	43db      	mvns	r3, r3
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d003      	beq.n	8000c0a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000c02:	693a      	ldr	r2, [r7, #16]
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	4313      	orrs	r3, r2
 8000c08:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000c0a:	4a1d      	ldr	r2, [pc, #116]	@ (8000c80 <HAL_GPIO_Init+0x350>)
 8000c0c:	693b      	ldr	r3, [r7, #16]
 8000c0e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000c10:	4b1b      	ldr	r3, [pc, #108]	@ (8000c80 <HAL_GPIO_Init+0x350>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	43db      	mvns	r3, r3
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d003      	beq.n	8000c34 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000c2c:	693a      	ldr	r2, [r7, #16]
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	4313      	orrs	r3, r2
 8000c32:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000c34:	4a12      	ldr	r2, [pc, #72]	@ (8000c80 <HAL_GPIO_Init+0x350>)
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	681a      	ldr	r2, [r3, #0]
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	fa22 f303 	lsr.w	r3, r2, r3
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	f47f ae78 	bne.w	8000940 <HAL_GPIO_Init+0x10>
  }
}
 8000c50:	bf00      	nop
 8000c52:	bf00      	nop
 8000c54:	371c      	adds	r7, #28
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	40021000 	.word	0x40021000
 8000c64:	40010000 	.word	0x40010000
 8000c68:	48000400 	.word	0x48000400
 8000c6c:	48000800 	.word	0x48000800
 8000c70:	48000c00 	.word	0x48000c00
 8000c74:	48001000 	.word	0x48001000
 8000c78:	48001400 	.word	0x48001400
 8000c7c:	48001800 	.word	0x48001800
 8000c80:	40010400 	.word	0x40010400

08000c84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	807b      	strh	r3, [r7, #2]
 8000c90:	4613      	mov	r3, r2
 8000c92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c94:	787b      	ldrb	r3, [r7, #1]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d003      	beq.n	8000ca2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c9a:	887a      	ldrh	r2, [r7, #2]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ca0:	e002      	b.n	8000ca8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ca2:	887a      	ldrh	r2, [r7, #2]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr

08000cb4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000cb8:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a04      	ldr	r2, [pc, #16]	@ (8000cd0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000cbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cc2:	6013      	str	r3, [r2, #0]
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	40007000 	.word	0x40007000

08000cd4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000cd8:	4b04      	ldr	r3, [pc, #16]	@ (8000cec <HAL_PWREx_GetVoltageRange+0x18>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	40007000 	.word	0x40007000

08000cf0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000cfe:	d130      	bne.n	8000d62 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d00:	4b23      	ldr	r3, [pc, #140]	@ (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000d08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d0c:	d038      	beq.n	8000d80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d0e:	4b20      	ldr	r3, [pc, #128]	@ (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000d16:	4a1e      	ldr	r2, [pc, #120]	@ (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d18:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d1c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000d94 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	2232      	movs	r2, #50	@ 0x32
 8000d24:	fb02 f303 	mul.w	r3, r2, r3
 8000d28:	4a1b      	ldr	r2, [pc, #108]	@ (8000d98 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d2e:	0c9b      	lsrs	r3, r3, #18
 8000d30:	3301      	adds	r3, #1
 8000d32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d34:	e002      	b.n	8000d3c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	3b01      	subs	r3, #1
 8000d3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d3c:	4b14      	ldr	r3, [pc, #80]	@ (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d3e:	695b      	ldr	r3, [r3, #20]
 8000d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d48:	d102      	bne.n	8000d50 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d1f2      	bne.n	8000d36 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d50:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d52:	695b      	ldr	r3, [r3, #20]
 8000d54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d5c:	d110      	bne.n	8000d80 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e00f      	b.n	8000d82 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d62:	4b0b      	ldr	r3, [pc, #44]	@ (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000d6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d6e:	d007      	beq.n	8000d80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000d78:	4a05      	ldr	r2, [pc, #20]	@ (8000d90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d7e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3714      	adds	r7, #20
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	40007000 	.word	0x40007000
 8000d94:	20000000 	.word	0x20000000
 8000d98:	431bde83 	.word	0x431bde83

08000d9c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b088      	sub	sp, #32
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d101      	bne.n	8000dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000daa:	2301      	movs	r3, #1
 8000dac:	e3ca      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dae:	4b97      	ldr	r3, [pc, #604]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000db0:	689b      	ldr	r3, [r3, #8]
 8000db2:	f003 030c 	and.w	r3, r3, #12
 8000db6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000db8:	4b94      	ldr	r3, [pc, #592]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	f003 0303 	and.w	r3, r3, #3
 8000dc0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f003 0310 	and.w	r3, r3, #16
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	f000 80e4 	beq.w	8000f98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d007      	beq.n	8000de6 <HAL_RCC_OscConfig+0x4a>
 8000dd6:	69bb      	ldr	r3, [r7, #24]
 8000dd8:	2b0c      	cmp	r3, #12
 8000dda:	f040 808b 	bne.w	8000ef4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	f040 8087 	bne.w	8000ef4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000de6:	4b89      	ldr	r3, [pc, #548]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f003 0302 	and.w	r3, r3, #2
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d005      	beq.n	8000dfe <HAL_RCC_OscConfig+0x62>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	699b      	ldr	r3, [r3, #24]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d101      	bne.n	8000dfe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e3a2      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6a1a      	ldr	r2, [r3, #32]
 8000e02:	4b82      	ldr	r3, [pc, #520]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f003 0308 	and.w	r3, r3, #8
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d004      	beq.n	8000e18 <HAL_RCC_OscConfig+0x7c>
 8000e0e:	4b7f      	ldr	r3, [pc, #508]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000e16:	e005      	b.n	8000e24 <HAL_RCC_OscConfig+0x88>
 8000e18:	4b7c      	ldr	r3, [pc, #496]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e1e:	091b      	lsrs	r3, r3, #4
 8000e20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d223      	bcs.n	8000e70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6a1b      	ldr	r3, [r3, #32]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f000 fd1d 	bl	800186c <RCC_SetFlashLatencyFromMSIRange>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	e383      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e3c:	4b73      	ldr	r3, [pc, #460]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a72      	ldr	r2, [pc, #456]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e42:	f043 0308 	orr.w	r3, r3, #8
 8000e46:	6013      	str	r3, [r2, #0]
 8000e48:	4b70      	ldr	r3, [pc, #448]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6a1b      	ldr	r3, [r3, #32]
 8000e54:	496d      	ldr	r1, [pc, #436]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e56:	4313      	orrs	r3, r2
 8000e58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e5a:	4b6c      	ldr	r3, [pc, #432]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	69db      	ldr	r3, [r3, #28]
 8000e66:	021b      	lsls	r3, r3, #8
 8000e68:	4968      	ldr	r1, [pc, #416]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	604b      	str	r3, [r1, #4]
 8000e6e:	e025      	b.n	8000ebc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e70:	4b66      	ldr	r3, [pc, #408]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a65      	ldr	r2, [pc, #404]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e76:	f043 0308 	orr.w	r3, r3, #8
 8000e7a:	6013      	str	r3, [r2, #0]
 8000e7c:	4b63      	ldr	r3, [pc, #396]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6a1b      	ldr	r3, [r3, #32]
 8000e88:	4960      	ldr	r1, [pc, #384]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e8e:	4b5f      	ldr	r3, [pc, #380]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	69db      	ldr	r3, [r3, #28]
 8000e9a:	021b      	lsls	r3, r3, #8
 8000e9c:	495b      	ldr	r1, [pc, #364]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000ea2:	69bb      	ldr	r3, [r7, #24]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d109      	bne.n	8000ebc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6a1b      	ldr	r3, [r3, #32]
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 fcdd 	bl	800186c <RCC_SetFlashLatencyFromMSIRange>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	e343      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000ebc:	f000 fc4a 	bl	8001754 <HAL_RCC_GetSysClockFreq>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	4b52      	ldr	r3, [pc, #328]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	091b      	lsrs	r3, r3, #4
 8000ec8:	f003 030f 	and.w	r3, r3, #15
 8000ecc:	4950      	ldr	r1, [pc, #320]	@ (8001010 <HAL_RCC_OscConfig+0x274>)
 8000ece:	5ccb      	ldrb	r3, [r1, r3]
 8000ed0:	f003 031f 	and.w	r3, r3, #31
 8000ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ed8:	4a4e      	ldr	r2, [pc, #312]	@ (8001014 <HAL_RCC_OscConfig+0x278>)
 8000eda:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000edc:	4b4e      	ldr	r3, [pc, #312]	@ (8001018 <HAL_RCC_OscConfig+0x27c>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff fbe3 	bl	80006ac <HAL_InitTick>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d052      	beq.n	8000f96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000ef0:	7bfb      	ldrb	r3, [r7, #15]
 8000ef2:	e327      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	699b      	ldr	r3, [r3, #24]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d032      	beq.n	8000f62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000efc:	4b43      	ldr	r3, [pc, #268]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a42      	ldr	r2, [pc, #264]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000f02:	f043 0301 	orr.w	r3, r3, #1
 8000f06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f08:	f7ff fc20 	bl	800074c <HAL_GetTick>
 8000f0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f0e:	e008      	b.n	8000f22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f10:	f7ff fc1c 	bl	800074c <HAL_GetTick>
 8000f14:	4602      	mov	r2, r0
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d901      	bls.n	8000f22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000f1e:	2303      	movs	r3, #3
 8000f20:	e310      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f22:	4b3a      	ldr	r3, [pc, #232]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f003 0302 	and.w	r3, r3, #2
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d0f0      	beq.n	8000f10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f2e:	4b37      	ldr	r3, [pc, #220]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a36      	ldr	r2, [pc, #216]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000f34:	f043 0308 	orr.w	r3, r3, #8
 8000f38:	6013      	str	r3, [r2, #0]
 8000f3a:	4b34      	ldr	r3, [pc, #208]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	6a1b      	ldr	r3, [r3, #32]
 8000f46:	4931      	ldr	r1, [pc, #196]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f4c:	4b2f      	ldr	r3, [pc, #188]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	69db      	ldr	r3, [r3, #28]
 8000f58:	021b      	lsls	r3, r3, #8
 8000f5a:	492c      	ldr	r1, [pc, #176]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000f5c:	4313      	orrs	r3, r2
 8000f5e:	604b      	str	r3, [r1, #4]
 8000f60:	e01a      	b.n	8000f98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000f62:	4b2a      	ldr	r3, [pc, #168]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a29      	ldr	r2, [pc, #164]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000f68:	f023 0301 	bic.w	r3, r3, #1
 8000f6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f6e:	f7ff fbed 	bl	800074c <HAL_GetTick>
 8000f72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000f74:	e008      	b.n	8000f88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f76:	f7ff fbe9 	bl	800074c <HAL_GetTick>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	2b02      	cmp	r3, #2
 8000f82:	d901      	bls.n	8000f88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000f84:	2303      	movs	r3, #3
 8000f86:	e2dd      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000f88:	4b20      	ldr	r3, [pc, #128]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f003 0302 	and.w	r3, r3, #2
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d1f0      	bne.n	8000f76 <HAL_RCC_OscConfig+0x1da>
 8000f94:	e000      	b.n	8000f98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d074      	beq.n	800108e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	2b08      	cmp	r3, #8
 8000fa8:	d005      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x21a>
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	2b0c      	cmp	r3, #12
 8000fae:	d10e      	bne.n	8000fce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	2b03      	cmp	r3, #3
 8000fb4:	d10b      	bne.n	8000fce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fb6:	4b15      	ldr	r3, [pc, #84]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d064      	beq.n	800108c <HAL_RCC_OscConfig+0x2f0>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d160      	bne.n	800108c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e2ba      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fd6:	d106      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x24a>
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fe2:	6013      	str	r3, [r2, #0]
 8000fe4:	e026      	b.n	8001034 <HAL_RCC_OscConfig+0x298>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000fee:	d115      	bne.n	800101c <HAL_RCC_OscConfig+0x280>
 8000ff0:	4b06      	ldr	r3, [pc, #24]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a05      	ldr	r2, [pc, #20]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000ff6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ffa:	6013      	str	r3, [r2, #0]
 8000ffc:	4b03      	ldr	r3, [pc, #12]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a02      	ldr	r2, [pc, #8]	@ (800100c <HAL_RCC_OscConfig+0x270>)
 8001002:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	e014      	b.n	8001034 <HAL_RCC_OscConfig+0x298>
 800100a:	bf00      	nop
 800100c:	40021000 	.word	0x40021000
 8001010:	08002814 	.word	0x08002814
 8001014:	20000000 	.word	0x20000000
 8001018:	20000004 	.word	0x20000004
 800101c:	4ba0      	ldr	r3, [pc, #640]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a9f      	ldr	r2, [pc, #636]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001022:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001026:	6013      	str	r3, [r2, #0]
 8001028:	4b9d      	ldr	r3, [pc, #628]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a9c      	ldr	r2, [pc, #624]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 800102e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001032:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d013      	beq.n	8001064 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800103c:	f7ff fb86 	bl	800074c <HAL_GetTick>
 8001040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001042:	e008      	b.n	8001056 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001044:	f7ff fb82 	bl	800074c <HAL_GetTick>
 8001048:	4602      	mov	r2, r0
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	2b64      	cmp	r3, #100	@ 0x64
 8001050:	d901      	bls.n	8001056 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001052:	2303      	movs	r3, #3
 8001054:	e276      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001056:	4b92      	ldr	r3, [pc, #584]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800105e:	2b00      	cmp	r3, #0
 8001060:	d0f0      	beq.n	8001044 <HAL_RCC_OscConfig+0x2a8>
 8001062:	e014      	b.n	800108e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001064:	f7ff fb72 	bl	800074c <HAL_GetTick>
 8001068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800106a:	e008      	b.n	800107e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800106c:	f7ff fb6e 	bl	800074c <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	2b64      	cmp	r3, #100	@ 0x64
 8001078:	d901      	bls.n	800107e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e262      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800107e:	4b88      	ldr	r3, [pc, #544]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001086:	2b00      	cmp	r3, #0
 8001088:	d1f0      	bne.n	800106c <HAL_RCC_OscConfig+0x2d0>
 800108a:	e000      	b.n	800108e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800108c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0302 	and.w	r3, r3, #2
 8001096:	2b00      	cmp	r3, #0
 8001098:	d060      	beq.n	800115c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	2b04      	cmp	r3, #4
 800109e:	d005      	beq.n	80010ac <HAL_RCC_OscConfig+0x310>
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	2b0c      	cmp	r3, #12
 80010a4:	d119      	bne.n	80010da <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d116      	bne.n	80010da <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010ac:	4b7c      	ldr	r3, [pc, #496]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d005      	beq.n	80010c4 <HAL_RCC_OscConfig+0x328>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d101      	bne.n	80010c4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e23f      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010c4:	4b76      	ldr	r3, [pc, #472]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	691b      	ldr	r3, [r3, #16]
 80010d0:	061b      	lsls	r3, r3, #24
 80010d2:	4973      	ldr	r1, [pc, #460]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 80010d4:	4313      	orrs	r3, r2
 80010d6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010d8:	e040      	b.n	800115c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d023      	beq.n	800112a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010e2:	4b6f      	ldr	r3, [pc, #444]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a6e      	ldr	r2, [pc, #440]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 80010e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010ee:	f7ff fb2d 	bl	800074c <HAL_GetTick>
 80010f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80010f4:	e008      	b.n	8001108 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010f6:	f7ff fb29 	bl	800074c <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	693b      	ldr	r3, [r7, #16]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b02      	cmp	r3, #2
 8001102:	d901      	bls.n	8001108 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e21d      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001108:	4b65      	ldr	r3, [pc, #404]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001110:	2b00      	cmp	r3, #0
 8001112:	d0f0      	beq.n	80010f6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001114:	4b62      	ldr	r3, [pc, #392]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	691b      	ldr	r3, [r3, #16]
 8001120:	061b      	lsls	r3, r3, #24
 8001122:	495f      	ldr	r1, [pc, #380]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001124:	4313      	orrs	r3, r2
 8001126:	604b      	str	r3, [r1, #4]
 8001128:	e018      	b.n	800115c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800112a:	4b5d      	ldr	r3, [pc, #372]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a5c      	ldr	r2, [pc, #368]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001130:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001134:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001136:	f7ff fb09 	bl	800074c <HAL_GetTick>
 800113a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800113c:	e008      	b.n	8001150 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800113e:	f7ff fb05 	bl	800074c <HAL_GetTick>
 8001142:	4602      	mov	r2, r0
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	2b02      	cmp	r3, #2
 800114a:	d901      	bls.n	8001150 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800114c:	2303      	movs	r3, #3
 800114e:	e1f9      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001150:	4b53      	ldr	r3, [pc, #332]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1f0      	bne.n	800113e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0308 	and.w	r3, r3, #8
 8001164:	2b00      	cmp	r3, #0
 8001166:	d03c      	beq.n	80011e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	695b      	ldr	r3, [r3, #20]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d01c      	beq.n	80011aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001170:	4b4b      	ldr	r3, [pc, #300]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001172:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001176:	4a4a      	ldr	r2, [pc, #296]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001178:	f043 0301 	orr.w	r3, r3, #1
 800117c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001180:	f7ff fae4 	bl	800074c <HAL_GetTick>
 8001184:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001186:	e008      	b.n	800119a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001188:	f7ff fae0 	bl	800074c <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	2b02      	cmp	r3, #2
 8001194:	d901      	bls.n	800119a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001196:	2303      	movs	r3, #3
 8001198:	e1d4      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800119a:	4b41      	ldr	r3, [pc, #260]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 800119c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011a0:	f003 0302 	and.w	r3, r3, #2
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d0ef      	beq.n	8001188 <HAL_RCC_OscConfig+0x3ec>
 80011a8:	e01b      	b.n	80011e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011aa:	4b3d      	ldr	r3, [pc, #244]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 80011ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011b0:	4a3b      	ldr	r2, [pc, #236]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 80011b2:	f023 0301 	bic.w	r3, r3, #1
 80011b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011ba:	f7ff fac7 	bl	800074c <HAL_GetTick>
 80011be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011c0:	e008      	b.n	80011d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011c2:	f7ff fac3 	bl	800074c <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d901      	bls.n	80011d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80011d0:	2303      	movs	r3, #3
 80011d2:	e1b7      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011d4:	4b32      	ldr	r3, [pc, #200]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 80011d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d1ef      	bne.n	80011c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 0304 	and.w	r3, r3, #4
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 80a6 	beq.w	800133c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011f0:	2300      	movs	r3, #0
 80011f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80011f4:	4b2a      	ldr	r3, [pc, #168]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 80011f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d10d      	bne.n	800121c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001200:	4b27      	ldr	r3, [pc, #156]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001204:	4a26      	ldr	r2, [pc, #152]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001206:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800120a:	6593      	str	r3, [r2, #88]	@ 0x58
 800120c:	4b24      	ldr	r3, [pc, #144]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 800120e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001218:	2301      	movs	r3, #1
 800121a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800121c:	4b21      	ldr	r3, [pc, #132]	@ (80012a4 <HAL_RCC_OscConfig+0x508>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001224:	2b00      	cmp	r3, #0
 8001226:	d118      	bne.n	800125a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001228:	4b1e      	ldr	r3, [pc, #120]	@ (80012a4 <HAL_RCC_OscConfig+0x508>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a1d      	ldr	r2, [pc, #116]	@ (80012a4 <HAL_RCC_OscConfig+0x508>)
 800122e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001232:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001234:	f7ff fa8a 	bl	800074c <HAL_GetTick>
 8001238:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800123c:	f7ff fa86 	bl	800074c <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b02      	cmp	r3, #2
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e17a      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800124e:	4b15      	ldr	r3, [pc, #84]	@ (80012a4 <HAL_RCC_OscConfig+0x508>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001256:	2b00      	cmp	r3, #0
 8001258:	d0f0      	beq.n	800123c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	2b01      	cmp	r3, #1
 8001260:	d108      	bne.n	8001274 <HAL_RCC_OscConfig+0x4d8>
 8001262:	4b0f      	ldr	r3, [pc, #60]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001268:	4a0d      	ldr	r2, [pc, #52]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001272:	e029      	b.n	80012c8 <HAL_RCC_OscConfig+0x52c>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	2b05      	cmp	r3, #5
 800127a:	d115      	bne.n	80012a8 <HAL_RCC_OscConfig+0x50c>
 800127c:	4b08      	ldr	r3, [pc, #32]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 800127e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001282:	4a07      	ldr	r2, [pc, #28]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001284:	f043 0304 	orr.w	r3, r3, #4
 8001288:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800128c:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 800128e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001292:	4a03      	ldr	r2, [pc, #12]	@ (80012a0 <HAL_RCC_OscConfig+0x504>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800129c:	e014      	b.n	80012c8 <HAL_RCC_OscConfig+0x52c>
 800129e:	bf00      	nop
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40007000 	.word	0x40007000
 80012a8:	4b9c      	ldr	r3, [pc, #624]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80012aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012ae:	4a9b      	ldr	r2, [pc, #620]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80012b0:	f023 0301 	bic.w	r3, r3, #1
 80012b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012b8:	4b98      	ldr	r3, [pc, #608]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80012ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012be:	4a97      	ldr	r2, [pc, #604]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80012c0:	f023 0304 	bic.w	r3, r3, #4
 80012c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d016      	beq.n	80012fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012d0:	f7ff fa3c 	bl	800074c <HAL_GetTick>
 80012d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012d6:	e00a      	b.n	80012ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012d8:	f7ff fa38 	bl	800074c <HAL_GetTick>
 80012dc:	4602      	mov	r2, r0
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d901      	bls.n	80012ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80012ea:	2303      	movs	r3, #3
 80012ec:	e12a      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012ee:	4b8b      	ldr	r3, [pc, #556]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80012f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012f4:	f003 0302 	and.w	r3, r3, #2
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0ed      	beq.n	80012d8 <HAL_RCC_OscConfig+0x53c>
 80012fc:	e015      	b.n	800132a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012fe:	f7ff fa25 	bl	800074c <HAL_GetTick>
 8001302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001304:	e00a      	b.n	800131c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001306:	f7ff fa21 	bl	800074c <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001314:	4293      	cmp	r3, r2
 8001316:	d901      	bls.n	800131c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e113      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800131c:	4b7f      	ldr	r3, [pc, #508]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 800131e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1ed      	bne.n	8001306 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800132a:	7ffb      	ldrb	r3, [r7, #31]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d105      	bne.n	800133c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001330:	4b7a      	ldr	r3, [pc, #488]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 8001332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001334:	4a79      	ldr	r2, [pc, #484]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 8001336:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800133a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 80fe 	beq.w	8001542 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800134a:	2b02      	cmp	r3, #2
 800134c:	f040 80d0 	bne.w	80014f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001350:	4b72      	ldr	r3, [pc, #456]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	f003 0203 	and.w	r2, r3, #3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001360:	429a      	cmp	r2, r3
 8001362:	d130      	bne.n	80013c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	3b01      	subs	r3, #1
 8001370:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001372:	429a      	cmp	r2, r3
 8001374:	d127      	bne.n	80013c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001380:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001382:	429a      	cmp	r2, r3
 8001384:	d11f      	bne.n	80013c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001390:	2a07      	cmp	r2, #7
 8001392:	bf14      	ite	ne
 8001394:	2201      	movne	r2, #1
 8001396:	2200      	moveq	r2, #0
 8001398:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800139a:	4293      	cmp	r3, r2
 800139c:	d113      	bne.n	80013c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013a8:	085b      	lsrs	r3, r3, #1
 80013aa:	3b01      	subs	r3, #1
 80013ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d109      	bne.n	80013c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013bc:	085b      	lsrs	r3, r3, #1
 80013be:	3b01      	subs	r3, #1
 80013c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d06e      	beq.n	80014a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	2b0c      	cmp	r3, #12
 80013ca:	d069      	beq.n	80014a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80013cc:	4b53      	ldr	r3, [pc, #332]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d105      	bne.n	80013e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80013d8:	4b50      	ldr	r3, [pc, #320]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e0ad      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80013e8:	4b4c      	ldr	r3, [pc, #304]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a4b      	ldr	r2, [pc, #300]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80013ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80013f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80013f4:	f7ff f9aa 	bl	800074c <HAL_GetTick>
 80013f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013fa:	e008      	b.n	800140e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013fc:	f7ff f9a6 	bl	800074c <HAL_GetTick>
 8001400:	4602      	mov	r2, r0
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b02      	cmp	r3, #2
 8001408:	d901      	bls.n	800140e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e09a      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800140e:	4b43      	ldr	r3, [pc, #268]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f0      	bne.n	80013fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800141a:	4b40      	ldr	r3, [pc, #256]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 800141c:	68da      	ldr	r2, [r3, #12]
 800141e:	4b40      	ldr	r3, [pc, #256]	@ (8001520 <HAL_RCC_OscConfig+0x784>)
 8001420:	4013      	ands	r3, r2
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800142a:	3a01      	subs	r2, #1
 800142c:	0112      	lsls	r2, r2, #4
 800142e:	4311      	orrs	r1, r2
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001434:	0212      	lsls	r2, r2, #8
 8001436:	4311      	orrs	r1, r2
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800143c:	0852      	lsrs	r2, r2, #1
 800143e:	3a01      	subs	r2, #1
 8001440:	0552      	lsls	r2, r2, #21
 8001442:	4311      	orrs	r1, r2
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001448:	0852      	lsrs	r2, r2, #1
 800144a:	3a01      	subs	r2, #1
 800144c:	0652      	lsls	r2, r2, #25
 800144e:	4311      	orrs	r1, r2
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001454:	0912      	lsrs	r2, r2, #4
 8001456:	0452      	lsls	r2, r2, #17
 8001458:	430a      	orrs	r2, r1
 800145a:	4930      	ldr	r1, [pc, #192]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 800145c:	4313      	orrs	r3, r2
 800145e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001460:	4b2e      	ldr	r3, [pc, #184]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a2d      	ldr	r2, [pc, #180]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 8001466:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800146a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800146c:	4b2b      	ldr	r3, [pc, #172]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	4a2a      	ldr	r2, [pc, #168]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 8001472:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001476:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001478:	f7ff f968 	bl	800074c <HAL_GetTick>
 800147c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800147e:	e008      	b.n	8001492 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001480:	f7ff f964 	bl	800074c <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	2b02      	cmp	r3, #2
 800148c:	d901      	bls.n	8001492 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800148e:	2303      	movs	r3, #3
 8001490:	e058      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001492:	4b22      	ldr	r3, [pc, #136]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d0f0      	beq.n	8001480 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800149e:	e050      	b.n	8001542 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e04f      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014a4:	4b1d      	ldr	r3, [pc, #116]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d148      	bne.n	8001542 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80014b0:	4b1a      	ldr	r3, [pc, #104]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a19      	ldr	r2, [pc, #100]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80014b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80014bc:	4b17      	ldr	r3, [pc, #92]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	4a16      	ldr	r2, [pc, #88]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80014c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80014c8:	f7ff f940 	bl	800074c <HAL_GetTick>
 80014cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014ce:	e008      	b.n	80014e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014d0:	f7ff f93c 	bl	800074c <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e030      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014e2:	4b0e      	ldr	r3, [pc, #56]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f0      	beq.n	80014d0 <HAL_RCC_OscConfig+0x734>
 80014ee:	e028      	b.n	8001542 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	2b0c      	cmp	r3, #12
 80014f4:	d023      	beq.n	800153e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014f6:	4b09      	ldr	r3, [pc, #36]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a08      	ldr	r2, [pc, #32]	@ (800151c <HAL_RCC_OscConfig+0x780>)
 80014fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001500:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001502:	f7ff f923 	bl	800074c <HAL_GetTick>
 8001506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001508:	e00c      	b.n	8001524 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800150a:	f7ff f91f 	bl	800074c <HAL_GetTick>
 800150e:	4602      	mov	r2, r0
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	2b02      	cmp	r3, #2
 8001516:	d905      	bls.n	8001524 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e013      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
 800151c:	40021000 	.word	0x40021000
 8001520:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001524:	4b09      	ldr	r3, [pc, #36]	@ (800154c <HAL_RCC_OscConfig+0x7b0>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d1ec      	bne.n	800150a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001530:	4b06      	ldr	r3, [pc, #24]	@ (800154c <HAL_RCC_OscConfig+0x7b0>)
 8001532:	68da      	ldr	r2, [r3, #12]
 8001534:	4905      	ldr	r1, [pc, #20]	@ (800154c <HAL_RCC_OscConfig+0x7b0>)
 8001536:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <HAL_RCC_OscConfig+0x7b4>)
 8001538:	4013      	ands	r3, r2
 800153a:	60cb      	str	r3, [r1, #12]
 800153c:	e001      	b.n	8001542 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e000      	b.n	8001544 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001542:	2300      	movs	r3, #0
}
 8001544:	4618      	mov	r0, r3
 8001546:	3720      	adds	r7, #32
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40021000 	.word	0x40021000
 8001550:	feeefffc 	.word	0xfeeefffc

08001554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d101      	bne.n	8001568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e0e7      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001568:	4b75      	ldr	r3, [pc, #468]	@ (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0307 	and.w	r3, r3, #7
 8001570:	683a      	ldr	r2, [r7, #0]
 8001572:	429a      	cmp	r2, r3
 8001574:	d910      	bls.n	8001598 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001576:	4b72      	ldr	r3, [pc, #456]	@ (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f023 0207 	bic.w	r2, r3, #7
 800157e:	4970      	ldr	r1, [pc, #448]	@ (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	4313      	orrs	r3, r2
 8001584:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001586:	4b6e      	ldr	r3, [pc, #440]	@ (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	683a      	ldr	r2, [r7, #0]
 8001590:	429a      	cmp	r2, r3
 8001592:	d001      	beq.n	8001598 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e0cf      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0302 	and.w	r3, r3, #2
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d010      	beq.n	80015c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	689a      	ldr	r2, [r3, #8]
 80015a8:	4b66      	ldr	r3, [pc, #408]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d908      	bls.n	80015c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015b4:	4b63      	ldr	r3, [pc, #396]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	4960      	ldr	r1, [pc, #384]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80015c2:	4313      	orrs	r3, r2
 80015c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d04c      	beq.n	800166c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	2b03      	cmp	r3, #3
 80015d8:	d107      	bne.n	80015ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015da:	4b5a      	ldr	r3, [pc, #360]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d121      	bne.n	800162a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	e0a6      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d107      	bne.n	8001602 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015f2:	4b54      	ldr	r3, [pc, #336]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d115      	bne.n	800162a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e09a      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d107      	bne.n	800161a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800160a:	4b4e      	ldr	r3, [pc, #312]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	2b00      	cmp	r3, #0
 8001614:	d109      	bne.n	800162a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e08e      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800161a:	4b4a      	ldr	r3, [pc, #296]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e086      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800162a:	4b46      	ldr	r3, [pc, #280]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f023 0203 	bic.w	r2, r3, #3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	4943      	ldr	r1, [pc, #268]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 8001638:	4313      	orrs	r3, r2
 800163a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800163c:	f7ff f886 	bl	800074c <HAL_GetTick>
 8001640:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001642:	e00a      	b.n	800165a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001644:	f7ff f882 	bl	800074c <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001652:	4293      	cmp	r3, r2
 8001654:	d901      	bls.n	800165a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e06e      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165a:	4b3a      	ldr	r3, [pc, #232]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	f003 020c 	and.w	r2, r3, #12
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	429a      	cmp	r2, r3
 800166a:	d1eb      	bne.n	8001644 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d010      	beq.n	800169a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	689a      	ldr	r2, [r3, #8]
 800167c:	4b31      	ldr	r3, [pc, #196]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001684:	429a      	cmp	r2, r3
 8001686:	d208      	bcs.n	800169a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001688:	4b2e      	ldr	r3, [pc, #184]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	492b      	ldr	r1, [pc, #172]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 8001696:	4313      	orrs	r3, r2
 8001698:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800169a:	4b29      	ldr	r3, [pc, #164]	@ (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0307 	and.w	r3, r3, #7
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d210      	bcs.n	80016ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016a8:	4b25      	ldr	r3, [pc, #148]	@ (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f023 0207 	bic.w	r2, r3, #7
 80016b0:	4923      	ldr	r1, [pc, #140]	@ (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b8:	4b21      	ldr	r3, [pc, #132]	@ (8001740 <HAL_RCC_ClockConfig+0x1ec>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0307 	and.w	r3, r3, #7
 80016c0:	683a      	ldr	r2, [r7, #0]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d001      	beq.n	80016ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e036      	b.n	8001738 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0304 	and.w	r3, r3, #4
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d008      	beq.n	80016e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	68db      	ldr	r3, [r3, #12]
 80016e2:	4918      	ldr	r1, [pc, #96]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80016e4:	4313      	orrs	r3, r2
 80016e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0308 	and.w	r3, r3, #8
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d009      	beq.n	8001708 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016f4:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	691b      	ldr	r3, [r3, #16]
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	4910      	ldr	r1, [pc, #64]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 8001704:	4313      	orrs	r3, r2
 8001706:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001708:	f000 f824 	bl	8001754 <HAL_RCC_GetSysClockFreq>
 800170c:	4602      	mov	r2, r0
 800170e:	4b0d      	ldr	r3, [pc, #52]	@ (8001744 <HAL_RCC_ClockConfig+0x1f0>)
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	091b      	lsrs	r3, r3, #4
 8001714:	f003 030f 	and.w	r3, r3, #15
 8001718:	490b      	ldr	r1, [pc, #44]	@ (8001748 <HAL_RCC_ClockConfig+0x1f4>)
 800171a:	5ccb      	ldrb	r3, [r1, r3]
 800171c:	f003 031f 	and.w	r3, r3, #31
 8001720:	fa22 f303 	lsr.w	r3, r2, r3
 8001724:	4a09      	ldr	r2, [pc, #36]	@ (800174c <HAL_RCC_ClockConfig+0x1f8>)
 8001726:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001728:	4b09      	ldr	r3, [pc, #36]	@ (8001750 <HAL_RCC_ClockConfig+0x1fc>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe ffbd 	bl	80006ac <HAL_InitTick>
 8001732:	4603      	mov	r3, r0
 8001734:	72fb      	strb	r3, [r7, #11]

  return status;
 8001736:	7afb      	ldrb	r3, [r7, #11]
}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40022000 	.word	0x40022000
 8001744:	40021000 	.word	0x40021000
 8001748:	08002814 	.word	0x08002814
 800174c:	20000000 	.word	0x20000000
 8001750:	20000004 	.word	0x20000004

08001754 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001754:	b480      	push	{r7}
 8001756:	b089      	sub	sp, #36	@ 0x24
 8001758:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
 800175e:	2300      	movs	r3, #0
 8001760:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001762:	4b3e      	ldr	r3, [pc, #248]	@ (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 8001764:	689b      	ldr	r3, [r3, #8]
 8001766:	f003 030c 	and.w	r3, r3, #12
 800176a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800176c:	4b3b      	ldr	r3, [pc, #236]	@ (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d005      	beq.n	8001788 <HAL_RCC_GetSysClockFreq+0x34>
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	2b0c      	cmp	r3, #12
 8001780:	d121      	bne.n	80017c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d11e      	bne.n	80017c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001788:	4b34      	ldr	r3, [pc, #208]	@ (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0308 	and.w	r3, r3, #8
 8001790:	2b00      	cmp	r3, #0
 8001792:	d107      	bne.n	80017a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001794:	4b31      	ldr	r3, [pc, #196]	@ (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 8001796:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800179a:	0a1b      	lsrs	r3, r3, #8
 800179c:	f003 030f 	and.w	r3, r3, #15
 80017a0:	61fb      	str	r3, [r7, #28]
 80017a2:	e005      	b.n	80017b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80017a4:	4b2d      	ldr	r3, [pc, #180]	@ (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	091b      	lsrs	r3, r3, #4
 80017aa:	f003 030f 	and.w	r3, r3, #15
 80017ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80017b0:	4a2b      	ldr	r2, [pc, #172]	@ (8001860 <HAL_RCC_GetSysClockFreq+0x10c>)
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d10d      	bne.n	80017dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80017c4:	e00a      	b.n	80017dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d102      	bne.n	80017d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80017cc:	4b25      	ldr	r3, [pc, #148]	@ (8001864 <HAL_RCC_GetSysClockFreq+0x110>)
 80017ce:	61bb      	str	r3, [r7, #24]
 80017d0:	e004      	b.n	80017dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	2b08      	cmp	r3, #8
 80017d6:	d101      	bne.n	80017dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80017d8:	4b23      	ldr	r3, [pc, #140]	@ (8001868 <HAL_RCC_GetSysClockFreq+0x114>)
 80017da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	2b0c      	cmp	r3, #12
 80017e0:	d134      	bne.n	800184c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80017e2:	4b1e      	ldr	r3, [pc, #120]	@ (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	f003 0303 	and.w	r3, r3, #3
 80017ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d003      	beq.n	80017fa <HAL_RCC_GetSysClockFreq+0xa6>
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	2b03      	cmp	r3, #3
 80017f6:	d003      	beq.n	8001800 <HAL_RCC_GetSysClockFreq+0xac>
 80017f8:	e005      	b.n	8001806 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80017fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001864 <HAL_RCC_GetSysClockFreq+0x110>)
 80017fc:	617b      	str	r3, [r7, #20]
      break;
 80017fe:	e005      	b.n	800180c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001800:	4b19      	ldr	r3, [pc, #100]	@ (8001868 <HAL_RCC_GetSysClockFreq+0x114>)
 8001802:	617b      	str	r3, [r7, #20]
      break;
 8001804:	e002      	b.n	800180c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	617b      	str	r3, [r7, #20]
      break;
 800180a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800180c:	4b13      	ldr	r3, [pc, #76]	@ (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	091b      	lsrs	r3, r3, #4
 8001812:	f003 0307 	and.w	r3, r3, #7
 8001816:	3301      	adds	r3, #1
 8001818:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800181a:	4b10      	ldr	r3, [pc, #64]	@ (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	0a1b      	lsrs	r3, r3, #8
 8001820:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001824:	697a      	ldr	r2, [r7, #20]
 8001826:	fb03 f202 	mul.w	r2, r3, r2
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001830:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001832:	4b0a      	ldr	r3, [pc, #40]	@ (800185c <HAL_RCC_GetSysClockFreq+0x108>)
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	0e5b      	lsrs	r3, r3, #25
 8001838:	f003 0303 	and.w	r3, r3, #3
 800183c:	3301      	adds	r3, #1
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	fbb2 f3f3 	udiv	r3, r2, r3
 800184a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800184c:	69bb      	ldr	r3, [r7, #24]
}
 800184e:	4618      	mov	r0, r3
 8001850:	3724      	adds	r7, #36	@ 0x24
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	40021000 	.word	0x40021000
 8001860:	08002824 	.word	0x08002824
 8001864:	00f42400 	.word	0x00f42400
 8001868:	007a1200 	.word	0x007a1200

0800186c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001874:	2300      	movs	r3, #0
 8001876:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001878:	4b2a      	ldr	r3, [pc, #168]	@ (8001924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800187a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d003      	beq.n	800188c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001884:	f7ff fa26 	bl	8000cd4 <HAL_PWREx_GetVoltageRange>
 8001888:	6178      	str	r0, [r7, #20]
 800188a:	e014      	b.n	80018b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800188c:	4b25      	ldr	r3, [pc, #148]	@ (8001924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800188e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001890:	4a24      	ldr	r2, [pc, #144]	@ (8001924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001892:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001896:	6593      	str	r3, [r2, #88]	@ 0x58
 8001898:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800189a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800189c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80018a4:	f7ff fa16 	bl	8000cd4 <HAL_PWREx_GetVoltageRange>
 80018a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80018aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80018b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018bc:	d10b      	bne.n	80018d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2b80      	cmp	r3, #128	@ 0x80
 80018c2:	d919      	bls.n	80018f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2ba0      	cmp	r3, #160	@ 0xa0
 80018c8:	d902      	bls.n	80018d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80018ca:	2302      	movs	r3, #2
 80018cc:	613b      	str	r3, [r7, #16]
 80018ce:	e013      	b.n	80018f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80018d0:	2301      	movs	r3, #1
 80018d2:	613b      	str	r3, [r7, #16]
 80018d4:	e010      	b.n	80018f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2b80      	cmp	r3, #128	@ 0x80
 80018da:	d902      	bls.n	80018e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80018dc:	2303      	movs	r3, #3
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	e00a      	b.n	80018f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b80      	cmp	r3, #128	@ 0x80
 80018e6:	d102      	bne.n	80018ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80018e8:	2302      	movs	r3, #2
 80018ea:	613b      	str	r3, [r7, #16]
 80018ec:	e004      	b.n	80018f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2b70      	cmp	r3, #112	@ 0x70
 80018f2:	d101      	bne.n	80018f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80018f4:	2301      	movs	r3, #1
 80018f6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80018f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001928 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f023 0207 	bic.w	r2, r3, #7
 8001900:	4909      	ldr	r1, [pc, #36]	@ (8001928 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	4313      	orrs	r3, r2
 8001906:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001908:	4b07      	ldr	r3, [pc, #28]	@ (8001928 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0307 	and.w	r3, r3, #7
 8001910:	693a      	ldr	r2, [r7, #16]
 8001912:	429a      	cmp	r2, r3
 8001914:	d001      	beq.n	800191a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e000      	b.n	800191c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800191a:	2300      	movs	r3, #0
}
 800191c:	4618      	mov	r0, r3
 800191e:	3718      	adds	r7, #24
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40021000 	.word	0x40021000
 8001928:	40022000 	.word	0x40022000

0800192c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8001930:	4b05      	ldr	r3, [pc, #20]	@ (8001948 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a04      	ldr	r2, [pc, #16]	@ (8001948 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001936:	f043 0304 	orr.w	r3, r3, #4
 800193a:	6013      	str	r3, [r2, #0]
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	40021000 	.word	0x40021000

0800194c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e095      	b.n	8001a8a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001962:	2b00      	cmp	r3, #0
 8001964:	d108      	bne.n	8001978 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800196e:	d009      	beq.n	8001984 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2200      	movs	r2, #0
 8001974:	61da      	str	r2, [r3, #28]
 8001976:	e005      	b.n	8001984 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	d106      	bne.n	80019a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f7fe fd9e 	bl	80004e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2202      	movs	r2, #2
 80019a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80019ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80019c4:	d902      	bls.n	80019cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	e002      	b.n	80019d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80019cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80019da:	d007      	beq.n	80019ec <HAL_SPI_Init+0xa0>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80019e4:	d002      	beq.n	80019ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80019fc:	431a      	orrs	r2, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	431a      	orrs	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	695b      	ldr	r3, [r3, #20]
 8001a0c:	f003 0301 	and.w	r3, r3, #1
 8001a10:	431a      	orrs	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	699b      	ldr	r3, [r3, #24]
 8001a16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a1a:	431a      	orrs	r2, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a24:	431a      	orrs	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a2e:	ea42 0103 	orr.w	r1, r2, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a36:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	699b      	ldr	r3, [r3, #24]
 8001a46:	0c1b      	lsrs	r3, r3, #16
 8001a48:	f003 0204 	and.w	r2, r3, #4
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a50:	f003 0310 	and.w	r3, r3, #16
 8001a54:	431a      	orrs	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a5a:	f003 0308 	and.w	r3, r3, #8
 8001a5e:	431a      	orrs	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8001a68:	ea42 0103 	orr.w	r1, r2, r3
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	430a      	orrs	r2, r1
 8001a78:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8001a88:	2300      	movs	r3, #0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3710      	adds	r7, #16
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b088      	sub	sp, #32
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	60f8      	str	r0, [r7, #12]
 8001a9a:	60b9      	str	r1, [r7, #8]
 8001a9c:	603b      	str	r3, [r7, #0]
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001aa2:	f7fe fe53 	bl	800074c <HAL_GetTick>
 8001aa6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001aa8:	88fb      	ldrh	r3, [r7, #6]
 8001aaa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d001      	beq.n	8001abc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	e15c      	b.n	8001d76 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d002      	beq.n	8001ac8 <HAL_SPI_Transmit+0x36>
 8001ac2:	88fb      	ldrh	r3, [r7, #6]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d101      	bne.n	8001acc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e154      	b.n	8001d76 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d101      	bne.n	8001ada <HAL_SPI_Transmit+0x48>
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	e14d      	b.n	8001d76 <HAL_SPI_Transmit+0x2e4>
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2201      	movs	r2, #1
 8001ade:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2203      	movs	r2, #3
 8001ae6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	2200      	movs	r2, #0
 8001aee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	68ba      	ldr	r2, [r7, #8]
 8001af4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	88fa      	ldrh	r2, [r7, #6]
 8001afa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	88fa      	ldrh	r2, [r7, #6]
 8001b00:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2200      	movs	r2, #0
 8001b06:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2200      	movs	r2, #0
 8001b14:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2200      	movs	r2, #0
 8001b22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b2c:	d10f      	bne.n	8001b4e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001b4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b58:	2b40      	cmp	r3, #64	@ 0x40
 8001b5a:	d007      	beq.n	8001b6c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001b74:	d952      	bls.n	8001c1c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d002      	beq.n	8001b84 <HAL_SPI_Transmit+0xf2>
 8001b7e:	8b7b      	ldrh	r3, [r7, #26]
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d145      	bne.n	8001c10 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b88:	881a      	ldrh	r2, [r3, #0]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b94:	1c9a      	adds	r2, r3, #2
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001ba8:	e032      	b.n	8001c10 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	f003 0302 	and.w	r3, r3, #2
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d112      	bne.n	8001bde <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bbc:	881a      	ldrh	r2, [r3, #0]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bc8:	1c9a      	adds	r2, r3, #2
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	3b01      	subs	r3, #1
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001bdc:	e018      	b.n	8001c10 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001bde:	f7fe fdb5 	bl	800074c <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d803      	bhi.n	8001bf6 <HAL_SPI_Transmit+0x164>
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf4:	d102      	bne.n	8001bfc <HAL_SPI_Transmit+0x16a>
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d109      	bne.n	8001c10 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	2200      	movs	r2, #0
 8001c08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e0b2      	b.n	8001d76 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c14:	b29b      	uxth	r3, r3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1c7      	bne.n	8001baa <HAL_SPI_Transmit+0x118>
 8001c1a:	e083      	b.n	8001d24 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d002      	beq.n	8001c2a <HAL_SPI_Transmit+0x198>
 8001c24:	8b7b      	ldrh	r3, [r7, #26]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d177      	bne.n	8001d1a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d912      	bls.n	8001c5a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c38:	881a      	ldrh	r2, [r3, #0]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c44:	1c9a      	adds	r2, r3, #2
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	3b02      	subs	r3, #2
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001c58:	e05f      	b.n	8001d1a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	330c      	adds	r3, #12
 8001c64:	7812      	ldrb	r2, [r2, #0]
 8001c66:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c6c:	1c5a      	adds	r2, r3, #1
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	b29a      	uxth	r2, r3
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8001c80:	e04b      	b.n	8001d1a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 0302 	and.w	r3, r3, #2
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d12b      	bne.n	8001ce8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d912      	bls.n	8001cc0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c9e:	881a      	ldrh	r2, [r3, #0]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001caa:	1c9a      	adds	r2, r3, #2
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	3b02      	subs	r3, #2
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001cbe:	e02c      	b.n	8001d1a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	330c      	adds	r3, #12
 8001cca:	7812      	ldrb	r2, [r2, #0]
 8001ccc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cd2:	1c5a      	adds	r2, r3, #1
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001ce6:	e018      	b.n	8001d1a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ce8:	f7fe fd30 	bl	800074c <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	683a      	ldr	r2, [r7, #0]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d803      	bhi.n	8001d00 <HAL_SPI_Transmit+0x26e>
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cfe:	d102      	bne.n	8001d06 <HAL_SPI_Transmit+0x274>
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d109      	bne.n	8001d1a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2201      	movs	r2, #1
 8001d0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2200      	movs	r2, #0
 8001d12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e02d      	b.n	8001d76 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001d1e:	b29b      	uxth	r3, r3
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d1ae      	bne.n	8001c82 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001d24:	69fa      	ldr	r2, [r7, #28]
 8001d26:	6839      	ldr	r1, [r7, #0]
 8001d28:	68f8      	ldr	r0, [r7, #12]
 8001d2a:	f000 fcf5 	bl	8002718 <SPI_EndRxTxTransaction>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d002      	beq.n	8001d3a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2220      	movs	r2, #32
 8001d38:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d10a      	bne.n	8001d58 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001d42:	2300      	movs	r3, #0
 8001d44:	617b      	str	r3, [r7, #20]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	617b      	str	r3, [r7, #20]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	617b      	str	r3, [r7, #20]
 8001d56:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e000      	b.n	8001d76 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8001d74:	2300      	movs	r3, #0
  }
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3720      	adds	r7, #32
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b088      	sub	sp, #32
 8001d82:	af02      	add	r7, sp, #8
 8001d84:	60f8      	str	r0, [r7, #12]
 8001d86:	60b9      	str	r1, [r7, #8]
 8001d88:	603b      	str	r3, [r7, #0]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d001      	beq.n	8001d9e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	e123      	b.n	8001fe6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001da6:	d112      	bne.n	8001dce <HAL_SPI_Receive+0x50>
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d10e      	bne.n	8001dce <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2204      	movs	r2, #4
 8001db4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001db8:	88fa      	ldrh	r2, [r7, #6]
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	9300      	str	r3, [sp, #0]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	68ba      	ldr	r2, [r7, #8]
 8001dc2:	68b9      	ldr	r1, [r7, #8]
 8001dc4:	68f8      	ldr	r0, [r7, #12]
 8001dc6:	f000 f912 	bl	8001fee <HAL_SPI_TransmitReceive>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	e10b      	b.n	8001fe6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001dce:	f7fe fcbd 	bl	800074c <HAL_GetTick>
 8001dd2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d002      	beq.n	8001de0 <HAL_SPI_Receive+0x62>
 8001dda:	88fb      	ldrh	r3, [r7, #6]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d101      	bne.n	8001de4 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e100      	b.n	8001fe6 <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d101      	bne.n	8001df2 <HAL_SPI_Receive+0x74>
 8001dee:	2302      	movs	r3, #2
 8001df0:	e0f9      	b.n	8001fe6 <HAL_SPI_Receive+0x268>
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	2204      	movs	r2, #4
 8001dfe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2200      	movs	r2, #0
 8001e06:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	68ba      	ldr	r2, [r7, #8]
 8001e0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	88fa      	ldrh	r2, [r7, #6]
 8001e12:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	88fa      	ldrh	r2, [r7, #6]
 8001e1a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2200      	movs	r2, #0
 8001e22:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2200      	movs	r2, #0
 8001e28:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2200      	movs	r2, #0
 8001e34:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001e44:	d908      	bls.n	8001e58 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	685a      	ldr	r2, [r3, #4]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e54:	605a      	str	r2, [r3, #4]
 8001e56:	e007      	b.n	8001e68 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	685a      	ldr	r2, [r3, #4]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001e66:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e70:	d10f      	bne.n	8001e92 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001e80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001e90:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e9c:	2b40      	cmp	r3, #64	@ 0x40
 8001e9e:	d007      	beq.n	8001eb0 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001eae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001eb8:	d875      	bhi.n	8001fa6 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001eba:	e037      	b.n	8001f2c <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d117      	bne.n	8001efa <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f103 020c 	add.w	r2, r3, #12
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed6:	7812      	ldrb	r2, [r2, #0]
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee0:	1c5a      	adds	r2, r3, #1
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	3b01      	subs	r3, #1
 8001ef0:	b29a      	uxth	r2, r3
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8001ef8:	e018      	b.n	8001f2c <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001efa:	f7fe fc27 	bl	800074c <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d803      	bhi.n	8001f12 <HAL_SPI_Receive+0x194>
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f10:	d102      	bne.n	8001f18 <HAL_SPI_Receive+0x19a>
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d109      	bne.n	8001f2c <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e05c      	b.n	8001fe6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d1c1      	bne.n	8001ebc <HAL_SPI_Receive+0x13e>
 8001f38:	e03b      	b.n	8001fb2 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f003 0301 	and.w	r3, r3, #1
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d115      	bne.n	8001f74 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68da      	ldr	r2, [r3, #12]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f52:	b292      	uxth	r2, r2
 8001f54:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	1c9a      	adds	r2, r3, #2
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	3b01      	subs	r3, #1
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8001f72:	e018      	b.n	8001fa6 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f74:	f7fe fbea 	bl	800074c <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	683a      	ldr	r2, [r7, #0]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d803      	bhi.n	8001f8c <HAL_SPI_Receive+0x20e>
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f8a:	d102      	bne.n	8001f92 <HAL_SPI_Receive+0x214>
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d109      	bne.n	8001fa6 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2201      	movs	r2, #1
 8001f96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e01f      	b.n	8001fe6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1c3      	bne.n	8001f3a <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	6839      	ldr	r1, [r7, #0]
 8001fb6:	68f8      	ldr	r0, [r7, #12]
 8001fb8:	f000 fb56 	bl	8002668 <SPI_EndRxTransaction>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d002      	beq.n	8001fc8 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2220      	movs	r2, #32
 8001fc6:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e000      	b.n	8001fe6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
  }
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3718      	adds	r7, #24
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b08a      	sub	sp, #40	@ 0x28
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	60f8      	str	r0, [r7, #12]
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
 8001ffa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002000:	f7fe fba4 	bl	800074c <HAL_GetTick>
 8002004:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800200c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002014:	887b      	ldrh	r3, [r7, #2]
 8002016:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8002018:	887b      	ldrh	r3, [r7, #2]
 800201a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800201c:	7ffb      	ldrb	r3, [r7, #31]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d00c      	beq.n	800203c <HAL_SPI_TransmitReceive+0x4e>
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002028:	d106      	bne.n	8002038 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d102      	bne.n	8002038 <HAL_SPI_TransmitReceive+0x4a>
 8002032:	7ffb      	ldrb	r3, [r7, #31]
 8002034:	2b04      	cmp	r3, #4
 8002036:	d001      	beq.n	800203c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002038:	2302      	movs	r3, #2
 800203a:	e1f3      	b.n	8002424 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d005      	beq.n	800204e <HAL_SPI_TransmitReceive+0x60>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d002      	beq.n	800204e <HAL_SPI_TransmitReceive+0x60>
 8002048:	887b      	ldrh	r3, [r7, #2]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d101      	bne.n	8002052 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e1e8      	b.n	8002424 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002058:	2b01      	cmp	r3, #1
 800205a:	d101      	bne.n	8002060 <HAL_SPI_TransmitReceive+0x72>
 800205c:	2302      	movs	r3, #2
 800205e:	e1e1      	b.n	8002424 <HAL_SPI_TransmitReceive+0x436>
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b04      	cmp	r3, #4
 8002072:	d003      	beq.n	800207c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2205      	movs	r2, #5
 8002078:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2200      	movs	r2, #0
 8002080:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	887a      	ldrh	r2, [r7, #2]
 800208c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	887a      	ldrh	r2, [r7, #2]
 8002094:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	68ba      	ldr	r2, [r7, #8]
 800209c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	887a      	ldrh	r2, [r7, #2]
 80020a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	887a      	ldrh	r2, [r7, #2]
 80020a8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2200      	movs	r2, #0
 80020ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2200      	movs	r2, #0
 80020b4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80020be:	d802      	bhi.n	80020c6 <HAL_SPI_TransmitReceive+0xd8>
 80020c0:	8abb      	ldrh	r3, [r7, #20]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d908      	bls.n	80020d8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685a      	ldr	r2, [r3, #4]
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	e007      	b.n	80020e8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80020e6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020f2:	2b40      	cmp	r3, #64	@ 0x40
 80020f4:	d007      	beq.n	8002106 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002104:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800210e:	f240 8083 	bls.w	8002218 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d002      	beq.n	8002120 <HAL_SPI_TransmitReceive+0x132>
 800211a:	8afb      	ldrh	r3, [r7, #22]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d16f      	bne.n	8002200 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002124:	881a      	ldrh	r2, [r3, #0]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002130:	1c9a      	adds	r2, r3, #2
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800213a:	b29b      	uxth	r3, r3
 800213c:	3b01      	subs	r3, #1
 800213e:	b29a      	uxth	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002144:	e05c      	b.n	8002200 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	f003 0302 	and.w	r3, r3, #2
 8002150:	2b02      	cmp	r3, #2
 8002152:	d11b      	bne.n	800218c <HAL_SPI_TransmitReceive+0x19e>
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002158:	b29b      	uxth	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d016      	beq.n	800218c <HAL_SPI_TransmitReceive+0x19e>
 800215e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002160:	2b01      	cmp	r3, #1
 8002162:	d113      	bne.n	800218c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002168:	881a      	ldrh	r2, [r3, #0]
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002174:	1c9a      	adds	r2, r3, #2
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800217e:	b29b      	uxth	r3, r3
 8002180:	3b01      	subs	r3, #1
 8002182:	b29a      	uxth	r2, r3
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002188:	2300      	movs	r3, #0
 800218a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	2b01      	cmp	r3, #1
 8002198:	d11c      	bne.n	80021d4 <HAL_SPI_TransmitReceive+0x1e6>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d016      	beq.n	80021d4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	68da      	ldr	r2, [r3, #12]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b0:	b292      	uxth	r2, r2
 80021b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b8:	1c9a      	adds	r2, r3, #2
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	3b01      	subs	r3, #1
 80021c8:	b29a      	uxth	r2, r3
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80021d0:	2301      	movs	r3, #1
 80021d2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80021d4:	f7fe faba 	bl	800074c <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	6a3b      	ldr	r3, [r7, #32]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d80d      	bhi.n	8002200 <HAL_SPI_TransmitReceive+0x212>
 80021e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ea:	d009      	beq.n	8002200 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2201      	movs	r2, #1
 80021f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e111      	b.n	8002424 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002204:	b29b      	uxth	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d19d      	bne.n	8002146 <HAL_SPI_TransmitReceive+0x158>
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002210:	b29b      	uxth	r3, r3
 8002212:	2b00      	cmp	r3, #0
 8002214:	d197      	bne.n	8002146 <HAL_SPI_TransmitReceive+0x158>
 8002216:	e0e5      	b.n	80023e4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d003      	beq.n	8002228 <HAL_SPI_TransmitReceive+0x23a>
 8002220:	8afb      	ldrh	r3, [r7, #22]
 8002222:	2b01      	cmp	r3, #1
 8002224:	f040 80d1 	bne.w	80023ca <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800222c:	b29b      	uxth	r3, r3
 800222e:	2b01      	cmp	r3, #1
 8002230:	d912      	bls.n	8002258 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002236:	881a      	ldrh	r2, [r3, #0]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002242:	1c9a      	adds	r2, r3, #2
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800224c:	b29b      	uxth	r3, r3
 800224e:	3b02      	subs	r3, #2
 8002250:	b29a      	uxth	r2, r3
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002256:	e0b8      	b.n	80023ca <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	330c      	adds	r3, #12
 8002262:	7812      	ldrb	r2, [r2, #0]
 8002264:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800226a:	1c5a      	adds	r2, r3, #1
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002274:	b29b      	uxth	r3, r3
 8002276:	3b01      	subs	r3, #1
 8002278:	b29a      	uxth	r2, r3
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800227e:	e0a4      	b.n	80023ca <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b02      	cmp	r3, #2
 800228c:	d134      	bne.n	80022f8 <HAL_SPI_TransmitReceive+0x30a>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002292:	b29b      	uxth	r3, r3
 8002294:	2b00      	cmp	r3, #0
 8002296:	d02f      	beq.n	80022f8 <HAL_SPI_TransmitReceive+0x30a>
 8002298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229a:	2b01      	cmp	r3, #1
 800229c:	d12c      	bne.n	80022f8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d912      	bls.n	80022ce <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022ac:	881a      	ldrh	r2, [r3, #0]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022b8:	1c9a      	adds	r2, r3, #2
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	3b02      	subs	r3, #2
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80022cc:	e012      	b.n	80022f4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	330c      	adds	r3, #12
 80022d8:	7812      	ldrb	r2, [r2, #0]
 80022da:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022e0:	1c5a      	adds	r2, r3, #1
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	3b01      	subs	r3, #1
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b01      	cmp	r3, #1
 8002304:	d148      	bne.n	8002398 <HAL_SPI_TransmitReceive+0x3aa>
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800230c:	b29b      	uxth	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d042      	beq.n	8002398 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002318:	b29b      	uxth	r3, r3
 800231a:	2b01      	cmp	r3, #1
 800231c:	d923      	bls.n	8002366 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68da      	ldr	r2, [r3, #12]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002328:	b292      	uxth	r2, r2
 800232a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002330:	1c9a      	adds	r2, r3, #2
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800233c:	b29b      	uxth	r3, r3
 800233e:	3b02      	subs	r3, #2
 8002340:	b29a      	uxth	r2, r3
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800234e:	b29b      	uxth	r3, r3
 8002350:	2b01      	cmp	r3, #1
 8002352:	d81f      	bhi.n	8002394 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	685a      	ldr	r2, [r3, #4]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002362:	605a      	str	r2, [r3, #4]
 8002364:	e016      	b.n	8002394 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f103 020c 	add.w	r2, r3, #12
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	7812      	ldrb	r2, [r2, #0]
 8002374:	b2d2      	uxtb	r2, r2
 8002376:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237c:	1c5a      	adds	r2, r3, #1
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002388:	b29b      	uxth	r3, r3
 800238a:	3b01      	subs	r3, #1
 800238c:	b29a      	uxth	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002394:	2301      	movs	r3, #1
 8002396:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002398:	f7fe f9d8 	bl	800074c <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	6a3b      	ldr	r3, [r7, #32]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d803      	bhi.n	80023b0 <HAL_SPI_TransmitReceive+0x3c2>
 80023a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ae:	d102      	bne.n	80023b6 <HAL_SPI_TransmitReceive+0x3c8>
 80023b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d109      	bne.n	80023ca <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2201      	movs	r2, #1
 80023ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	2200      	movs	r2, #0
 80023c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e02c      	b.n	8002424 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f47f af55 	bne.w	8002280 <HAL_SPI_TransmitReceive+0x292>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80023dc:	b29b      	uxth	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f47f af4e 	bne.w	8002280 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80023e4:	6a3a      	ldr	r2, [r7, #32]
 80023e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 f995 	bl	8002718 <SPI_EndRxTxTransaction>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d008      	beq.n	8002406 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2220      	movs	r2, #32
 80023f8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e00e      	b.n	8002424 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2201      	movs	r2, #1
 800240a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e000      	b.n	8002424 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8002422:	2300      	movs	r3, #0
  }
}
 8002424:	4618      	mov	r0, r3
 8002426:	3728      	adds	r7, #40	@ 0x28
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b088      	sub	sp, #32
 8002430:	af00      	add	r7, sp, #0
 8002432:	60f8      	str	r0, [r7, #12]
 8002434:	60b9      	str	r1, [r7, #8]
 8002436:	603b      	str	r3, [r7, #0]
 8002438:	4613      	mov	r3, r2
 800243a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800243c:	f7fe f986 	bl	800074c <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002444:	1a9b      	subs	r3, r3, r2
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	4413      	add	r3, r2
 800244a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800244c:	f7fe f97e 	bl	800074c <HAL_GetTick>
 8002450:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002452:	4b39      	ldr	r3, [pc, #228]	@ (8002538 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	015b      	lsls	r3, r3, #5
 8002458:	0d1b      	lsrs	r3, r3, #20
 800245a:	69fa      	ldr	r2, [r7, #28]
 800245c:	fb02 f303 	mul.w	r3, r2, r3
 8002460:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002462:	e054      	b.n	800250e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	f1b3 3fff 	cmp.w	r3, #4294967295
 800246a:	d050      	beq.n	800250e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800246c:	f7fe f96e 	bl	800074c <HAL_GetTick>
 8002470:	4602      	mov	r2, r0
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	69fa      	ldr	r2, [r7, #28]
 8002478:	429a      	cmp	r2, r3
 800247a:	d902      	bls.n	8002482 <SPI_WaitFlagStateUntilTimeout+0x56>
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d13d      	bne.n	80024fe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	685a      	ldr	r2, [r3, #4]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002490:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800249a:	d111      	bne.n	80024c0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024a4:	d004      	beq.n	80024b0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024ae:	d107      	bne.n	80024c0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024c8:	d10f      	bne.n	80024ea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80024e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2201      	movs	r2, #1
 80024ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e017      	b.n	800252e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d101      	bne.n	8002508 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002504:	2300      	movs	r3, #0
 8002506:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	3b01      	subs	r3, #1
 800250c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	4013      	ands	r3, r2
 8002518:	68ba      	ldr	r2, [r7, #8]
 800251a:	429a      	cmp	r2, r3
 800251c:	bf0c      	ite	eq
 800251e:	2301      	moveq	r3, #1
 8002520:	2300      	movne	r3, #0
 8002522:	b2db      	uxtb	r3, r3
 8002524:	461a      	mov	r2, r3
 8002526:	79fb      	ldrb	r3, [r7, #7]
 8002528:	429a      	cmp	r2, r3
 800252a:	d19b      	bne.n	8002464 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	3720      	adds	r7, #32
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000000 	.word	0x20000000

0800253c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08a      	sub	sp, #40	@ 0x28
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
 8002548:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800254a:	2300      	movs	r3, #0
 800254c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800254e:	f7fe f8fd 	bl	800074c <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002556:	1a9b      	subs	r3, r3, r2
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	4413      	add	r3, r2
 800255c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800255e:	f7fe f8f5 	bl	800074c <HAL_GetTick>
 8002562:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	330c      	adds	r3, #12
 800256a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800256c:	4b3d      	ldr	r3, [pc, #244]	@ (8002664 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	4613      	mov	r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	4413      	add	r3, r2
 8002576:	00da      	lsls	r2, r3, #3
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	0d1b      	lsrs	r3, r3, #20
 800257c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800257e:	fb02 f303 	mul.w	r3, r2, r3
 8002582:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002584:	e060      	b.n	8002648 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800258c:	d107      	bne.n	800259e <SPI_WaitFifoStateUntilTimeout+0x62>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d104      	bne.n	800259e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	b2db      	uxtb	r3, r3
 800259a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800259c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a4:	d050      	beq.n	8002648 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80025a6:	f7fe f8d1 	bl	800074c <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	6a3b      	ldr	r3, [r7, #32]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d902      	bls.n	80025bc <SPI_WaitFifoStateUntilTimeout+0x80>
 80025b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d13d      	bne.n	8002638 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80025ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80025d4:	d111      	bne.n	80025fa <SPI_WaitFifoStateUntilTimeout+0xbe>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025de:	d004      	beq.n	80025ea <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025e8:	d107      	bne.n	80025fa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002602:	d10f      	bne.n	8002624 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002612:	601a      	str	r2, [r3, #0]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002622:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	2200      	movs	r2, #0
 8002630:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e010      	b.n	800265a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800263e:	2300      	movs	r3, #0
 8002640:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	3b01      	subs	r3, #1
 8002646:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	689a      	ldr	r2, [r3, #8]
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	4013      	ands	r3, r2
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	429a      	cmp	r2, r3
 8002656:	d196      	bne.n	8002586 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3728      	adds	r7, #40	@ 0x28
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000000 	.word	0x20000000

08002668 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af02      	add	r7, sp, #8
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800267c:	d111      	bne.n	80026a2 <SPI_EndRxTransaction+0x3a>
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002686:	d004      	beq.n	8002692 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002690:	d107      	bne.n	80026a2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80026a0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	2200      	movs	r2, #0
 80026aa:	2180      	movs	r1, #128	@ 0x80
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f7ff febd 	bl	800242c <SPI_WaitFlagStateUntilTimeout>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d007      	beq.n	80026c8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026bc:	f043 0220 	orr.w	r2, r3, #32
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e023      	b.n	8002710 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80026d0:	d11d      	bne.n	800270e <SPI_EndRxTransaction+0xa6>
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026da:	d004      	beq.n	80026e6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026e4:	d113      	bne.n	800270e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	9300      	str	r3, [sp, #0]
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f7ff ff22 	bl	800253c <SPI_WaitFifoStateUntilTimeout>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d007      	beq.n	800270e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002702:	f043 0220 	orr.w	r2, r3, #32
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e000      	b.n	8002710 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800270e:	2300      	movs	r3, #0
}
 8002710:	4618      	mov	r0, r3
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af02      	add	r7, sp, #8
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2200      	movs	r2, #0
 800272c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f7ff ff03 	bl	800253c <SPI_WaitFifoStateUntilTimeout>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d007      	beq.n	800274c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002740:	f043 0220 	orr.w	r2, r3, #32
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e027      	b.n	800279c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	2200      	movs	r2, #0
 8002754:	2180      	movs	r1, #128	@ 0x80
 8002756:	68f8      	ldr	r0, [r7, #12]
 8002758:	f7ff fe68 	bl	800242c <SPI_WaitFlagStateUntilTimeout>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d007      	beq.n	8002772 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002766:	f043 0220 	orr.w	r2, r3, #32
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800276e:	2303      	movs	r3, #3
 8002770:	e014      	b.n	800279c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	9300      	str	r3, [sp, #0]
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	2200      	movs	r2, #0
 800277a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f7ff fedc 	bl	800253c <SPI_WaitFifoStateUntilTimeout>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d007      	beq.n	800279a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800278e:	f043 0220 	orr.w	r2, r3, #32
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e000      	b.n	800279c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	3710      	adds	r7, #16
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <memset>:
 80027a4:	4402      	add	r2, r0
 80027a6:	4603      	mov	r3, r0
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d100      	bne.n	80027ae <memset+0xa>
 80027ac:	4770      	bx	lr
 80027ae:	f803 1b01 	strb.w	r1, [r3], #1
 80027b2:	e7f9      	b.n	80027a8 <memset+0x4>

080027b4 <__libc_init_array>:
 80027b4:	b570      	push	{r4, r5, r6, lr}
 80027b6:	4d0d      	ldr	r5, [pc, #52]	@ (80027ec <__libc_init_array+0x38>)
 80027b8:	4c0d      	ldr	r4, [pc, #52]	@ (80027f0 <__libc_init_array+0x3c>)
 80027ba:	1b64      	subs	r4, r4, r5
 80027bc:	10a4      	asrs	r4, r4, #2
 80027be:	2600      	movs	r6, #0
 80027c0:	42a6      	cmp	r6, r4
 80027c2:	d109      	bne.n	80027d8 <__libc_init_array+0x24>
 80027c4:	4d0b      	ldr	r5, [pc, #44]	@ (80027f4 <__libc_init_array+0x40>)
 80027c6:	4c0c      	ldr	r4, [pc, #48]	@ (80027f8 <__libc_init_array+0x44>)
 80027c8:	f000 f818 	bl	80027fc <_init>
 80027cc:	1b64      	subs	r4, r4, r5
 80027ce:	10a4      	asrs	r4, r4, #2
 80027d0:	2600      	movs	r6, #0
 80027d2:	42a6      	cmp	r6, r4
 80027d4:	d105      	bne.n	80027e2 <__libc_init_array+0x2e>
 80027d6:	bd70      	pop	{r4, r5, r6, pc}
 80027d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80027dc:	4798      	blx	r3
 80027de:	3601      	adds	r6, #1
 80027e0:	e7ee      	b.n	80027c0 <__libc_init_array+0xc>
 80027e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80027e6:	4798      	blx	r3
 80027e8:	3601      	adds	r6, #1
 80027ea:	e7f2      	b.n	80027d2 <__libc_init_array+0x1e>
 80027ec:	08002854 	.word	0x08002854
 80027f0:	08002854 	.word	0x08002854
 80027f4:	08002854 	.word	0x08002854
 80027f8:	08002858 	.word	0x08002858

080027fc <_init>:
 80027fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027fe:	bf00      	nop
 8002800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002802:	bc08      	pop	{r3}
 8002804:	469e      	mov	lr, r3
 8002806:	4770      	bx	lr

08002808 <_fini>:
 8002808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800280a:	bf00      	nop
 800280c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800280e:	bc08      	pop	{r3}
 8002810:	469e      	mov	lr, r3
 8002812:	4770      	bx	lr
