--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml da_test.twx da_test.ncd -o da_test.twr da_test.pcf -ucf
da_ucf.ucf

Design file:              da_test.ncd
Physical constraint file: da_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_sys_clk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4185 paths analyzed, 2003 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.212ns.
--------------------------------------------------------------------------------

Paths for end point Maddsub_n00201_6 (SLICE_X21Y8.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_2MHz/blk000000d1 (RAM)
  Destination:          Maddsub_n00201_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.407ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.411 - 0.475)
  Source Clock:         daclk_OBUF rising at 0.000ns
  Destination Clock:    daclk_OBUF falling at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_2MHz/blk000000d1 to Maddsub_n00201_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y4.DOBDO1    Trcko_DOB_REG         1.700   dds_2MHz/blk000000d1
                                                       dds_2MHz/blk000000d1
    SLICE_X21Y8.C3       net (fanout=1)        2.334   cosine<1>
    SLICE_X21Y8.CLK      Tas                   0.373   Maddsub_n00201_7
                                                       Maddsub_n0020_cosine<1>_x_dout1
                                                       Maddsub_n00201_6
    -------------------------------------------------  ---------------------------
    Total                                      4.407ns (2.073ns logic, 2.334ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point Maddsub_n00201_2 (SLICE_X21Y8.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_2MHz/blk000000d1 (RAM)
  Destination:          Maddsub_n00201_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.411 - 0.475)
  Source Clock:         daclk_OBUF rising at 0.000ns
  Destination Clock:    daclk_OBUF falling at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_2MHz/blk000000d1 to Maddsub_n00201_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y4.DOBDO5    Trcko_DOB_REG         1.700   dds_2MHz/blk000000d1
                                                       dds_2MHz/blk000000d1
    SLICE_X21Y8.A4       net (fanout=1)        2.249   cosine<5>
    SLICE_X21Y8.CLK      Tas                   0.373   Maddsub_n00201_7
                                                       Maddsub_n0020_cosine<5>_x_dout1
                                                       Maddsub_n00201_2
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (2.073ns logic, 2.249ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point Maddsub_n00201_1 (SLICE_X21Y8.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_2MHz/blk000000d1 (RAM)
  Destination:          Maddsub_n00201_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.274ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.411 - 0.475)
  Source Clock:         daclk_OBUF rising at 0.000ns
  Destination Clock:    daclk_OBUF falling at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_2MHz/blk000000d1 to Maddsub_n00201_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y4.DOBDO6    Trcko_DOB_REG         1.700   dds_2MHz/blk000000d1
                                                       dds_2MHz/blk000000d1
    SLICE_X21Y8.A3       net (fanout=1)        2.310   cosine<6>
    SLICE_X21Y8.CLK      Tas                   0.264   Maddsub_n00201_7
                                                       Maddsub_n0020_cosine<6>_x_dout1
                                                       Maddsub_n00201_1
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (1.964ns logic, 2.310ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila_filter_debug/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (SLICE_X31Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_filter_debug/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Destination:          ila_filter_debug/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         daclk_OBUF rising at 20.000ns
  Destination Clock:    daclk_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ila_filter_debug/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 to ila_filter_debug/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y45.BQ      Tcko                  0.200   ila_filter_debug/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       ila_filter_debug/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    SLICE_X31Y45.SR      net (fanout=1)        0.129   ila_filter_debug/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
    SLICE_X31Y45.CLK     Tcksr       (-Th)     0.131   ila_filter_debug/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
                                                       ila_filter_debug/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.198ns (0.069ns logic, 0.129ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X30Y27.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_filter_debug/U0/I_TQ0.G_TW[39].U_TQ (FF)
  Destination:          ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         daclk_OBUF rising at 20.000ns
  Destination Clock:    daclk_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ila_filter_debug/U0/I_TQ0.G_TW[39].U_TQ to ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y27.DQ      Tcko                  0.198   ila_filter_debug/U0/iTRIG_IN<39>
                                                       ila_filter_debug/U0/I_TQ0.G_TW[39].U_TQ
    SLICE_X30Y27.DI      net (fanout=2)        0.028   ila_filter_debug/U0/iTRIG_IN<39>
    SLICE_X30Y27.CLK     Tdh         (-Th)    -0.033   ila_filter_debug/U0/I_NO_D.U_ILA/iDATA<39>
                                                       ila_filter_debug/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.231ns logic, 0.028ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X35Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Destination:          ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         daclk_OBUF rising at 20.000ns
  Destination Clock:    daclk_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 to ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.BQ      Tcko                  0.198   ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    SLICE_X35Y44.SR      net (fanout=1)        0.262   ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
    SLICE_X35Y44.CLK     Tcksr       (-Th)     0.131   ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (0.067ns logic, 0.262ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA)
  Physical resource: dds_2MHz/blk000000d1/CLKAWRCLK
  Logical resource: dds_2MHz/blk000000d1/CLKAWRCLK
  Location pin: RAMB8_X0Y4.CLKAWRCLK
  Clock network: daclk_OBUF
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB)
  Physical resource: dds_2MHz/blk000000d1/CLKBRDCLK
  Logical resource: dds_2MHz/blk000000d1/CLKBRDCLK
  Location pin: RAMB8_X0Y4.CLKBRDCLK
  Clock network: daclk_OBUF
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18/CLKB
  Logical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[25].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X0Y26.CLKB
  Clock network: daclk_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     20.000ns|      8.000ns|      9.212ns|            0|            0|            0|         4185|
| TS_pll_clk0                   |     20.000ns|      9.212ns|          N/A|            0|            0|         4185|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.602|    2.571|    4.606|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4185 paths, 0 nets, and 2802 connections

Design statistics:
   Minimum period:   9.212ns{1}   (Maximum frequency: 108.554MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 10 21:10:38 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



