Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot topTB_func_impl xil_defaultlib.topTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.clockModule
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.controlunit
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.memory_ip_blk_mem_gen_0_1
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.memory_ip_MemBlock0_0
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.memory_ip_MemBlock0_1
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.memory_ip_MemBlock0_2
Compiling module xil_defaultlib.memory_ip
Compiling module xil_defaultlib.addrHandler
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.alu
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.RegFileIP_blk_mem_gen_0_0
Compiling module xil_defaultlib.RegFileIP_blk_mem_gen_0_1
Compiling module xil_defaultlib.RegFileIP
Compiling module xil_defaultlib.RegFileHandler
Compiling module xil_defaultlib.datapath
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot topTB_func_impl
