// Seed: 328088224
module module_0;
  wire id_1 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd31
) (
    inout uwire id_0,
    output wire id_1,
    output uwire id_2,
    output uwire id_3,
    output uwire id_4,
    output supply0 id_5,
    output wand id_6,
    input uwire id_7,
    output tri _id_8
);
  logic [id_8 : id_8] id_10;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  reg  id_5;
  wire id_6;
  initial begin : LABEL_0
    id_5 = -1 - (-1) / 1;
    wait (-1 << 1);
    id_4[-1'b0] = (id_6 < 1);
  end
  module_0 modCall_1 ();
endmodule
