-- ==============================================================
-- Generated by Vitis HLS v2025.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity horn_schunck_hls is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Ix_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    Ix_ce0 : OUT STD_LOGIC;
    Ix_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    Iy_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    Iy_ce0 : OUT STD_LOGIC;
    Iy_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    It_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    It_ce0 : OUT STD_LOGIC;
    It_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    u_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    u_ce0 : OUT STD_LOGIC;
    u_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    u_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    u_ce1 : OUT STD_LOGIC;
    u_we1 : OUT STD_LOGIC;
    u_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    u_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    v_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v_ce0 : OUT STD_LOGIC;
    v_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    v_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v_ce1 : OUT STD_LOGIC;
    v_we1 : OUT STD_LOGIC;
    v_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    v_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of horn_schunck_hls is 
    attribute DowngradeIPIdentifiedWarnings : STRING;
    attribute DowngradeIPIdentifiedWarnings of behav : architecture is "yes";
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "horn_schunck_hls_horn_schunck_hls,hls_ip_2025_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku115-flva1517-3-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=15.907687,HLS_SYN_LAT=1813521,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=8894,HLS_SYN_LUT=7249,HLS_VERSION=2025_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal iter_2_fu_134_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal iter_2_reg_188 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal v_load_reg_206 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal u_load_reg_211 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln20_fu_164_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln20_reg_216 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln21_fu_171_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln21_reg_221 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_start : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_done : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_idle : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_ready : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Ix_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Ix_ce0 : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Iy_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Iy_ce0 : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_It_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_It_ce0 : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_ce0 : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_ce1 : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_we1 : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_ce0 : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_ce1 : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_we1 : STD_LOGIC;
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_reg_88 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln11_fu_128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln32_fu_154_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln12_fu_140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal iter_fu_58 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal v_ce0_local : STD_LOGIC;
    signal u_ce0_local : STD_LOGIC;
    signal tmp_fu_146_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component horn_schunck_hls_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        u_load : IN STD_LOGIC_VECTOR (15 downto 0);
        v_load : IN STD_LOGIC_VECTOR (15 downto 0);
        i : IN STD_LOGIC_VECTOR (5 downto 0);
        Ix_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        Ix_ce0 : OUT STD_LOGIC;
        Ix_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        Iy_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        Iy_ce0 : OUT STD_LOGIC;
        Iy_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        It_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        It_ce0 : OUT STD_LOGIC;
        It_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        add_ln20 : IN STD_LOGIC_VECTOR (5 downto 0);
        u_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        u_ce0 : OUT STD_LOGIC;
        u_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        u_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        u_ce1 : OUT STD_LOGIC;
        u_we1 : OUT STD_LOGIC;
        u_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        u_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        add_ln21 : IN STD_LOGIC_VECTOR (5 downto 0);
        v_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v_ce0 : OUT STD_LOGIC;
        v_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        v_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        v_ce1 : OUT STD_LOGIC;
        v_we1 : OUT STD_LOGIC;
        v_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        v_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100 : component horn_schunck_hls_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_start,
        ap_done => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_done,
        ap_idle => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_idle,
        ap_ready => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_ready,
        u_load => u_load_reg_211,
        v_load => v_load_reg_206,
        i => i_reg_88,
        Ix_address0 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Ix_address0,
        Ix_ce0 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Ix_ce0,
        Ix_q0 => Ix_q0,
        Iy_address0 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Iy_address0,
        Iy_ce0 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Iy_ce0,
        Iy_q0 => Iy_q0,
        It_address0 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_It_address0,
        It_ce0 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_It_ce0,
        It_q0 => It_q0,
        add_ln20 => add_ln20_reg_216,
        u_address0 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_address0,
        u_ce0 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_ce0,
        u_q0 => u_q0,
        u_address1 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_address1,
        u_ce1 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_ce1,
        u_we1 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_we1,
        u_d1 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_d1,
        u_q1 => u_q1,
        add_ln21 => add_ln21_reg_221,
        v_address0 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_address0,
        v_ce0 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_ce0,
        v_q0 => v_q0,
        v_address1 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_address1,
        v_ce1 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_ce1,
        v_we1 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_we1,
        v_d1 => grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_d1,
        v_q1 => v_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_ready = ap_const_logic_1)) then 
                    grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_done = ap_const_logic_1))) then 
                i_reg_88 <= add_ln21_reg_221;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln11_fu_128_p2 = ap_const_lv1_0))) then 
                i_reg_88 <= ap_const_lv6_1;
            end if; 
        end if;
    end process;

    iter_fu_58_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                iter_fu_58 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln12_fu_140_p2 = ap_const_lv1_1))) then 
                iter_fu_58 <= iter_2_reg_188;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln20_reg_216 <= add_ln20_fu_164_p2;
                add_ln21_reg_221 <= add_ln21_fu_171_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                iter_2_reg_188 <= iter_2_fu_134_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                u_load_reg_211 <= u_q0;
                v_load_reg_206 <= v_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_done, icmp_ln11_fu_128_p2, ap_CS_fsm_state6, icmp_ln12_fu_140_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln11_fu_128_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln12_fu_140_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    It_address0 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_It_address0;
    It_ce0 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_It_ce0;
    Ix_address0 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Ix_address0;
    Ix_ce0 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Ix_ce0;
    Iy_address0 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Iy_address0;
    Iy_ce0 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_Iy_ce0;
    add_ln20_fu_164_p2 <= std_logic_vector(unsigned(i_reg_88) + unsigned(ap_const_lv6_3F));
    add_ln21_fu_171_p2 <= std_logic_vector(unsigned(i_reg_88) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_done)
    begin
        if ((grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state2, icmp_ln11_fu_128_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln11_fu_128_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln11_fu_128_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln11_fu_128_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_start <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_ap_start_reg;
    icmp_ln11_fu_128_p2 <= "1" when (iter_fu_58 = ap_const_lv4_A) else "0";
    icmp_ln12_fu_140_p2 <= "1" when (i_reg_88 = ap_const_lv6_3F) else "0";
    iter_2_fu_134_p2 <= std_logic_vector(unsigned(iter_fu_58) + unsigned(ap_const_lv4_1));
    tmp_fu_146_p3 <= (i_reg_88 & ap_const_lv6_0);

    u_address0_assign_proc : process(grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_address0, ap_CS_fsm_state6, zext_ln32_fu_154_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            u_address0 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_address0;
        else 
            u_address0 <= zext_ln32_fu_154_p1(12 - 1 downto 0);
        end if; 
    end process;

    u_address1 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_address1;

    u_ce0_assign_proc : process(grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_ce0, ap_CS_fsm_state6, u_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            u_ce0 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_ce0;
        else 
            u_ce0 <= u_ce0_local;
        end if; 
    end process;


    u_ce0_local_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            u_ce0_local <= ap_const_logic_1;
        else 
            u_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    u_ce1_assign_proc : process(grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            u_ce1 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_ce1;
        else 
            u_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_d1 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_d1;

    u_we1_assign_proc : process(grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            u_we1 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_u_we1;
        else 
            u_we1 <= ap_const_logic_0;
        end if; 
    end process;


    v_address0_assign_proc : process(grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_address0, ap_CS_fsm_state6, zext_ln32_fu_154_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v_address0 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_address0;
        else 
            v_address0 <= zext_ln32_fu_154_p1(12 - 1 downto 0);
        end if; 
    end process;

    v_address1 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_address1;

    v_ce0_assign_proc : process(grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_ce0, ap_CS_fsm_state6, v_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v_ce0 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_ce0;
        else 
            v_ce0 <= v_ce0_local;
        end if; 
    end process;


    v_ce0_local_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v_ce0_local <= ap_const_logic_1;
        else 
            v_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    v_ce1_assign_proc : process(grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v_ce1 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_ce1;
        else 
            v_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    v_d1 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_d1;

    v_we1_assign_proc : process(grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            v_we1 <= grp_horn_schunck_hls_Pipeline_VITIS_LOOP_13_3_fu_100_v_we1;
        else 
            v_we1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln32_fu_154_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_146_p3),64));
end behav;
