// Seed: 108087656
module module_0;
  wire id_1, id_2;
  reg id_3;
  parameter id_4 = -1'b0;
  wire id_5, id_6, id_7;
  assign id_1 = id_6;
  always @(-1) begin : LABEL_0
    begin : LABEL_0
      id_5 = id_2;
    end
    begin : LABEL_0
      `define pp_8 0
    end
    id_3 <= 1;
  end
  wire id_9;
endmodule
program module_1 (
    output supply1 id_0,
    output wand id_1,
    output wor id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7
);
  parameter id_9 = 1;
  wire id_10, id_11;
  wire id_12;
  module_0 modCall_1 ();
endmodule
