INFO-FLOW: Workspace C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1 opened at Mon Jul 25 15:06:54 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.088 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.131 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.185 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.307 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.343 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.168 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./ANN/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ANN/solution1/directives.tcl
Execute     set_directive_top -name Forward_propagation Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_top -name Forward_propagation Forward_propagation 
Execute     set_directive_pipeline Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_pipeline Forward_propagation 
Execute     set_directive_unroll Forward_propagation/X_Normalization 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/X_Normalization 
Execute     set_directive_unroll Forward_propagation/first_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/first_layer 
Execute     set_directive_unroll Forward_propagation/second_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/second_layer 
Execute     set_directive_unroll Forward_propagation/third_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/third_layer 
Execute     set_directive_unroll Forward_propagation/output_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/output_layer 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'Forward_propagation.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Forward_propagation.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang Forward_propagation.cpp -foptimization-record-file=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.cpp.clang.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.cpp.clang.err.log 
Command       ap_eval done; 0.32 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top Forward_propagation -name=Forward_propagation 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/clang.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.442 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.166 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.822 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.214 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.825 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.862 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.383 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp.clang.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.351 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.694 seconds; current allocated memory: 1.116 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.g.bc -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.225 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.227 sec.
Execute       run_link_or_opt -opt -out C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Forward_propagation -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Forward_propagation -reflow-float-conversion -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.205 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.209 sec.
Execute       run_link_or_opt -out C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.145 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.148 sec.
Execute       run_link_or_opt -opt -out C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Forward_propagation 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Forward_propagation -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.113 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.117 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Forward_propagation -mllvm -hls-db-dir -mllvm C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 5.313 sec.
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:262:68)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<65>::ap_int<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(long)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1548)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<64, true>::minus operator-<11, false, 64, true>(ap_int_base<11, false> const&, ap_int_base<64, true> const&)' into 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1681:1546)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb1EEC2EDq55_i' into 'ap_int_base<55, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:341)
INFO: [HLS 214-131] Inlining function 'ap_int<55>::ap_int<55, true>(ap_int_base<55, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base(int)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, true>::ap_int_base<54, true>(ap_int_base<54, true> const&)' into 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1542:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::RType<54, true>::minus operator-<1, false, 54, true>(ap_int_base<1, false> const&, ap_int_base<54, true> const&)' into 'ap_int_base<54, true>::operator-() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:941:37)
INFO: [HLS 214-131] Inlining function 'doubleToRawBits(double)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:591:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:634:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>& ap_int_base<54, true>::operator=<55, true>(ap_int_base<55, true> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<54, true>::operator-() const' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:605:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<12, true>& ap_int_base<12, true>::operator=<65, true>(ap_int_base<65, true> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)64, true>::minus operator-<11, false>(ap_int_base<11, false> const&, long)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:598:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::mult ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 6, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::mult ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::mult ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<18, 6, true>::plus ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 7, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<18, 6, true>::plus ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<18, 6, true>::plus ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<18, 6, true>::plus ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<18, 6, true>::plus ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::mult ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::mult ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::mult ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi21ELb1EEC2EDq21_i' into 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<20, 8, true>::plus ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<21, 9, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<20, 8, true>::plus ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<20, 8, true>::plus ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<20, 8, true>::plus ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<20, 8, true>::plus ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<21, 9, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator=<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<10, 4, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<10, 5, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi12ELb1EEC2EDq12_i' into 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi12ELb1EEC2EDq12_i' into 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::plus ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::plus ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::plus ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::plus ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::plus ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator=<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<12, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 5, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)1, (ap_o_mode)3, 0> const&)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:155:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 5, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(int)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:152:35)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:147:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::mult ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:147:52)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:137:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:32:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:32:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:32:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:32:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:32:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:32:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:32:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:32:92)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:32:104)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:32:115)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:33:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:33:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:33:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:33:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:33:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:33:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:33:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:33:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:33:104)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:33:116)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:34:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:34:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:34:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:34:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:34:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:34:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:34:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:34:92)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:34:105)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:34:117)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:35:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:35:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:35:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:35:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:35:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:35:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:35:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:35:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:35:104)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:35:116)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:36:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:36:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:36:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:36:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:36:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:36:66)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:36:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:36:92)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:36:104)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:36:117)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:37:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:37:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:37:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:37:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:37:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:37:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:37:77)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:37:89)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:37:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:37:113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:38:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:38:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:38:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:38:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:38:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:38:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:38:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:38:90)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:38:102)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:38:114)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:39:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:39:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:39:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:39:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:39:68)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:39:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:39:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:39:105)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:39:117)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:40:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:40:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:40:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:40:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:40:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:40:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:40:76)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:40:88)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:40:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:40:110)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:41:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:41:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:41:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:41:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:41:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:41:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:41:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:41:89)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:41:102)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:41:115)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:42:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:42:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:42:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:42:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:42:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:42:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:42:89)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:42:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:42:112)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:43:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:43:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:43:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:43:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:43:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:43:63)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:43:75)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:43:87)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:43:99)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:43:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:70)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:81)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:94)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:119)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:132)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:145)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:47:157)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:52)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:76)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:88)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:99)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:112)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:124)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:48:148)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:56)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:69)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:82)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:95)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:107)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:144)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:49:156)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:52)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:76)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:89)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:125)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:137)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:50:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:62)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:87)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:124)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:51:148)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:49)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:84)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:109)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:122)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:134)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:52:147)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:34)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:70)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:83)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:96)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:108)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:120)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:53:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:52)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:90)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:112)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:125)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:54:148)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:44)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:56)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:68)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:114)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:139)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:55:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:77)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:88)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:99)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:124)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:56:148)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:90)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:102)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:114)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:126)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:137)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:57:150)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:76)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:88)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:112)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:125)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:137)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:58:149)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:66)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:77)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:89)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:124)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:135)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:59:147)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:92)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:120)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:144)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:60:156)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:39)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:76)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:88)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:114)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:126)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:139)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:61:152)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:77)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:87)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:99)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:110)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:136)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:62:148)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:66)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:104)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:116)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:139)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:165)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:176)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:188)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:66:201)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:66)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:77)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:90)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:102)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:115)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:140)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:152)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:164)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:175)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:186)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:67:196)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:118)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:130)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:141)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:152)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:164)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:175)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:187)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:68:199)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:66)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:89)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:102)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:123)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:135)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:160)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:172)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:185)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:69:198)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:66)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:116)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:130)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:142)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:154)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:167)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:181)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:195)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:70:209)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:56)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:68)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:94)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:119)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:131)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:143)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:155)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:166)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:177)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:188)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:71:201)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:66)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:90)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:102)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:114)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:125)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:137)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:148)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:160)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:171)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:182)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:72:193)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:31)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:43)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:66)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:77)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:89)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:101)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:113)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:126)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:139)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:164)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:176)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:188)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:73:201)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:64)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:75)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:88)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:100)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:112)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:125)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:137)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:147)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:159)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:171)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:184)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:74:196)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:40)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:90)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:103)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:114)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:126)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:139)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:152)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:164)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:177)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:189)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:75:200)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:66)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:78)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:104)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:117)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:128)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:140)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:152)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:166)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:177)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:190)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:76:203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:105)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:117)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:127)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:139)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:151)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:163)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:175)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:187)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:77:200)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:63)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:74)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:98)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:111)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:122)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:133)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:145)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:157)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:169)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:81:181)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:96:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:97:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:101:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::mult ap_fixed_base<8, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:104:28)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator><10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:137:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:137:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<18, 6, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:104:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:133:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::mult ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:133:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:130:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:107:25)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator><10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:107:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:127:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:107:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:111:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:112:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:116:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::RType<10, 4, true>::mult ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator*<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:119:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:126:8)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>& ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator+=<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:119:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:122:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 4, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:122:25)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::operator><10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>(ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0> const&) const' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:122:23)
INFO: [HLS 214-291] Loop 'summing_output' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:154:2)
INFO: [HLS 214-291] Loop 'output_layer' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:146:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:141:31)
INFO: [HLS 214-291] Loop 'third_layer' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:129:2)
INFO: [HLS 214-291] Loop 'inner_third_layer' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:132:3)
INFO: [HLS 214-291] Loop 'second_layer' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:115:2)
INFO: [HLS 214-291] Loop 'inner_second_layer' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:118:3)
INFO: [HLS 214-291] Loop 'first_layer' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:100:2)
INFO: [HLS 214-291] Loop 'inner_first_layer' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:103:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:91:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:90:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:89:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:87:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:86:26)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:85:26)
INFO: [HLS 214-291] Loop 'X_Normalization' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:24:2)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Forward_propagation.cpp:19:25)
INFO: [HLS 214-186] Unrolling loop 'summing_output' (Forward_propagation.cpp:154:2) in function 'Forward_propagation' completely with a factor of 13 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'output_layer' (Forward_propagation.cpp:146:2) in function 'Forward_propagation' completely with a factor of 13 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Forward_propagation.cpp:141:31) in function 'Forward_propagation' completely with a factor of 13 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'third_layer' (Forward_propagation.cpp:129:2) in function 'Forward_propagation' completely with a factor of 12 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'inner_third_layer' (Forward_propagation.cpp:132:3) in function 'Forward_propagation' completely with a factor of 17 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'second_layer' (Forward_propagation.cpp:115:2) in function 'Forward_propagation' completely with a factor of 16 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'inner_second_layer' (Forward_propagation.cpp:118:3) in function 'Forward_propagation' completely with a factor of 13 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'first_layer' (Forward_propagation.cpp:100:2) in function 'Forward_propagation' completely with a factor of 12 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'inner_first_layer' (Forward_propagation.cpp:103:3) in function 'Forward_propagation' completely with a factor of 10 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Forward_propagation.cpp:91:26) in function 'Forward_propagation' completely with a factor of 13 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Forward_propagation.cpp:90:26) in function 'Forward_propagation' completely with a factor of 17 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Forward_propagation.cpp:89:26) in function 'Forward_propagation' completely with a factor of 13 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Forward_propagation.cpp:87:26) in function 'Forward_propagation' completely with a factor of 13 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Forward_propagation.cpp:86:26) in function 'Forward_propagation' completely with a factor of 17 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Forward_propagation.cpp:85:26) in function 'Forward_propagation' completely with a factor of 13 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'X_Normalization' (Forward_propagation.cpp:24:2) in function 'Forward_propagation' completely with a factor of 9 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Forward_propagation.cpp:19:25) in function 'Forward_propagation' completely with a factor of 10 (Forward_propagation.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed_base<10, 4, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base(double)' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:9:0)
INFO: [HLS 214-241] Aggregating maxi variable 'X' with compact=none mode in 8-bits (Forward_propagation.cpp:9:0)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Forward_propagation.cpp:25:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i10.s_struct.ap_fixed<10, 5, AP_RND, AP_WRAP, 0>s' into 'Forward_propagation(ap_fixed<8, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (Forward_propagation.cpp:161:1)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 22.184 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.116 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Forward_propagation -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.0.bc -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.472 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.1.bc -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.379 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.116 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.g.1.bc to C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.o.1.bc -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.891 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.602 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.497 seconds; current allocated memory: 1.116 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.o.2.bc -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 3.174 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.178 seconds; current allocated memory: 1.116 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.717 sec.
Command     elaborate done; 38.65 sec.
Execute     ap_eval exec zip -j C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Forward_propagation' ...
Execute       ap_set_top_model Forward_propagation 
Execute       get_model_list Forward_propagation -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Forward_propagation 
Execute       get_model_list Forward_propagation -filter all-wo-channel 
INFO-FLOW: Model list for configure: Forward_propagation
INFO-FLOW: Configuring Module : Forward_propagation ...
Execute       set_default_model Forward_propagation 
Execute       apply_spec_resource_limit Forward_propagation 
INFO-FLOW: Model list for preprocess: Forward_propagation
INFO-FLOW: Preprocessing Module: Forward_propagation ...
Execute       set_default_model Forward_propagation 
Execute       cdfg_preprocess -model Forward_propagation 
Execute       rtl_gen_preprocess Forward_propagation 
INFO-FLOW: Model list for synthesis: Forward_propagation
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Forward_propagation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Forward_propagation 
Execute       schedule -model Forward_propagation 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_765) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_752) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_744) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_743) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_741) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_740) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1316_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_718) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_717) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_706) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_680) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_666) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_641) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_629) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_621) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_606) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_594) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_586) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_574) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_562) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_425) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'Forward_propagation'.
WARNING: [HLS 200-880] The II Violation in module 'Forward_propagation' (function 'Forward_propagation'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) and bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'Forward_propagation' (function 'Forward_propagation'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) and bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'Forward_propagation' (function 'Forward_propagation'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) and bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'Forward_propagation' (function 'Forward_propagation'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) and bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'Forward_propagation' (function 'Forward_propagation'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) and bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25).
WARNING: [HLS 200-880] The II Violation in module 'Forward_propagation' (function 'Forward_propagation'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25) and bus read operation ('X_normalized.V', Forward_propagation.cpp:25) on port 'gmem' (Forward_propagation.cpp:25).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 66, function 'Forward_propagation'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 13.315 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.485 seconds; current allocated memory: 1.116 GB.
Execute       syn_report -verbosereport -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.795 sec.
Execute       db_write -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.sched.adb -f 
Command       db_write done; 0.863 sec.
INFO-FLOW: Finish scheduling Forward_propagation.
Execute       set_default_model Forward_propagation 
Execute       bind -model Forward_propagation 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 9.014 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.674 seconds; current allocated memory: 1.116 GB.
Execute       syn_report -verbosereport -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 7.351 sec.
Execute       db_write -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.bind.adb -f 
Command       db_write done; 0.949 sec.
INFO-FLOW: Finish binding Forward_propagation.
Execute       get_model_list Forward_propagation -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Forward_propagation 
INFO-FLOW: Model list for RTL generation: Forward_propagation
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Forward_propagation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Forward_propagation -top_prefix  -sub_prefix Forward_propagation_ -mg_file C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Forward_propagation/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Forward_propagation/X' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Forward_propagation' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Forward_propagation' pipeline 'Forward_propagation' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' and 'X' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_5ns_11s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_6s_11ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_6s_12ns_14_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_7s_11s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_7s_12ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_7s_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5ns_11ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5s_11ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_5s_12ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6s_11ns_15_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6s_11s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6s_12ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_6s_12s_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_14s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_16ns_16_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7s_11ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7s_14ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7s_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7s_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7s_16ns_16_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8ns_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8s_13s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8s_15s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8s_16ns_16_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_5ns_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_5s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6ns_14_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7ns_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5ns_13_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5s_14_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6s_15_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7ns_15_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_7s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_8s_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Forward_propagation'.
Command       create_rtl_model done; 3.567 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 11.918 seconds; current allocated memory: 1.116 GB.
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.rtl_wrap.cfg.tcl 
Execute       gen_rtl Forward_propagation -istop -style xilinx -f -lang vhdl -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/syn/vhdl/Forward_propagation 
Command       gen_rtl done; 3.61 sec.
Execute       gen_rtl Forward_propagation -istop -style xilinx -f -lang vlog -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/syn/verilog/Forward_propagation 
Command       gen_rtl done; 2.697 sec.
Execute       syn_report -csynth -model Forward_propagation -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/syn/report/Forward_propagation_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.396 sec.
Execute       syn_report -rtlxml -model Forward_propagation -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/syn/report/Forward_propagation_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 2.095 sec.
Execute       syn_report -verbosereport -model Forward_propagation -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 10.918 sec.
Execute       db_write -model Forward_propagation -f -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.adb 
Command       db_write done; 3.944 sec.
Execute       db_write -model Forward_propagation -bindview -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.473 sec.
Execute       gen_tb_info Forward_propagation -p C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation 
Execute       export_constraint_db -f -tool general -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.constraint.tcl 
Execute       syn_report -designview -model Forward_propagation -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.design.xml 
Command       syn_report done; 4.276 sec.
Execute       syn_report -csynthDesign -model Forward_propagation -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Forward_propagation -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Forward_propagation -o C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Forward_propagation 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain Forward_propagation 
INFO-FLOW: Model list for RTL component generation: Forward_propagation
INFO-FLOW: Handling components in module [Forward_propagation] ... 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.compgen.tcl 
INFO-FLOW: Found component Forward_propagation_mul_8s_6s_14_1_1.
INFO-FLOW: Append model Forward_propagation_mul_8s_6s_14_1_1
INFO-FLOW: Found component Forward_propagation_mul_8s_7s_15_1_1.
INFO-FLOW: Append model Forward_propagation_mul_8s_7s_15_1_1
INFO-FLOW: Found component Forward_propagation_mul_8s_7ns_15_1_1.
INFO-FLOW: Append model Forward_propagation_mul_8s_7ns_15_1_1
INFO-FLOW: Found component Forward_propagation_mul_8s_6ns_14_1_1.
INFO-FLOW: Append model Forward_propagation_mul_8s_6ns_14_1_1
INFO-FLOW: Found component Forward_propagation_mul_8s_5ns_13_1_1.
INFO-FLOW: Append model Forward_propagation_mul_8s_5ns_13_1_1
INFO-FLOW: Found component Forward_propagation_mul_8s_5s_13_1_1.
INFO-FLOW: Append model Forward_propagation_mul_8s_5s_13_1_1
INFO-FLOW: Found component Forward_propagation_mul_9ns_6ns_14_1_1.
INFO-FLOW: Append model Forward_propagation_mul_9ns_6ns_14_1_1
INFO-FLOW: Found component Forward_propagation_mul_9ns_7ns_15_1_1.
INFO-FLOW: Append model Forward_propagation_mul_9ns_7ns_15_1_1
INFO-FLOW: Found component Forward_propagation_mul_9ns_5ns_13_1_1.
INFO-FLOW: Append model Forward_propagation_mul_9ns_5ns_13_1_1
INFO-FLOW: Found component Forward_propagation_mul_9ns_6s_15_1_1.
INFO-FLOW: Append model Forward_propagation_mul_9ns_6s_15_1_1
INFO-FLOW: Found component Forward_propagation_mul_9ns_5s_14_1_1.
INFO-FLOW: Append model Forward_propagation_mul_9ns_5s_14_1_1
INFO-FLOW: Found component Forward_propagation_mul_9ns_7s_16_1_1.
INFO-FLOW: Append model Forward_propagation_mul_9ns_7s_16_1_1
INFO-FLOW: Found component Forward_propagation_mul_9ns_8s_17_1_1.
INFO-FLOW: Append model Forward_propagation_mul_9ns_8s_17_1_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_8s_5ns_11s_14_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_8s_5ns_11s_14_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_8s_7s_11s_14_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_8s_7s_11s_14_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_8s_7s_12ns_14_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_8s_7s_12ns_14_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_8s_6s_11ns_14_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_8s_6s_11ns_14_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_8s_6s_12ns_14_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_8s_6s_12ns_14_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_8s_7s_8ns_14_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_8s_7s_8ns_14_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_6s_11s_15_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_6s_11s_15_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_7s_15s_16_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_7s_15s_16_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_5ns_11ns_14_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_5ns_11ns_14_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_7s_14ns_16_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_7s_14ns_16_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_7s_15ns_16_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_7s_15ns_16_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_8s_16ns_16_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_8s_16ns_16_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_5s_12ns_13_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_5s_12ns_13_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_6s_12ns_15_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_6s_12ns_15_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_6s_11ns_15_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_6s_11ns_15_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_7s_16ns_16_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_7s_16ns_16_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_7ns_16ns_16_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_7ns_16ns_16_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_8s_15s_16_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_8s_15s_16_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_7s_11ns_16_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_7s_11ns_16_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_6s_12s_15_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_6s_12s_15_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_5s_11ns_13_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_5s_11ns_13_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_8s_13s_16_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_8s_13s_16_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_7ns_14s_16_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_7ns_14s_16_4_1
INFO-FLOW: Found component Forward_propagation_mac_muladd_9ns_8ns_15s_16_4_1.
INFO-FLOW: Append model Forward_propagation_mac_muladd_9ns_8ns_15s_16_4_1
INFO-FLOW: Found component Forward_propagation_gmem_m_axi.
INFO-FLOW: Append model Forward_propagation_gmem_m_axi
INFO-FLOW: Found component Forward_propagation_control_s_axi.
INFO-FLOW: Append model Forward_propagation_control_s_axi
INFO-FLOW: Append model Forward_propagation
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Forward_propagation_mul_8s_6s_14_1_1 Forward_propagation_mul_8s_7s_15_1_1 Forward_propagation_mul_8s_7ns_15_1_1 Forward_propagation_mul_8s_6ns_14_1_1 Forward_propagation_mul_8s_5ns_13_1_1 Forward_propagation_mul_8s_5s_13_1_1 Forward_propagation_mul_9ns_6ns_14_1_1 Forward_propagation_mul_9ns_7ns_15_1_1 Forward_propagation_mul_9ns_5ns_13_1_1 Forward_propagation_mul_9ns_6s_15_1_1 Forward_propagation_mul_9ns_5s_14_1_1 Forward_propagation_mul_9ns_7s_16_1_1 Forward_propagation_mul_9ns_8s_17_1_1 Forward_propagation_mac_muladd_8s_5ns_11s_14_4_1 Forward_propagation_mac_muladd_8s_7s_11s_14_4_1 Forward_propagation_mac_muladd_8s_7s_12ns_14_4_1 Forward_propagation_mac_muladd_8s_6s_11ns_14_4_1 Forward_propagation_mac_muladd_8s_6s_12ns_14_4_1 Forward_propagation_mac_muladd_8s_7s_8ns_14_4_1 Forward_propagation_mac_muladd_9ns_6s_11s_15_4_1 Forward_propagation_mac_muladd_9ns_7s_15s_16_4_1 Forward_propagation_mac_muladd_9ns_5ns_11ns_14_4_1 Forward_propagation_mac_muladd_9ns_7s_14ns_16_4_1 Forward_propagation_mac_muladd_9ns_7s_15ns_16_4_1 Forward_propagation_mac_muladd_9ns_8s_16ns_16_4_1 Forward_propagation_mac_muladd_9ns_5s_12ns_13_4_1 Forward_propagation_mac_muladd_9ns_6s_12ns_15_4_1 Forward_propagation_mac_muladd_9ns_6s_11ns_15_4_1 Forward_propagation_mac_muladd_9ns_7s_16ns_16_4_1 Forward_propagation_mac_muladd_9ns_7ns_16ns_16_4_1 Forward_propagation_mac_muladd_9ns_8s_15s_16_4_1 Forward_propagation_mac_muladd_9ns_7s_11ns_16_4_1 Forward_propagation_mac_muladd_9ns_6s_12s_15_4_1 Forward_propagation_mac_muladd_9ns_5s_11ns_13_4_1 Forward_propagation_mac_muladd_9ns_8s_13s_16_4_1 Forward_propagation_mac_muladd_9ns_7ns_14s_16_4_1 Forward_propagation_mac_muladd_9ns_8ns_15s_16_4_1 Forward_propagation_gmem_m_axi Forward_propagation_control_s_axi Forward_propagation
INFO-FLOW: Generating C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Forward_propagation_mul_8s_6s_14_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_8s_7s_15_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_8s_7ns_15_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_8s_6ns_14_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_8s_5ns_13_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_8s_5s_13_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_9ns_6ns_14_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_9ns_7ns_15_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_9ns_5ns_13_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_9ns_6s_15_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_9ns_5s_14_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_9ns_7s_16_1_1
INFO-FLOW: To file: write model Forward_propagation_mul_9ns_8s_17_1_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_8s_5ns_11s_14_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_8s_7s_11s_14_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_8s_7s_12ns_14_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_8s_6s_11ns_14_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_8s_6s_12ns_14_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_8s_7s_8ns_14_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_6s_11s_15_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_7s_15s_16_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_5ns_11ns_14_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_7s_14ns_16_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_7s_15ns_16_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_8s_16ns_16_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_5s_12ns_13_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_6s_12ns_15_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_6s_11ns_15_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_7s_16ns_16_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_7ns_16ns_16_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_8s_15s_16_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_7s_11ns_16_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_6s_12s_15_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_5s_11ns_13_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_8s_13s_16_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_7ns_14s_16_4_1
INFO-FLOW: To file: write model Forward_propagation_mac_muladd_9ns_8ns_15s_16_4_1
INFO-FLOW: To file: write model Forward_propagation_gmem_m_axi
INFO-FLOW: To file: write model Forward_propagation_control_s_axi
INFO-FLOW: To file: write model Forward_propagation
INFO-FLOW: Generating C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/vlog' tclDir='C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db' modelList='Forward_propagation_mul_8s_6s_14_1_1
Forward_propagation_mul_8s_7s_15_1_1
Forward_propagation_mul_8s_7ns_15_1_1
Forward_propagation_mul_8s_6ns_14_1_1
Forward_propagation_mul_8s_5ns_13_1_1
Forward_propagation_mul_8s_5s_13_1_1
Forward_propagation_mul_9ns_6ns_14_1_1
Forward_propagation_mul_9ns_7ns_15_1_1
Forward_propagation_mul_9ns_5ns_13_1_1
Forward_propagation_mul_9ns_6s_15_1_1
Forward_propagation_mul_9ns_5s_14_1_1
Forward_propagation_mul_9ns_7s_16_1_1
Forward_propagation_mul_9ns_8s_17_1_1
Forward_propagation_mac_muladd_8s_5ns_11s_14_4_1
Forward_propagation_mac_muladd_8s_7s_11s_14_4_1
Forward_propagation_mac_muladd_8s_7s_12ns_14_4_1
Forward_propagation_mac_muladd_8s_6s_11ns_14_4_1
Forward_propagation_mac_muladd_8s_6s_12ns_14_4_1
Forward_propagation_mac_muladd_8s_7s_8ns_14_4_1
Forward_propagation_mac_muladd_9ns_6s_11s_15_4_1
Forward_propagation_mac_muladd_9ns_7s_15s_16_4_1
Forward_propagation_mac_muladd_9ns_5ns_11ns_14_4_1
Forward_propagation_mac_muladd_9ns_7s_14ns_16_4_1
Forward_propagation_mac_muladd_9ns_7s_15ns_16_4_1
Forward_propagation_mac_muladd_9ns_8s_16ns_16_4_1
Forward_propagation_mac_muladd_9ns_5s_12ns_13_4_1
Forward_propagation_mac_muladd_9ns_6s_12ns_15_4_1
Forward_propagation_mac_muladd_9ns_6s_11ns_15_4_1
Forward_propagation_mac_muladd_9ns_7s_16ns_16_4_1
Forward_propagation_mac_muladd_9ns_7ns_16ns_16_4_1
Forward_propagation_mac_muladd_9ns_8s_15s_16_4_1
Forward_propagation_mac_muladd_9ns_7s_11ns_16_4_1
Forward_propagation_mac_muladd_9ns_6s_12s_15_4_1
Forward_propagation_mac_muladd_9ns_5s_11ns_13_4_1
Forward_propagation_mac_muladd_9ns_8s_13s_16_4_1
Forward_propagation_mac_muladd_9ns_7ns_14s_16_4_1
Forward_propagation_mac_muladd_9ns_8ns_15s_16_4_1
Forward_propagation_gmem_m_axi
Forward_propagation_control_s_axi
Forward_propagation
' expOnly='0'
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         source ./control.slave.tcl 
Command       ap_source done; 1.485 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 34 seconds. CPU system time: 10 seconds. Elapsed time: 44.408 seconds; current allocated memory: 1.116 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Forward_propagation_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Forward_propagation_mul_8s_6s_14_1_1
Forward_propagation_mul_8s_7s_15_1_1
Forward_propagation_mul_8s_7ns_15_1_1
Forward_propagation_mul_8s_6ns_14_1_1
Forward_propagation_mul_8s_5ns_13_1_1
Forward_propagation_mul_8s_5s_13_1_1
Forward_propagation_mul_9ns_6ns_14_1_1
Forward_propagation_mul_9ns_7ns_15_1_1
Forward_propagation_mul_9ns_5ns_13_1_1
Forward_propagation_mul_9ns_6s_15_1_1
Forward_propagation_mul_9ns_5s_14_1_1
Forward_propagation_mul_9ns_7s_16_1_1
Forward_propagation_mul_9ns_8s_17_1_1
Forward_propagation_mac_muladd_8s_5ns_11s_14_4_1
Forward_propagation_mac_muladd_8s_7s_11s_14_4_1
Forward_propagation_mac_muladd_8s_7s_12ns_14_4_1
Forward_propagation_mac_muladd_8s_6s_11ns_14_4_1
Forward_propagation_mac_muladd_8s_6s_12ns_14_4_1
Forward_propagation_mac_muladd_8s_7s_8ns_14_4_1
Forward_propagation_mac_muladd_9ns_6s_11s_15_4_1
Forward_propagation_mac_muladd_9ns_7s_15s_16_4_1
Forward_propagation_mac_muladd_9ns_5ns_11ns_14_4_1
Forward_propagation_mac_muladd_9ns_7s_14ns_16_4_1
Forward_propagation_mac_muladd_9ns_7s_15ns_16_4_1
Forward_propagation_mac_muladd_9ns_8s_16ns_16_4_1
Forward_propagation_mac_muladd_9ns_5s_12ns_13_4_1
Forward_propagation_mac_muladd_9ns_6s_12ns_15_4_1
Forward_propagation_mac_muladd_9ns_6s_11ns_15_4_1
Forward_propagation_mac_muladd_9ns_7s_16ns_16_4_1
Forward_propagation_mac_muladd_9ns_7ns_16ns_16_4_1
Forward_propagation_mac_muladd_9ns_8s_15s_16_4_1
Forward_propagation_mac_muladd_9ns_7s_11ns_16_4_1
Forward_propagation_mac_muladd_9ns_6s_12s_15_4_1
Forward_propagation_mac_muladd_9ns_5s_11ns_13_4_1
Forward_propagation_mac_muladd_9ns_8s_13s_16_4_1
Forward_propagation_mac_muladd_9ns_7ns_14s_16_4_1
Forward_propagation_mac_muladd_9ns_8ns_15s_16_4_1
Forward_propagation_gmem_m_axi
Forward_propagation_control_s_axi
Forward_propagation
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.compgen.dataonly.tcl 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.rtl_wrap.cfg.tcl 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.constraint.tcl 
Execute       sc_get_clocks Forward_propagation 
Execute       source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE Forward_propagation LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE Forward_propagation LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST Forward_propagation MODULE2INSTS {Forward_propagation Forward_propagation} INST2MODULE {Forward_propagation Forward_propagation} INSTDATA {Forward_propagation {DEPTH 1 CHILDREN {}}} MODULEDATA {Forward_propagation {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_5ns_11s_14_4_1_U140 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_425 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_5ns_11s_14_4_1_U140 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_fu_861_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_1_fu_899_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_2_fu_1660_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_427_fu_1689_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_2_fu_1706_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_4_fu_1734_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_428_fu_1784_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_3_fu_2658_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_6_fu_2677_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5ns_13_1_1_U13 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_4_fu_2713_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_8_fu_3421_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_430_fu_3466_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_5_fu_3484_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_10_fu_3512_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U21 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_6_fu_4362_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_12_fu_5180_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_432_fu_5213_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_7_fu_5231_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_fu_5273_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_5279_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_7s_11s_14_4_1_U141 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE mul_ln1393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_7s_11s_14_4_1_U141 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_14_fu_943_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_14_1_1_U1 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_9_fu_964_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_16_fu_1801_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_434_fu_1818_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_10_fu_1836_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_18_fu_1864_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U8 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_11_fu_2747_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_20_fu_2766_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5ns_13_1_1_U9 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_12_fu_2783_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_22_fu_3525_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U14 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_13_fu_3541_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_24_fu_3560_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_fu_3578_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_14_fu_4396_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_26_fu_4415_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_438_fu_4433_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_15_fu_4451_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_28_fu_5288_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_439_fu_5305_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_16_fu_5323_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_1_fu_5365_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_5371_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1393_fu_566_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE sub_ln1393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_30_fu_598_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_440_fu_1022_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_17_fu_1043_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_32_fu_1075_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_441_fu_1093_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_1111_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_34_fu_1895_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_19_fu_1912_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_36_fu_1931_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U10 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_20_fu_2823_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_38_fu_2842_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_21_fu_2860_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_40_fu_3595_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_22_fu_3612_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_42_fu_3631_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_23_fu_4475_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_4492_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_2_fu_4534_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_2_fu_4540_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_24_fu_620_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_25_fu_626_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE add_ln1393_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_44_fu_1141_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_24_fu_1175_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_46_fu_1962_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_445_fu_1979_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_25_fu_1997_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_48_fu_2025_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_446_fu_2047_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_26_fu_2894_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_50_fu_2913_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_14_1_1_U11 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_27_fu_2930_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_52_fu_3640_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_448_fu_3673_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_28_fu_3691_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_54_fu_3719_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_29_fu_4559_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_56_fu_4575_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_449_fu_4593_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_30_fu_4611_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_58_fu_5386_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U26 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_31_fu_5409_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_3_fu_6097_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_3_fu_6102_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_7s_12ns_14_4_1_U142 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE mul_ln1393_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_7s_12ns_14_4_1_U142 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_60_fu_1223_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_1257_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_62_fu_2078_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U5 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_34_fu_2094_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_64_fu_2113_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_452_fu_2135_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_2956_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_66_fu_2975_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_35_fu_3741_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_36_fu_3758_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_68_fu_3786_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_453_fu_3792_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_37_fu_4645_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_70_fu_4664_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_454_fu_4682_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_38_fu_4700_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_72_fu_5446_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_455_fu_5467_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_39_fu_5485_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_4_fu_5527_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_4_fu_5533_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_6s_11ns_14_4_1_U143 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_456 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_6s_11ns_14_4_1_U143 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_74_fu_1305_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7s_15_1_1_U2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_1326_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_76_fu_2149_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_457_fu_2153_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_42_fu_2171_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_78_fu_2199_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_495_fu_2205_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_42_fu_2211_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_43_fu_2991_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_80_fu_3010_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_3024_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_82_fu_3806_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_45_fu_3818_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_84_fu_3834_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U17 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_4734_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_86_fu_4753_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_458_fu_4783_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_47_fu_4801_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_88_fu_5542_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7s_15_1_1_U27 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_48_fu_6143_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_5_fu_6175_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_5_fu_6181_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1393_1_fu_664_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE sub_ln1393_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_90_fu_696_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_49_fu_1356_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_92_fu_1372_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_14_1_1_U6 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_50_fu_1389_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_94_fu_2228_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_14_fu_2245_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_460_fu_2251_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_51_fu_2269_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_96_fu_2297_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U12 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_52_fu_3050_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_98_fu_3857_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_461_fu_3874_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_53_fu_3892_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_100_fu_3920_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_462_fu_3926_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_54_fu_4835_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_102_fu_4854_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5ns_13_1_1_U22 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_55_fu_4878_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_104_fu_5564_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_464_fu_5581_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_56_fu_5599_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_6_fu_5641_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_6_fu_5647_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_6s_12ns_14_4_1_U144 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_465 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_6s_12ns_14_4_1_U144 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_106_fu_1429_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_58_fu_1475_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_108_fu_2320_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7s_15_1_1_U7 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_59_fu_2336_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_110_fu_2355_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_60_fu_3073_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_112_fu_3089_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_61_fu_3130_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_114_fu_3943_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_469_fu_3948_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_62_fu_3966_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_116_fu_3994_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_63_fu_4909_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_118_fu_4925_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U23 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_64_fu_4949_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_120_fu_5656_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_65_fu_5673_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_7_fu_5705_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_7_fu_5711_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_fu_730_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE add_ln1393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_122_fu_753_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7ns_15_1_1_U3 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_66_fu_771_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_124_fu_1505_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_473_fu_1523_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_67_fu_1541_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_126_fu_1569_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_474_fu_2361_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_68_fu_2378_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_128_fu_2406_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_69_fu_3173_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_130_fu_3192_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U15 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_70_fu_3216_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_132_fu_4003_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U18 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_71_fu_4026_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_134_fu_4976_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7ns_15_1_1_U24 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_72_fu_4999_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_136_fu_5720_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7ns_15_1_1_U28 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_73_fu_5743_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_8_fu_6223_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_8_fu_6228_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_6s_12ns_14_4_1_U145 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_480 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_6s_12ns_14_4_1_U145 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_138_fu_2436_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_481_fu_1575_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_75_fu_2457_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_140_fu_3243_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_76_fu_3259_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_142_fu_3278_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_483_fu_2473_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_77_fu_4060_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_144_fu_4079_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_484_fu_4097_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_78_fu_4115_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_146_fu_5026_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_485_fu_4139_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_79_fu_5042_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_148_fu_5061_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U19 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_80_fu_5787_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_150_fu_5806_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_81_fu_5823_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_152_fu_6242_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_82_fu_6255_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_9_fu_6281_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_9_fu_6287_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_7s_8ns_14_4_1_U146 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE mul_ln1393_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_7s_8ns_14_4_1_U146 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_154_fu_2511_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7s_15_1_1_U4 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_84_fu_2532_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_156_fu_3287_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_489_fu_2548_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_85_fu_3303_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_158_fu_3322_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_490_fu_2561_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_86_fu_4177_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_160_fu_4196_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_87_fu_4210_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_162_fu_5087_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7ns_15_1_1_U16 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_88_fu_5102_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_164_fu_5121_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_492_fu_4237_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_89_fu_5849_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_166_fu_5868_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_90_fu_5882_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_168_fu_6293_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_493_fu_5897_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_91_fu_6308_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_10_fu_6340_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_10_fu_6346_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_95_fu_786_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE add_ln1393_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_94_fu_807_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE add_ln1393_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln864_fu_813_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:864} VARIABLE add_ln864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_170_fu_1595_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_494_fu_1601_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_92_fu_1623_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_172_fu_1651_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_93_fu_2582_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_174_fu_2598_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_94_fu_2616_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_176_fu_3345_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_496_fu_3362_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_95_fu_3380_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_178_fu_3408_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_96_fu_4262_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_180_fu_4281_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6ns_14_1_1_U20 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_97_fu_4305_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_182_fu_5130_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U25 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_98_fu_5153_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_184_fu_5914_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_500_fu_5919_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_99_fu_5937_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h1_V_11_fu_5979_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h1_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_11_fu_5985_p2 SOURCE Forward_propagation.cpp:85 VARIABLE add_ln85_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6s_11s_15_4_1_U147 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_501 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6s_11s_15_4_1_U147 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_186_fu_9028_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_101_fu_9045_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_188_fu_9616_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_503_fu_9627_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_102_fu_9645_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_190_fu_9673_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_504_fu_9693_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_103_fu_10487_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_192_fu_10506_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_505_fu_10530_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_104_fu_10548_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_194_fu_11558_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_91_fu_11566_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_105_fu_11583_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_196_fu_11611_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_506_fu_11632_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_106_fu_12649_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_198_fu_12668_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_507_fu_12674_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_107_fu_12690_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_200_fu_13493_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_94_fu_12731_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_108_fu_13509_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_202_fu_13528_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_109_fu_14263_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_204_fu_14282_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_508_fu_14291_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_110_fu_14307_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_206_fu_15290_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_509_fu_14368_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_111_fu_15306_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_fu_15338_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_15344_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1393_4_fu_6452_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE sub_ln1393_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_208_fu_8513_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_15s_16_4_1_U148 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_511 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_15s_16_4_1_U148 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_210_fu_9094_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_114_fu_9108_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_212_fu_9719_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_512_fu_9737_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_115_fu_9755_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_214_fu_9783_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_513_fu_9792_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_116_fu_10613_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_216_fu_10632_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U49 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_117_fu_10649_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_218_fu_11670_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_515_fu_10682_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_118_fu_11686_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_220_fu_11705_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_516_fu_12745_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_119_fu_12761_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_222_fu_12789_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_120_fu_13552_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_224_fu_13568_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U50 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_121_fu_13585_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_226_fu_14385_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_228_fu_15353_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_517_fu_14441_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_123_fu_15369_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_1_fu_15401_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_15407_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_518_fu_6492_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_124_fu_6498_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_230_fu_7093_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U33 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_125_fu_7111_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_232_fu_7133_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U29 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_126_fu_7938_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_234_fu_7957_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_38_fu_7963_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_109_fu_7973_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_127_fu_7991_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_236_fu_8563_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U34 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_128_fu_8579_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_238_fu_8598_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U51 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_129_fu_9155_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_240_fu_9174_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U35 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_130_fu_9191_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_242_fu_9808_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_113_fu_11711_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_131_fu_11728_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_244_fu_11756_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_41_fu_10707_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_523_fu_11765_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_132_fu_12808_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_246_fu_12827_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_524_fu_12844_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_133_fu_12861_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_248_fu_13604_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_44_fu_13609_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_525_fu_13619_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_134_fu_13636_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_250_fu_13664_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_46_fu_14455_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_526_fu_14465_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_135_fu_14482_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_2_fu_14524_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_2_fu_14530_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5ns_11ns_14_4_1_U149 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_527 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5ns_11ns_14_4_1_U149 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_252_fu_9227_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_14ns_16_4_1_U150 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_528 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_14ns_16_4_1_U150 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_254_fu_9833_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U30 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_138_fu_9850_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_256_fu_10731_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_530_fu_10736_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_139_fu_10753_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_258_fu_10781_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_531_fu_10787_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_140_fu_11814_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_260_fu_11833_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_141_fu_11847_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_262_fu_12885_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_532_fu_11874_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_142_fu_12900_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_264_fu_12919_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_533_fu_12928_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_143_fu_13680_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_266_fu_13699_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_144_fu_13716_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_268_fu_14539_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_535_fu_11909_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_145_fu_14555_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_270_fu_14574_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U36 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_146_fu_15435_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_3_fu_15467_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_3_fu_15473_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U37 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_147_fu_7153_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_272_fu_7180_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_148_fu_7213_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_274_fu_8026_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_538_fu_8039_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_149_fu_8056_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_276_fu_8084_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U52 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_150_fu_8618_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_278_fu_8637_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_540_fu_9245_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_151_fu_9261_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_280_fu_9289_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_53_fu_9881_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_541_fu_9891_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_152_fu_9907_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_282_fu_9935_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_542_fu_10803_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_153_fu_10820_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_284_fu_10848_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_543_fu_11945_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_154_fu_11962_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_286_fu_11990_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_544_fu_12953_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_155_fu_12970_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_288_fu_12998_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_135_fu_10876_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_156_fu_13742_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_290_fu_13757_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U53 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_157_fu_13773_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_292_fu_14583_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_546_fu_14599_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_158_fu_14617_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_4_fu_14659_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_4_fu_14665_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_138_fu_6608_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_294_fu_7263_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_139_fu_7284_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_159_fu_7310_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_296_fu_7338_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_616_fu_7344_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_547_fu_7354_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_160_fu_8100_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_298_fu_8119_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U54 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_161_fu_8136_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_300_fu_8646_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_549_fu_8651_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_162_fu_8668_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_302_fu_8696_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_550_fu_9952_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_163_fu_9969_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_304_fu_9997_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_63_fu_10890_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_551_fu_10900_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_164_fu_10917_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_306_fu_10945_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_165_fu_12009_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_308_fu_12025_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_145_fu_10951_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_166_fu_13011_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_310_fu_13026_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_146_fu_12031_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_167_fu_13039_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_312_fu_13789_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_147_fu_14671_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_168_fu_14686_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_314_fu_14714_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_552_fu_14720_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_169_fu_15507_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_5_fu_15539_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_5_fu_15545_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_149_fu_6644_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_316_fu_7387_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_69_fu_7404_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_553_fu_7414_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_170_fu_7432_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_318_fu_7460_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_171_fu_8159_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_320_fu_8175_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U55 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_172_fu_8192_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_322_fu_8705_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U38 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_173_fu_8721_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_324_fu_8740_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U56 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_174_fu_9305_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_326_fu_9324_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_557_fu_9330_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_557 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_175_fu_9348_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_328_fu_10006_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U39 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_176_fu_10022_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_330_fu_10041_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_559_fu_10973_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_177_fu_10989_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_332_fu_11017_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_73_fu_12053_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_560_fu_12062_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_178_fu_12079_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_334_fu_12107_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U61 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_179_fu_13064_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_336_fu_13083_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_159_fu_14733_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_180_fu_15567_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_6_fu_15596_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_6_fu_16157_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_117_fu_6696_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE add_ln1393_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_338_fu_6720_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_15ns_16_4_1_U151 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_562 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_15ns_16_4_1_U151 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_340_fu_10067_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U31 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_182_fu_10081_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_342_fu_11023_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U57 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_183_fu_11038_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_344_fu_11057_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U40 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_184_fu_12123_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_346_fu_12142_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_76_fu_12148_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_565_fu_12163_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_565 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_185_fu_12177_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_348_fu_13092_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U41 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_186_fu_13105_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_350_fu_13120_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_566_fu_13125_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_187_fu_13803_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_352_fu_13822_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_567_fu_13137_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_188_fu_13839_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_354_fu_14750_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_568_fu_14755_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_189_fu_14771_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_356_fu_14799_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_569_fu_14816_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_190_fu_15618_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_358_fu_15637_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_191_fu_15651_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_7_fu_16169_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_7_fu_16173_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1393_2_fu_6754_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE sub_ln1393_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_360_fu_7514_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_192_fu_7532_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_362_fu_7552_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_193_fu_9407_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_364_fu_9423_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8s_16ns_16_4_1_U152 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE mul_ln1393_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8s_16ns_16_4_1_U152 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_366_fu_10127_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U42 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_195_fu_10144_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_368_fu_11066_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_571_fu_11071_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_196_fu_11088_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_370_fu_11116_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_197_fu_12214_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_372_fu_12230_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_572_fu_12236_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_198_fu_12254_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_374_fu_13154_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_199_fu_13167_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_376_fu_13182_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_573_fu_12278_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_200_fu_13865_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_378_fu_13884_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_174_fu_12302_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_201_fu_13898_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_380_fu_14829_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U161 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_574 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U161 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_8_fu_15710_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_8_fu_15716_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5s_12ns_13_4_1_U153 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316} VARIABLE mul_ln1316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5s_12ns_13_4_1_U153 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_382_fu_10184_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_204_fu_10202_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_384_fu_11128_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_576_fu_11134_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_205_fu_11150_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_386_fu_11178_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U58 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_206_fu_12326_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_388_fu_12345_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U43 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_207_fu_12362_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_390_fu_13196_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_208_fu_13212_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_392_fu_13231_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_580_fu_12378_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_209_fu_13923_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_394_fu_13942_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_210_fu_13959_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_396_fu_14844_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U62 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_582 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_211_fu_14860_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_398_fu_14879_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_583_fu_14885_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_212_fu_15738_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_400_fu_15757_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_584_fu_14912_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_213_fu_15774_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_402_fu_16187_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U63 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_214_fu_16203_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_9_fu_16235_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_9_fu_16241_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6s_12ns_15_4_1_U154 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_586 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6s_12ns_15_4_1_U154 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_404_fu_10241_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_186_fu_7580_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_216_fu_10258_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_406_fu_11187_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_187_fu_11214_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_217_fu_11232_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_408_fu_11260_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_587_fu_10285_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_587 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_218_fu_12402_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_410_fu_12421_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U44 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_219_fu_12438_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_412_fu_13240_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_589_fu_12454_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_220_fu_13256_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_414_fu_13275_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U45 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_221_fu_13985_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_416_fu_14004_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_591_fu_13281_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_591 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_222_fu_14021_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_418_fu_14929_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U64 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_223_fu_14945_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_420_fu_14964_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_224_fu_15797_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_422_fu_15812_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_225_fu_15825_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_424_fu_16247_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U71 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_226_fu_16262_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_10_fu_16294_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_10_fu_16300_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6s_11ns_15_4_1_U155 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_594 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6s_11ns_15_4_1_U155 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_426_fu_11290_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_595_fu_7593_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_595 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_228_fu_11307_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_428_fu_12471_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_596_fu_11323_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_229_fu_12487_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_430_fu_12506_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_16ns_16_4_1_U159 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_597 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_16ns_16_4_1_U159 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_432_fu_14057_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_598_fu_11338_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_231_fu_14074_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_434_fu_14973_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U65 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_599 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_232_fu_14989_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_436_fu_15008_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U46 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_233_fu_15850_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_438_fu_15869_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_601_fu_13300_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_234_fu_15886_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_440_fu_16309_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_235_fu_16325_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_442_fu_16344_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U69 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_236_fu_16715_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_444_fu_16734_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_237_fu_16751_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_446_fu_17533_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_86_fu_15014_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_605_fu_15024_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_238_fu_17546_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_11_fu_17577_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_11_fu_17583_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6s_11ns_15_4_1_U156 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_606 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6s_11ns_15_4_1_U156 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_448_fu_11375_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_240_fu_11389_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_450_fu_12512_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_241_fu_12524_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_452_fu_12539_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U59 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_607 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_242_fu_13322_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_454_fu_13341_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U47 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_243_fu_13358_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_456_fu_14093_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_609_fu_12544_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_609 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_244_fu_14109_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_458_fu_14128_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U48 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_610 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_245_fu_15048_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_460_fu_15067_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U66 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_246_fu_15084_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_462_fu_15905_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_88_fu_11404_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_211_fu_11414_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_247_fu_15918_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_464_fu_15933_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_612_fu_15100_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_248_fu_16360_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_466_fu_16379_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_249_fu_16396_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_468_fu_16770_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_91_fu_15123_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_614_fu_15133_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_614 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_250_fu_16786_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_12_fu_16818_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_12_fu_16824_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_257_fu_6916_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE add_ln1393_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_470_fu_7636_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_252_fu_7653_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_472_fu_7684_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_253_fu_8309_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_474_fu_8328_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_254_fu_8342_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_476_fu_8771_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_617_fu_8787_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_255_fu_8805_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_478_fu_8833_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U60 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_256_fu_9465_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_480_fu_9484_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_619_fu_9490_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_619 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_257_fu_9508_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_482_fu_10302_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_620_fu_10307_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_258_fu_10325_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_484_fu_10353_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_259_fu_11439_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_486_fu_11455_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_260_fu_12567_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_488_fu_12583_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U157 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_621 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U157 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_490_fu_13394_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_622_fu_15147_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_622 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_262_fu_15164_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_13_fu_15206_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_13_fu_15212_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_263_fu_7712_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_492_fu_7739_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_623_fu_7756_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_623 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_264_fu_7778_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_494_fu_8361_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_624_fu_8377_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_265_fu_8395_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_496_fu_8423_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U67 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_625 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_266_fu_8849_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_498_fu_8868_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_626_fu_8874_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_626 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_267_fu_8892_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_500_fu_9535_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_627_fu_10359_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_627 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_268_fu_10376_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_502_fu_10404_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U68 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_269_fu_11471_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_504_fu_11490_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U158 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_629 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U158 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_506_fu_13420_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_271_fu_13437_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_508_fu_14137_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_631_fu_14142_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_272_fu_14160_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_510_fu_14188_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_632_fu_15224_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_273_fu_15240_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_512_fu_15268_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_633_fu_15274_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_633 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_274_fu_15954_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_14_fu_15986_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_14_fu_15992_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_281_fu_7802_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE add_ln1393_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_514_fu_7824_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_634_fu_7830_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_634 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_275_fu_7852_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_516_fu_8466_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U32 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_635 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_276_fu_8482_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_518_fu_8501_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_636_fu_8916_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_277_fu_8932_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_520_fu_8960_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_637_fu_8977_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE r_V_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_278_fu_9547_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_522_fu_9565_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_638_fu_9571_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_638 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_279_fu_9589_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_524_fu_10413_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_639_fu_10429_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE r_V_639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_280_fu_10443_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_526_fu_10471_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U70 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_640 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_281_fu_11506_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_528_fu_11525_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_282_fu_11539_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_530_fu_12604_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_283_fu_12617_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_532_fu_12633_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_284_fu_13460_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_534_fu_13476_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U160 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_641 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U160 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h2_V_15_fu_14227_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h2_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_15_fu_14233_p2 SOURCE Forward_propagation.cpp:86 VARIABLE add_ln86_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_241_fu_16859_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_291_fu_16865_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE add_ln1393_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_536_fu_17607_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8s_15s_16_4_1_U162 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE mul_ln1393_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8s_15s_16_4_1_U162 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_538_fu_18245_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_642_fu_18251_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_287_fu_18268_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_540_fu_18919_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U77 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_288_fu_18935_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_542_fu_18954_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U72 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_289_fu_19672_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_544_fu_19691_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_290_fu_19708_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_546_fu_20485_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U78 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_644 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_291_fu_20503_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_548_fu_20522_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_645_fu_20557_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_292_fu_21394_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_550_fu_21413_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U90 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_293_fu_21430_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_552_fu_22151_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_647_fu_22167_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_294_fu_22184_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_554_fu_22212_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U101 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_295_fu_22993_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_556_fu_23012_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_649_fu_23043_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_649 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_296_fu_23061_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_558_fu_23836_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U102 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_297_fu_23858_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_560_fu_23877_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_651_fu_24569_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_651 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_298_fu_24586_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_562_fu_24614_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U113 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_652 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_299_fu_25037_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h3_V_fu_25069_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h3_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_25075_p2 SOURCE Forward_propagation.cpp:87 VARIABLE add_ln87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_309_fu_16499_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE add_ln1393_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_564_fu_16958_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_255_fu_16986_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_301_fu_17698_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_566_fu_17716_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_654_fu_17733_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_654 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_302_fu_17751_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_568_fu_18332_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U79 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_303_fu_18348_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_570_fu_18367_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U73 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_304_fu_18973_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_572_fu_18992_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_305_fu_19734_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_574_fu_19750_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_657_fu_19782_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_306_fu_19800_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_576_fu_20577_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_307_fu_20596_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_578_fu_20615_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_308_fu_21468_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_580_fu_21487_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_309_fu_21504_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_582_fu_22221_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_582 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_660_fu_22248_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_310_fu_22266_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_584_fu_22294_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U114 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_661 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_311_fu_23095_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_586_fu_23114_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U103 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_312_fu_23131_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_588_fu_23886_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_663_fu_23921_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_663 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_313_fu_23939_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_590_fu_23967_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U115 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_314_fu_24636_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_592_fu_24655_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_665_fu_25589_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_665 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_315_fu_25606_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h3_V_1_fu_25648_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h3_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_1_fu_25654_p2 SOURCE Forward_propagation.cpp:87 VARIABLE add_ln87_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_266_fu_17792_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_316_fu_17802_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_594_fu_17830_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_594 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_11ns_16_4_1_U163 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_666 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_11ns_16_4_1_U163 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_596_fu_18429_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_667_fu_17859_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_667 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_318_fu_18446_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_598_fu_19004_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_668_fu_19020_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_668 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_319_fu_19037_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_600_fu_19065_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_320_fu_19845_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_602_fu_19864_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U80 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_321_fu_19881_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_604_fu_20624_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_604 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_118_fu_20629_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_670_fu_20638_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_670 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_322_fu_20655_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_606_fu_20683_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_606 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_323_fu_21533_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_608_fu_21552_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_324_fu_21577_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_610_fu_22303_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_610 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U91 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_673 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_325_fu_22319_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_612_fu_22338_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U104 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_326_fu_23157_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_614_fu_23176_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_614 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_675_fu_23208_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_327_fu_23226_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_616_fu_23976_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U105 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_328_fu_23992_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_618_fu_24011_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_677_fu_24028_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_677 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_329_fu_24674_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_620_fu_24693_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_678_fu_24710_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_330_fu_24727_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_622_fu_25098_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_622 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U116 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_331_fu_25114_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h3_V_2_fu_25146_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h3_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_2_fu_25152_p2 SOURCE Forward_propagation.cpp:87 VARIABLE add_ln87_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6s_11ns_15_4_1_U165 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_680 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6s_11ns_15_4_1_U165 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_624_fu_19095_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U81 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_333_fu_19112_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_626_fu_19911_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_626 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U74 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_682 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_334_fu_19927_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_628_fu_19946_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_335_fu_20707_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_630_fu_20726_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U82 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_684 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_336_fu_20743_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_632_fu_21596_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U92 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_685 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_337_fu_21612_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_634_fu_21631_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_634 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_686_fu_21663_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_686 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_338_fu_22354_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_636_fu_22373_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U93 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_339_fu_22390_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_638_fu_23253_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_638 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U106 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_340_fu_23269_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_640_fu_23288_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_640 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U107 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_688 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_341_fu_24052_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_642_fu_24071_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U117 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_689 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_342_fu_24088_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_644_fu_24754_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_644 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U118 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_343_fu_24770_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_646_fu_24789_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_122_fu_24115_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_691_fu_24125_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_691 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_344_fu_25168_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_648_fu_25187_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_124_fu_25204_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_692_fu_25233_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_692 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_345_fu_25251_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_650_fu_25681_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_693_fu_25697_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_346_fu_25715_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h3_V_3_fu_25757_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h3_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_3_fu_25763_p2 SOURCE Forward_propagation.cpp:87 VARIABLE add_ln87_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U83 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_694 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_347_fu_17095_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_652_fu_17118_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_652 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_695_fu_17146_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_695 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_348_fu_17164_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_654_fu_17931_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_654 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U75 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_349_fu_17947_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_656_fu_17966_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_127_fu_18514_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_299_fu_18524_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_350_fu_18541_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_658_fu_19131_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U84 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_697 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_351_fu_19147_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_660_fu_19166_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_301_fu_19194_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_352_fu_19962_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_662_fu_19981_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_302_fu_19987_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_353_fu_20005_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_664_fu_20762_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_698_fu_20767_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_698 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_354_fu_20785_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_666_fu_20813_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_699_fu_20819_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_699 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_355_fu_21687_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_668_fu_21706_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_668 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_700_fu_21734_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_700 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_356_fu_21752_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_670_fu_22409_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_670 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_701_fu_22440_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_701 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_357_fu_22458_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_672_fu_22486_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U119 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_702 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_358_fu_23307_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_674_fu_23326_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_132_fu_23347_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_703_fu_23357_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_359_fu_23375_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_676_fu_24142_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_704_fu_24147_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_704 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_360_fu_24165_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_678_fu_24193_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_705_fu_24795_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_361_fu_24812_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_680_fu_24840_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_311_fu_24857_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_362_fu_25285_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h3_V_4_fu_25317_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h3_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_4_fu_25323_p2 SOURCE Forward_propagation.cpp:87 VARIABLE add_ln87_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_6s_12s_15_4_1_U164 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_706 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_6s_12s_15_4_1_U164 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_682_fu_18603_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_682 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U85 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_707 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_364_fu_18620_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_684_fu_19211_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_684 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U76 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_708 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_365_fu_19227_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_686_fu_19246_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_686 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U86 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_709 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_366_fu_20039_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_688_fu_20058_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_688 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_710_fu_20086_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_710 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_367_fu_20104_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_690_fu_20836_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_711_fu_20860_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_711 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_368_fu_20878_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_692_fu_20906_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_692 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_712_fu_20912_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_369_fu_21786_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_694_fu_21805_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_694 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_139_fu_20936_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_713_fu_20946_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_713 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_370_fu_21822_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_696_fu_22495_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U94 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_371_fu_22511_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_698_fu_22530_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_698 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U108 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_372_fu_23409_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_700_fu_23428_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_700 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_373_fu_23445_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_702_fu_24202_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_702 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U120 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_716 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_374_fu_24218_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_704_fu_24237_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_704 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_16ns_16_4_1_U170 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_717 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_16ns_16_4_1_U170 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_706_fu_26122_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_706 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_16ns_16_4_1_U173 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_718 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_16ns_16_4_1_U173 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_708_fu_26549_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_708 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U121 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_719 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_377_fu_26566_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_710_fu_26798_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_710 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U125 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_378_fu_26814_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h3_V_5_fu_26846_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h3_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_5_fu_26852_p2 SOURCE Forward_propagation.cpp:87 VARIABLE add_ln87_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_5s_11ns_13_4_1_U166 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316} VARIABLE mul_ln1316_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_5s_11ns_13_4_1_U166 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_712_fu_19289_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_380_fu_19307_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_714_fu_20131_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U87 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_722 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_381_fu_20147_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_716_fu_20166_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_716 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_723_fu_20183_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_723 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_382_fu_20969_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_718_fu_20988_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_724_fu_20207_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_724 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_383_fu_21005_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_720_fu_21841_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_725_fu_21032_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_725 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_384_fu_21857_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_722_fu_21876_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_722 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_385_fu_22554_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_724_fu_22569_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_724 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_386_fu_22582_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_726_fu_23461_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_726 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_387_fu_23474_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_728_fu_23489_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_728 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_726_fu_23520_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_726 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_388_fu_24253_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_730_fu_24272_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_730 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_727_fu_24289_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE r_V_727 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_389_fu_24303_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_732_fu_24874_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_728_fu_24890_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_728 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_390_fu_24908_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_734_fu_24936_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_734 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_729_fu_23534_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_729 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_391_fu_25353_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_736_fu_25372_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_736 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_336_fu_24327_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_392_fu_25389_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_738_fu_25782_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_730_fu_25405_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_730 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_393_fu_25798_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_740_fu_25817_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_731_fu_25834_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_394_fu_26146_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h3_V_6_fu_26178_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h3_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_6_fu_26184_p2 SOURCE Forward_propagation.cpp:87 VARIABLE add_ln87_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_395_fu_17990_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_742_fu_18670_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_742 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8s_13s_16_4_1_U167 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE mul_ln1393_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8s_13s_16_4_1_U167 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_744_fu_19342_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_397_fu_19359_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_746_fu_20223_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_746 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U88 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_733 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_398_fu_20239_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_748_fu_20258_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_748 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U89 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_734 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_399_fu_21056_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_750_fu_21075_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_400_fu_21089_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_752_fu_21882_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_752 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_735_fu_21886_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_401_fu_21904_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_754_fu_21932_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U95 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_736 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_402_fu_22608_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_756_fu_22627_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_737_fu_22655_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_737 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_403_fu_22673_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_758_fu_23551_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_758 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_738_fu_23556_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_404_fu_23573_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_760_fu_23601_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_760 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_405_fu_24360_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_762_fu_24945_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_762 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U171 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_740 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U171 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_406 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_764_fu_26224_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8s_16ns_16_4_1_U174 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE mul_ln1393_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8s_16ns_16_4_1_U174 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_407 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_766_fu_26602_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U176 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_741 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U176 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_408 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_768_fu_26878_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_742_fu_26884_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_742 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_409_fu_26901_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_770_fu_27148_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_770 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U179 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_743 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U179 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_410 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h3_V_7_fu_27559_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h3_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_7_fu_27565_p2 SOURCE Forward_propagation.cpp:87 VARIABLE add_ln87_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_153_fu_17236_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_350_fu_17246_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_417_fu_17252_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE add_ln1393_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_772_fu_18694_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_772 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7ns_14s_16_4_1_U168 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_744 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7ns_14s_16_4_1_U168 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_411 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_774_fu_19395_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_774 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U96 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_412_fu_19412_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_776_fu_20267_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_413_fu_20280_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_778_fu_20295_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_414_fu_21114_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_780_fu_21133_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_747_fu_21150_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_415_fu_21168_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_782_fu_21941_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_748_fu_21946_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_748 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_416_fu_21964_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_784_fu_21992_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_784 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_417_fu_22707_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_786_fu_22726_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_786 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U109 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_418_fu_22743_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_788_fu_23610_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_788 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_751_fu_23615_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_419_fu_23629_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_790_fu_24387_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_790 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U172 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_752 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U172 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_420 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_792_fu_26258_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_792 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_421_fu_26272_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_794_fu_26619_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_794 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8s_16ns_16_4_1_U177 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE mul_ln1393_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8s_16ns_16_4_1_U177 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_422 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_796_fu_26945_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_796 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_159_fu_25862_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_754_fu_25871_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_423_fu_26959_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_798_fu_27156_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_798 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_755_fu_25448_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_424_fu_27172_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_800_fu_27191_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_425_fu_27255_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_756_fu_17297_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_426_fu_17303_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_802_fu_18718_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_802 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8ns_15s_16_4_1_U169 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE mul_ln1393_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8ns_15s_16_4_1_U169 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_427 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_804_fu_19448_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U97 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_428_fu_19465_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_806_fu_20303_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_806 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_429_fu_20316_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_808_fu_20331_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_808 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_758_fu_20336_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_758 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_430_fu_21202_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_810_fu_21221_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_810 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_759_fu_21227_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_431_fu_21244_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_812_fu_22001_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_812 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U98 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_760 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_432_fu_22017_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_814_fu_22036_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_814 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U110 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_761 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_433_fu_22769_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_816_fu_22788_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_816 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U111 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_762 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_434_fu_22805_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_818_fu_23656_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_164_fu_23661_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_763_fu_23671_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_435_fu_23689_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_820_fu_23717_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_166_fu_22821_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_764_fu_22831_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_436_fu_24402_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_822_fu_24421_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_822 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8s_16ns_16_4_1_U175 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE mul_ln1393_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8s_16ns_16_4_1_U175 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_437 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_824_fu_26652_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_824 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U178 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_765 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_7s_16ns_16_4_1_U178 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_438 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_826_fu_26994_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_826 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_439_fu_27008_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_828_fu_27197_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_828 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U126 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_440_fu_27212_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_830_fu_27231_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_830 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8s_16ns_16_4_1_U180 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE mul_ln1393_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8s_16ns_16_4_1_U180 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_441 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h3_V_9_fu_27618_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h3_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_8_fu_27624_p2 SOURCE Forward_propagation.cpp:87 VARIABLE add_ln87_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_373_fu_17354_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1393_449_fu_17360_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE add_ln1393_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_832_fu_17392_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_832 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_169_fu_17409_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_767_fu_17419_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_442_fu_17436_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_834_fu_18056_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_768_fu_18061_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_443_fu_18078_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_836_fu_18106_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_836 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U99 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_769 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_444_fu_18746_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_838_fu_18765_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_838 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U100 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_770 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_445_fu_18782_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_840_fu_19497_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5s_14_1_1_U112 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_446_fu_19513_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_842_fu_19532_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_842 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_772_fu_20350_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_772 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_447_fu_20366_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_844_fu_20394_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_844 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_773_fu_21268_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_773 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_448_fu_21285_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_846_fu_21313_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_846 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_774_fu_22053_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_774 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_449_fu_22070_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_848_fu_22098_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_848 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U122 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_775 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_450_fu_22854_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_850_fu_22873_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_850 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_776_fu_22879_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_451_fu_22897_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_852_fu_23726_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_852 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_777_fu_23731_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_777 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_452_fu_23749_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_854_fu_23777_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_854 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_856_fu_24470_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_856 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_779_fu_24476_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_779 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_454_fu_24960_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_858_fu_24979_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_858 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_780_fu_25462_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_455_fu_25479_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_860_fu_25507_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_860 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_781_fu_25513_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_781 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_456_fu_25894_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h3_V_10_fu_25926_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h3_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_9_fu_25932_p2 SOURCE Forward_propagation.cpp:87 VARIABLE add_ln87_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1393_3_fu_17486_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE sub_ln1393_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_862_fu_17518_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_862 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_457_fu_18144_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_864_fu_18159_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_782_fu_18165_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_458_fu_18183_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_866_fu_18814_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_866 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_783_fu_18830_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_459_fu_18847_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_868_fu_18875_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_868 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_460_fu_19556_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_870_fu_19575_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_870 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6s_15_1_1_U123 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_785 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_461_fu_19592_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_872_fu_20403_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_872 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_786_fu_20408_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_786 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_462_fu_20426_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_874_fu_20454_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_874 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_787_fu_20471_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_787 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_463_fu_21329_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_876_fu_21348_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_876 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U124 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_788 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_464_fu_21365_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_878_fu_22107_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_878 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U127 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_465_fu_22123_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_880_fu_22142_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_880 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U128 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_790 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_466_fu_22931_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_882_fu_22950_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_882 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U129 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_791 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_467_fu_22967_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_884_fu_23786_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_884 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U130 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_792 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_468_fu_23802_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_886_fu_23821_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_793_fu_24490_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_793 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_469_fu_24507_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_888_fu_24535_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_470_fu_24996_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_890_fu_25015_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE lhs_890 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_471_fu_25534_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h3_V_11_fu_25560_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE h3_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_10_fu_25566_p2 SOURCE Forward_propagation.cpp:87 VARIABLE add_ln87_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U131 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_795 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_796_fu_26362_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_796 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1316_fu_26368_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316} VARIABLE add_ln1316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ans_V_12_fu_26412_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ans_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U132 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_797 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ans_V_13_fu_26688_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ans_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7ns_15_1_1_U134 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_798 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ans_V_14_fu_26712_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ans_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U133 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_799 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ans_V_15_fu_27045_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ans_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_8s_17_1_1_U136 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ans_V_16_fu_27408_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ans_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U137 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_801 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ans_V_17_fu_27479_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ans_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_8s_17_1_1_U138 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_802 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ans_V_18_fu_27785_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ans_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_179_fu_27712_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE sub_ln1319_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_803_fu_27801_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ans_V_19_fu_27859_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ans_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_7s_16_1_1_U139 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ans_V_20_fu_27930_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ans_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U135 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_805 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ans_V_21_fu_27943_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ans_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_806_fu_28094_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_806 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1316_1_fu_27964_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316} VARIABLE add_ln1316_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ans_V_22_fu_28121_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ans_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_V_24_fu_26523_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_473_fu_26731_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_V_25_fu_26751_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_474_fu_26769_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_V_26_fu_26789_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_475_fu_27069_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_V_27_fu_27089_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_476_fu_27107_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_V_28_fu_27127_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_477_fu_27429_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_V_29_fu_27449_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_478_fu_27500_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_V_30_fu_27520_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_479_fu_27876_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_V_31_fu_27896_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_480_fu_28004_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_V_32_fu_28024_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_481_fu_28042_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_V_33_fu_28062_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_482_fu_28142_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_V_34_fu_28162_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_483_fu_28180_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ap_return SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE result_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 41 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.198 seconds; current allocated memory: 1.116 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Forward_propagation.
INFO: [VLOG 209-307] Generating Verilog RTL for Forward_propagation.
Execute       syn_report -model Forward_propagation -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 84.787 sec.
Command   csynth_design done; 123.535 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 92 seconds. CPU system time: 12 seconds. Elapsed time: 123.536 seconds; current allocated memory: 101.492 MB.
Command ap_source done; 125.124 sec.
Execute cleanup_all 
Command cleanup_all done; 0.108 sec.
INFO-FLOW: Workspace C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1 opened at Mon Jul 25 15:09:25 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.474 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.166 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.226 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.736 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.788 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.144 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.218 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.275 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./ANN/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ANN/solution1/directives.tcl
Execute     set_directive_top -name Forward_propagation Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_top -name Forward_propagation Forward_propagation 
Execute     set_directive_pipeline Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_pipeline Forward_propagation 
Execute     set_directive_unroll Forward_propagation/X_Normalization 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/X_Normalization 
Execute     set_directive_unroll Forward_propagation/first_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/first_layer 
Execute     set_directive_unroll Forward_propagation/second_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/second_layer 
Execute     set_directive_unroll Forward_propagation/third_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/third_layer 
Execute     set_directive_unroll Forward_propagation/output_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/output_layer 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.12 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.177 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Forward_propagation xml_exists=0
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Forward_propagation
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=40 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Forward_propagation_mul_8s_6s_14_1_1
Forward_propagation_mul_8s_7s_15_1_1
Forward_propagation_mul_8s_7ns_15_1_1
Forward_propagation_mul_8s_6ns_14_1_1
Forward_propagation_mul_8s_5ns_13_1_1
Forward_propagation_mul_8s_5s_13_1_1
Forward_propagation_mul_9ns_6ns_14_1_1
Forward_propagation_mul_9ns_7ns_15_1_1
Forward_propagation_mul_9ns_5ns_13_1_1
Forward_propagation_mul_9ns_6s_15_1_1
Forward_propagation_mul_9ns_5s_14_1_1
Forward_propagation_mul_9ns_7s_16_1_1
Forward_propagation_mul_9ns_8s_17_1_1
Forward_propagation_mac_muladd_8s_5ns_11s_14_4_1
Forward_propagation_mac_muladd_8s_7s_11s_14_4_1
Forward_propagation_mac_muladd_8s_7s_12ns_14_4_1
Forward_propagation_mac_muladd_8s_6s_11ns_14_4_1
Forward_propagation_mac_muladd_8s_6s_12ns_14_4_1
Forward_propagation_mac_muladd_8s_7s_8ns_14_4_1
Forward_propagation_mac_muladd_9ns_6s_11s_15_4_1
Forward_propagation_mac_muladd_9ns_7s_15s_16_4_1
Forward_propagation_mac_muladd_9ns_5ns_11ns_14_4_1
Forward_propagation_mac_muladd_9ns_7s_14ns_16_4_1
Forward_propagation_mac_muladd_9ns_7s_15ns_16_4_1
Forward_propagation_mac_muladd_9ns_8s_16ns_16_4_1
Forward_propagation_mac_muladd_9ns_5s_12ns_13_4_1
Forward_propagation_mac_muladd_9ns_6s_12ns_15_4_1
Forward_propagation_mac_muladd_9ns_6s_11ns_15_4_1
Forward_propagation_mac_muladd_9ns_7s_16ns_16_4_1
Forward_propagation_mac_muladd_9ns_7ns_16ns_16_4_1
Forward_propagation_mac_muladd_9ns_8s_15s_16_4_1
Forward_propagation_mac_muladd_9ns_7s_11ns_16_4_1
Forward_propagation_mac_muladd_9ns_6s_12s_15_4_1
Forward_propagation_mac_muladd_9ns_5s_11ns_13_4_1
Forward_propagation_mac_muladd_9ns_8s_13s_16_4_1
Forward_propagation_mac_muladd_9ns_7ns_14s_16_4_1
Forward_propagation_mac_muladd_9ns_8ns_15s_16_4_1
Forward_propagation_gmem_m_axi
Forward_propagation_control_s_axi
Forward_propagation
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.compgen.dataonly.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.constraint.tcl 
Execute     sc_get_clocks Forward_propagation 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Forward_propagation
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.compgen.dataonly.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=Forward_propagation
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.rtl_wrap.cfg.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.constraint.tcl 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/Forward_propagation.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.195 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.262 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s ANN/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file ANN/solution1/impl/export.zip
Command   export_design done; 20.206 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 20.206 seconds; current allocated memory: 115.414 MB.
Command ap_source done; 22.337 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1 opened at Mon Jul 25 15:28:47 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.196 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.202 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.283 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.517 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.574 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.207 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.283 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.387 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./ANN/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ANN/solution1/directives.tcl
Execute     set_directive_top -name Forward_propagation Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_top -name Forward_propagation Forward_propagation 
Execute     set_directive_pipeline Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_pipeline Forward_propagation 
Execute     set_directive_unroll Forward_propagation/X_Normalization 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/X_Normalization 
Execute     set_directive_unroll Forward_propagation/first_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/first_layer 
Execute     set_directive_unroll Forward_propagation/second_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/second_layer 
Execute     set_directive_unroll Forward_propagation/third_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/third_layer 
Execute     set_directive_unroll Forward_propagation/output_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/output_layer 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.49 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.491 seconds; current allocated memory: 90.430 MB.
Command ap_source done; error code: 1; 11.557 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1 opened at Mon Jul 25 15:29:40 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.711 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.164 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.228 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.976 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.029 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.153 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.217 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.272 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./ANN/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ANN/solution1/directives.tcl
Execute     set_directive_top -name Forward_propagation Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_top -name Forward_propagation Forward_propagation 
Execute     set_directive_pipeline Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_pipeline Forward_propagation 
Execute     set_directive_unroll Forward_propagation/X_Normalization 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/X_Normalization 
Execute     set_directive_unroll Forward_propagation/first_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/first_layer 
Execute     set_directive_unroll Forward_propagation/second_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/second_layer 
Execute     set_directive_unroll Forward_propagation/third_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/third_layer 
Execute     set_directive_unroll Forward_propagation/output_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/output_layer 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.042 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.042 seconds; current allocated memory: 99.375 MB.
Command ap_source done; 6.421 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1 opened at Mon Jul 25 15:30:44 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.587 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.168 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.228 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.848 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.898 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.155 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.226 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.282 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./ANN/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ANN/solution1/directives.tcl
Execute     set_directive_top -name Forward_propagation Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_top -name Forward_propagation Forward_propagation 
Execute     set_directive_pipeline Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_pipeline Forward_propagation 
Execute     set_directive_unroll Forward_propagation/X_Normalization 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/X_Normalization 
Execute     set_directive_unroll Forward_propagation/first_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/first_layer 
Execute     set_directive_unroll Forward_propagation/second_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/second_layer 
Execute     set_directive_unroll Forward_propagation/third_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/third_layer 
Execute     set_directive_unroll Forward_propagation/output_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/output_layer 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.111 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.074 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.074 seconds; current allocated memory: 92.418 MB.
Command ap_source done; 6.327 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1 opened at Mon Jul 25 15:31:20 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.561 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.244 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.334 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.948 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.024 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.258 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.35 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.443 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./ANN/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ANN/solution1/directives.tcl
Execute     set_directive_top -name Forward_propagation Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_top -name Forward_propagation Forward_propagation 
Execute     set_directive_pipeline Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_pipeline Forward_propagation 
Execute     set_directive_unroll Forward_propagation/X_Normalization 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/X_Normalization 
Execute     set_directive_unroll Forward_propagation/first_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/first_layer 
Execute     set_directive_unroll Forward_propagation/second_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/second_layer 
Execute     set_directive_unroll Forward_propagation/third_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/third_layer 
Execute     set_directive_unroll Forward_propagation/output_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/output_layer 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.16 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.481 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.482 seconds; current allocated memory: 55.484 MB.
Command ap_source done; 11.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1 opened at Mon Jul 25 15:33:29 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.163 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.161 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.234 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.426 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.473 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.145 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.217 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.269 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./ANN/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ANN/solution1/directives.tcl
Execute     set_directive_top -name Forward_propagation Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_top -name Forward_propagation Forward_propagation 
Execute     set_directive_pipeline Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_pipeline Forward_propagation 
Execute     set_directive_unroll Forward_propagation/X_Normalization 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/X_Normalization 
Execute     set_directive_unroll Forward_propagation/first_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/first_layer 
Execute     set_directive_unroll Forward_propagation/second_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/second_layer 
Execute     set_directive_unroll Forward_propagation/third_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/third_layer 
Execute     set_directive_unroll Forward_propagation/output_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/output_layer 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.545 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.545 seconds; current allocated memory: 48.676 MB.
Command ap_source done; 12.365 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1 opened at Mon Jul 25 15:34:22 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.851 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.207 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.304 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.212 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.272 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.224 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.307 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.386 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./ANN/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ANN/solution1/directives.tcl
Execute     set_directive_top -name Forward_propagation Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_top -name Forward_propagation Forward_propagation 
Execute     set_directive_pipeline Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_pipeline Forward_propagation 
Execute     set_directive_unroll Forward_propagation/X_Normalization 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/X_Normalization 
Execute     set_directive_unroll Forward_propagation/first_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/first_layer 
Execute     set_directive_unroll Forward_propagation/second_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/second_layer 
Execute     set_directive_unroll Forward_propagation/third_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/third_layer 
Execute     set_directive_unroll Forward_propagation/output_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/output_layer 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.645 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.645 seconds; current allocated memory: 105.387 MB.
Command ap_source done; 9.409 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1 opened at Thu Jul 28 09:15:20 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.556 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.189 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.3 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.897 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 2.962 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.146 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.216 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.267 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./ANN/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./ANN/solution1/directives.tcl
Execute     set_directive_top -name Forward_propagation Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_top -name Forward_propagation Forward_propagation 
Execute     set_directive_pipeline Forward_propagation 
INFO: [HLS 200-1510] Running: set_directive_pipeline Forward_propagation 
Execute     set_directive_unroll Forward_propagation/X_Normalization 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/X_Normalization 
Execute     set_directive_unroll Forward_propagation/first_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/first_layer 
Execute     set_directive_unroll Forward_propagation/second_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/second_layer 
Execute     set_directive_unroll Forward_propagation/third_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/third_layer 
Execute     set_directive_unroll Forward_propagation/output_layer 
INFO: [HLS 200-1510] Running: set_directive_unroll Forward_propagation/output_layer 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/iyadb/Desktop/ANN_HLS/ANN/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.261 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.261 seconds; current allocated memory: 43.871 MB.
Command ap_source done; 22.576 sec.
Execute cleanup_all 
