Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May  9 17:36:44 2023
| Host         : IanElizondoMS1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   140 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            8 |
| Yes          | No                    | No                     |              16 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------+----------------------+------------------+----------------+--------------+
|     Clock Signal     |    Enable Signal   |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------+----------------------+------------------+----------------+--------------+
|  gen/CLK             | r/data[2]_i_1_n_0  |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[15]_i_1_n_0 |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[4]_i_1_n_0  |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[0]_i_1_n_0  |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[3]_i_1_n_0  |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[6]_i_1_n_0  |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[10]_i_1_n_0 |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[12]_i_1_n_0 |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[7]_i_1_n_0  |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[14]_i_1_n_0 |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[9]_i_1_n_0  |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[13]_i_1_n_0 |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[1]_i_1_n_0  |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[8]_i_1_n_0  |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[5]_i_1_n_0  |                      |                1 |              1 |         1.00 |
|  gen/CLK             | r/data[11]_i_1_n_0 |                      |                1 |              1 |         1.00 |
|  gen/CLK             | t/tx_i_1_n_0       | t/tx1_out            |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                    |                      |                1 |              1 |         1.00 |
|  gen/CLK             |                    |                      |                2 |              2 |         1.00 |
|  gen/CLK             |                    | r/counter[4]_i_1_n_0 |                2 |              5 |         2.50 |
|  gen/CLK             |                    | t/tx1_out            |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG |                    | gen/out_clk          |                4 |             14 |         3.50 |
+----------------------+--------------------+----------------------+------------------+----------------+--------------+


