#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov 20 01:55:31 2024
# Process ID: 522197
# Current directory: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_conv_top_0_0_synth_1
# Command line: vivado -log design_1_yolo_conv_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_conv_top_0_0.tcl
# Log file: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/design_1_yolo_conv_top_0_0.vds
# Journal file: /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/vivado.jou
# Running On: tony, OS: Linux, CPU Frequency: 3198.976 MHz, CPU Physical cores: 14, Host memory: 33431 MB
#-----------------------------------------------------------
source design_1_yolo_conv_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1551.848 ; gain = 2.016 ; free physical = 8710 ; free virtual = 50359
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_yolo_conv_top_0_0
Command: synth_design -top design_1_yolo_conv_top_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 523042
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2198.094 ; gain = 371.770 ; free physical = 401 ; free virtual = 38013
Synthesis current peak Physical Memory [PSS] (MB): peak = 1183.922; parent = 1059.212; children = 124.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3886.324; parent = 2221.910; children = 1664.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_conv_top_0_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/synth/design_1_yolo_conv_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_flow_control_loop_pipe_sequential_init' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_flow_control_loop_pipe_sequential_init' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_slide_window' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_slide_window.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_3ns_10ns_12_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_3ns_10ns_12_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_3ns_10ns_12_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_3ns_10ns_12_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_slide_window' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_slide_window.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_window_macc' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_window_macc.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_4_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_4_0.v:32]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_4_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_4_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_16s_16s_32_4_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_mul_16s_16s_32_4_0.v:32]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:47]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:47]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:47]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:47]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_window_macc' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_window_macc.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_post_process' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_post_process.v:10]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_post_process' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_post_process.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_write_output' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:10]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_write_output' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_out_stream_merge' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_out_stream_merge.v:10]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_out_stream_merge' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_out_stream_merge.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_CTRL_BUS_s_axi' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_CTRL_BUS_s_axi.v:257]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_CTRL_BUS_s_axi' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_6ns_3ns_9_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_6ns_3ns_9_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_6ns_3ns_9_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_6ns_3ns_9_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_6ns_9ns_15_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_6ns_9ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_6ns_9ns_15_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_6ns_9ns_15_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_9ns_4ns_13_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_9ns_4ns_13_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_9ns_4ns_13_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mul_9ns_4ns_13_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_fifo_w16_d2_S' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_fifo_w16_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_fifo_w16_d2_S_ShiftReg' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_fifo_w16_d2_S.v:107]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_fifo_w16_d2_S_ShiftReg' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_fifo_w16_d2_S.v:107]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_fifo_w16_d2_S' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_fifo_w16_d2_S.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_regslice_both' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_regslice_both' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_regslice_both__parameterized0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_regslice_both__parameterized0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_regslice_both__parameterized1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_regslice_both__parameterized1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_regslice_both__parameterized2' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_regslice_both__parameterized2' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_regslice_both__parameterized3' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_regslice_both__parameterized3' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_regslice_both__parameterized4' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_regslice_both__parameterized4' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_conv_top_0_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/synth/design_1_yolo_conv_top_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_CTRL_BUS_s_axi.v:346]
WARNING: [Synth 8-7129] Port rst in module yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module yolo_conv_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_post_process is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TLAST[0] in module yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TLAST[0] in module yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module yolo_conv_top_local_mem_group_data_V_RAM_1WNR_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module yolo_conv_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2441.445 ; gain = 615.121 ; free physical = 721 ; free virtual = 37977
Synthesis current peak Physical Memory [PSS] (MB): peak = 1327.164; parent = 1202.468; children = 124.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.863; parent = 2441.449; children = 1664.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2453.320 ; gain = 626.996 ; free physical = 931 ; free virtual = 38186
Synthesis current peak Physical Memory [PSS] (MB): peak = 1327.164; parent = 1202.468; children = 124.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4117.738; parent = 2453.324; children = 1664.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2453.320 ; gain = 626.996 ; free physical = 928 ; free virtual = 38183
Synthesis current peak Physical Memory [PSS] (MB): peak = 1327.164; parent = 1202.468; children = 124.710
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4117.738; parent = 2453.324; children = 1664.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2453.320 ; gain = 0.000 ; free physical = 1696 ; free virtual = 38995
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/constraints/yolo_conv_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/constraints/yolo_conv_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2637.070 ; gain = 0.000 ; free physical = 1087 ; free virtual = 38423
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2637.070 ; gain = 0.000 ; free physical = 960 ; free virtual = 38297
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2637.070 ; gain = 810.746 ; free physical = 1311 ; free virtual = 38666
Synthesis current peak Physical Memory [PSS] (MB): peak = 1327.164; parent = 1202.468; children = 125.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4269.473; parent = 2605.059; children = 1664.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2637.070 ; gain = 810.746 ; free physical = 1312 ; free virtual = 38667
Synthesis current peak Physical Memory [PSS] (MB): peak = 1327.164; parent = 1202.468; children = 125.681
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4269.473; parent = 2605.059; children = 1664.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2637.070 ; gain = 810.746 ; free physical = 1306 ; free virtual = 38659
Synthesis current peak Physical Memory [PSS] (MB): peak = 1327.164; parent = 1202.468; children = 125.687
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4269.473; parent = 2605.059; children = 1664.414
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_conv_top_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_conv_top_CTRL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_conv_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_conv_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2637.070 ; gain = 810.746 ; free physical = 3870 ; free virtual = 41211
Synthesis current peak Physical Memory [PSS] (MB): peak = 1327.164; parent = 1202.468; children = 129.023
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4269.473; parent = 2605.059; children = 1664.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 12    
	   3 Input   32 Bit       Adders := 18    
	   2 Input   22 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 32    
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 12    
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 7     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 32    
+---XORs : 
	   2 Input      6 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 146   
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 271   
	               22 Bit    Registers := 3     
	               18 Bit    Registers := 61    
	               16 Bit    Registers := 2160  
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 21    
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 22    
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 63    
	                1 Bit    Registers := 532   
+---RAMs : 
	              52K Bit	(3344 X 16 bit)          RAMs := 12    
	               2K Bit	(128 X 16 bit)          RAMs := 72    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 15    
	  13 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 293   
	   3 Input   16 Bit        Muxes := 5     
	   5 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 10    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 6     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 11    
	   2 Input    7 Bit        Muxes := 73    
	   2 Input    6 Bit        Muxes := 15    
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 11    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 55    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 466   
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '43' to '22' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '22' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1.v:36]
DSP Report: Generating DSP mul_ln4_1_reg_2354_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln4_1_reg_2354_reg is absorbed into DSP mul_ln4_1_reg_2354_reg.
DSP Report: operator mul_6ns_9ns_15_1_1_U365/dout is absorbed into DSP mul_ln4_1_reg_2354_reg.
DSP Report: Generating DSP mul_9ns_4ns_13_1_1_U366/dout, operation Mode is: A*B.
DSP Report: operator mul_9ns_4ns_13_1_1_U366/dout is absorbed into DSP mul_9ns_4ns_13_1_1_U366/dout.
DSP Report: Generating DSP am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/p_reg_reg, operation Mode is: ((D+(A:0x1))*B2)'.
DSP Report: register am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/ad_reg_reg is absorbed into DSP am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/m is absorbed into DSP am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/ad is absorbed into DSP am_addmul_9ns_1ns_13ns_22_4_1_U367/yolo_conv_top_am_addmul_9ns_1ns_13ns_22_4_1_DSP48_4_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc__1 is either unconnected or has no load
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0.v:32]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read2_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read11_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U100/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U104/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read3_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read12_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U101/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U105/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read5_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read14_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U102/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U106/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register p_read8_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register p_read17_int_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_32_4_0_U103/yolo_conv_top_mul_mul_16s_16s_32_4_0_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_0_U107/yolo_conv_top_mac_muladd_16s_16s_32s_32_4_0_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_0_U108/yolo_conv_top_mac_muladd_16s_16s_32ns_32_4_0_DSP48_2_U/p_reg_reg.
DSP Debug: swapped A/B pins for adder 0x2fc3ae80
DSP Debug: swapped A/B pins for adder 0x2fc3a7c0
DSP Debug: swapped A/B pins for adder 0x3fee8000
DSP Debug: swapped A/B pins for adder 0x401cb4e0
DSP Debug: swapped A/B pins for adder 0x417701c0
DSP Debug: swapped A/B pins for adder 0x4014b8c0
DSP Report: Generating DSP mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x1a2)')')'.
DSP Report: register mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/a_reg_reg is absorbed into DSP mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_4ns_9ns_9ns_12_4_1_U185/yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3_U/p_reg_reg.
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc__11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc__10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc__9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc__8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc__7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc__6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc__5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc__4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc__3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_window_macc__2 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'trunc_ln1027_reg_22019_reg[2]' (FDE) to 'select_ln1027_7_reg_22001_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1027_reg_22019_reg[1]' (FDE) to 'select_ln1027_7_reg_22001_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln1027_reg_22019_reg[0]' (FDE) to 'select_ln1027_7_reg_22001_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_2_reg_348_reg[0]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_2_reg_348_reg[1]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_2_reg_348_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_2_reg_348_reg[2]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_2_reg_348_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_2_reg_348_reg[3]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_2_reg_348_reg[4]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_2_reg_348_reg[5]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_2_reg_348_reg[6]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_2_reg_348_reg[0]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_2_reg_348_reg[1]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_2_reg_348_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_2_reg_348_reg[2]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_2_reg_348_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_2_reg_348_reg[3]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_2_reg_348_reg[4]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_2_reg_348_reg[5]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_2_reg_348_reg[6]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[0]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[1]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[2]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[3]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[4]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[5]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_1_reg_341_reg[6]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[0]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[1]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[2]' (FDE) to 'grp_slide_window_fu_11778/mul_ln984_reg_334_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_slide_window_fu_11778/\mul_ln984_reg_334_reg[4] )
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[0]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[1]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[2]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[3]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[4]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[5]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_1_reg_341_reg[6]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[0]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[1]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[2]' (FDE) to 'grp_slide_window_fu_11792/mul_ln984_reg_334_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_slide_window_fu_11792/\mul_ln984_reg_334_reg[4] )
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/add_ln984_6_reg_400_reg[0]' (FDE) to 'grp_slide_window_fu_11778/add_ln984_7_reg_405_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/add_ln984_6_reg_400_reg[0]' (FDE) to 'grp_slide_window_fu_11792/add_ln984_7_reg_405_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11778/add_ln984_7_reg_405_reg[0]' (FDE) to 'grp_slide_window_fu_11778/add_ln984_8_reg_410_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_slide_window_fu_11792/add_ln984_7_reg_405_reg[0]' (FDE) to 'grp_slide_window_fu_11792/add_ln984_8_reg_410_reg[0]'
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12348/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12355/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12306/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12355/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12180/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12355/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12145/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12355/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12138/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12355/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_post_process is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_post_process__2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_conv_top_post_process__1 is either unconnected or has no load
INFO: [Synth 8-3886] merging instance 'p_Result_280_reg_35879_reg[0]' (FDE) to 'output_rec_V_157_reg_35874_reg[15]'
INFO: [Synth 8-3886] merging instance 'p_Result_284_reg_35894_reg[0]' (FDE) to 'output_rec_V_159_reg_35889_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\call_ln179_write_output_fu_12355/ap_CS_fsm_reg[0] )
INFO: [Synth 8-4471] merging register 'icmp_ln299_reg_1145_reg[0:0]' into 'icmp_ln299_1_reg_1163_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_out_stream_merge.v:911]
INFO: [Synth 8-4471] merging register 'tmp_9_reg_22073_reg[5:2]' into 'empty_42_reg_22089_reg[5:2]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6.v:9505]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12334/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12327/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12320/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12313/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12299/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12292/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12285/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12278/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12271/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12264/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12257/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12250/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12243/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12236/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12229/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12222/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12215/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12208/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12201/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12194/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12187/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12173/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12166/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12159/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-4471] merging register 'call_ln179_write_output_fu_12152/ap_CS_fsm_reg[0:0]' into 'call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0:0]' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/6ce0/hdl/verilog/yolo_conv_top_write_output.v:60]
INFO: [Synth 8-3886] merging instance 'sub_i_i281_cast_cast_reg_21935_reg[9]' (FDE) to 'sub_i_i281_cast_cast_reg_21935_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_out_stream_merge_fu_12362/\kernel_idx_reg_1135_reg[0] )
INFO: [Synth 8-3886] merging instance 'xor_ln157_reg_27309_reg[0]' (FDE) to 'xor_ln159_reg_27684_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln157_reg_27309_reg[1]' (FDE) to 'xor_ln158_reg_27319_reg[1]'
INFO: [Synth 8-3886] merging instance 'xor_ln157_reg_27309_reg[2]' (FDE) to 'xor_ln159_reg_27684_reg[2]'
INFO: [Synth 8-3886] merging instance 'xor_ln159_reg_27684_reg[2]' (FDE) to 'xor_ln158_reg_27319_reg[2]'
INFO: [Synth 8-3886] merging instance 'xor_ln157_reg_27309_reg[3]' (FDE) to 'xor_ln159_reg_27684_reg[3]'
INFO: [Synth 8-3886] merging instance 'xor_ln159_reg_27684_reg[3]' (FDE) to 'xor_ln158_reg_27319_reg[3]'
INFO: [Synth 8-3886] merging instance 'xor_ln157_reg_27309_reg[4]' (FDE) to 'xor_ln159_reg_27684_reg[4]'
INFO: [Synth 8-3886] merging instance 'xor_ln159_reg_27684_reg[4]' (FDE) to 'xor_ln158_reg_27319_reg[4]'
INFO: [Synth 8-3886] merging instance 'xor_ln157_reg_27309_reg[5]' (FDE) to 'xor_ln159_reg_27684_reg[5]'
INFO: [Synth 8-3886] merging instance 'xor_ln159_reg_27684_reg[5]' (FDE) to 'xor_ln158_reg_27319_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\input_h_cast34_cast_reg_21941_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\empty_42_reg_22089_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_9_reg_22073_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\empty_40_reg_24668_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_41_reg_26183_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\empty_42_reg_22089_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_9_reg_22073_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_40_reg_24668_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\empty_41_reg_26183_reg[1] )
INFO: [Synth 8-3886] merging instance 'xor_ln158_reg_27319_reg[1]' (FDE) to 'xor_ln159_reg_27684_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\call_ln179_write_output_fu_12341/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'xor_ln159_reg_27684_reg[1]' (FDE) to 'xor_ln158_reg_27319_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\xor_ln158_reg_27319_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xor_ln159_reg_27684_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_out_stream_merge_fu_12362/icmp_ln299_3_reg_1193_reg[0]' (FDE) to 'grp_out_stream_merge_fu_12362/icmp_ln299_2_reg_1181_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_out_stream_merge_fu_12362/icmp_ln299_5_reg_1209_reg[0]' (FDE) to 'grp_out_stream_merge_fu_12362/icmp_ln299_4_reg_1205_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_out_stream_merge_fu_12362/\kernel_idx_reg_1135_reg[7] )
INFO: [Synth 8-3886] merging instance 'grp_out_stream_merge_fu_12362/icmp_ln299_4_reg_1205_reg[0]' (FDE) to 'grp_out_stream_merge_fu_12362/icmp_ln299_2_reg_1181_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:20 . Memory (MB): peak = 2637.070 ; gain = 810.746 ; free physical = 14475 ; free virtual = 51945
Synthesis current peak Physical Memory [PSS] (MB): peak = 6167.284; parent = 1232.729; children = 4998.538
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15574.898; parent = 2608.977; children = 12969.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | line_buff_group_0_val_V_U/ram_reg    | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_0_val_V_1_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_0_val_V_2_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_1_val_V_U/ram_reg    | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_1_val_V_1_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_1_val_V_2_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_2_val_V_U/ram_reg    | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_2_val_V_1_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_2_val_V_2_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_3_val_V_U/ram_reg    | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_3_val_V_1_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_3_val_V_2_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | local_mem_group_data_V_U/ram0_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_1_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_2_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_3_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_4_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_5_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_6_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_7_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_8_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_9_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_10_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_11_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_12_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_13_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_14_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_15_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_16_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_17_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_18_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_19_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_20_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_21_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_22_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_23_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_24_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_25_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_26_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_27_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_28_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_29_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_30_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_31_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_32_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_33_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_34_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_35_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_36_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_37_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_38_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_39_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_40_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_41_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_42_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_43_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_44_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_45_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_46_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_47_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_48_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_49_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_50_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_51_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_52_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_53_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_54_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_55_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_56_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_57_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_58_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_59_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_60_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_61_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_62_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_63_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_64_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_65_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_66_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_67_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_68_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_69_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_70_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_71_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yolo_conv_top                                       | (A*B)'                | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|yolo_conv_top_mul_9ns_4ns_13_1_1                    | A*B                   | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yolo_conv_top                                       | ((D+(A:0x1))*B2)'     | 2      | 18     | -      | 10     | 30     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (A''*B'')'            | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')'    | 17     | 17     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3 | (C+(A2*(B:0x1a2)')')' | 12     | 12     | 10     | -      | 12     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 2637.070 ; gain = 810.746 ; free physical = 14018 ; free virtual = 51567
Synthesis current peak Physical Memory [PSS] (MB): peak = 6167.284; parent = 1398.772; children = 4998.538
Synthesis current peak Virtual Memory [VSS] (MB): peak = 15574.898; parent = 2608.977; children = 12969.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:18 . Memory (MB): peak = 3137.203 ; gain = 1310.879 ; free physical = 13035 ; free virtual = 50756
Synthesis current peak Physical Memory [PSS] (MB): peak = 6544.237; parent = 1862.821; children = 4998.538
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16107.047; parent = 3137.207; children = 12969.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | local_mem_group_data_V_3_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_7_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_12_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_16_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_21_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_25_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_30_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_34_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_39_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_43_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_48_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_52_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_57_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_61_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_66_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_70_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_U/ram0_reg    | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_1_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_2_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_4_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_5_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_6_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_8_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_9_U/ram0_reg  | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_10_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_11_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_13_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_14_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_15_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_17_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_18_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_19_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_20_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_22_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_23_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_24_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_26_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_27_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_28_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_29_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_31_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_32_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_33_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_35_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_36_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_37_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_38_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_40_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_41_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_42_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_44_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_45_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_46_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_47_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_49_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_50_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_51_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_53_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_54_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_55_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_56_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_58_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_59_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_60_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_62_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_63_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_64_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_65_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_67_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_68_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_69_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | local_mem_group_data_V_71_U/ram0_reg | 128 x 16(READ_FIRST)   | W | R | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst        | line_buff_group_0_val_V_1_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_0_val_V_2_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_1_val_V_1_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_1_val_V_2_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_2_val_V_1_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_2_val_V_2_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_3_val_V_1_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_3_val_V_2_U/ram_reg  | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_0_val_V_U/ram_reg    | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_1_val_V_U/ram_reg    | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_2_val_V_U/ram_reg    | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_3_val_V_U/ram_reg    | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_1_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_1_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_2_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_2_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_4_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_4_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_5_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_5_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_6_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_6_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_8_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_8_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_9_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_9_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_10_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_10_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_11_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_11_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_13_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_13_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_14_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_14_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_15_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_15_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_17_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_17_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_18_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_18_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_19_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_19_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_20_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_20_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_22_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_22_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_23_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_23_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_24_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_24_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_26_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_26_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_27_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_27_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_28_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_28_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_29_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_29_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_31_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_31_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_32_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_32_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_33_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_33_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_35_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_35_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_36_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_36_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_37_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_37_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_38_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_38_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_40_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_40_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_41_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_41_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_42_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_42_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_44_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_44_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_45_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_45_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_46_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_46_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_47_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_47_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_49_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_49_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_50_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_50_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_51_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_51_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_53_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_53_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_54_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_54_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_55_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_55_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_56_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_56_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_58_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_58_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_59_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_59_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_60_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_60_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_62_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_62_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_63_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7/local_mem_group_data_V_63_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:00 ; elapsed = 00:03:30 . Memory (MB): peak = 3149.129 ; gain = 1322.805 ; free physical = 12114 ; free virtual = 49846
Synthesis current peak Physical Memory [PSS] (MB): peak = 6980.884; parent = 1862.821; children = 5488.001
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16660.488; parent = 3145.215; children = 13515.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:07 ; elapsed = 00:03:37 . Memory (MB): peak = 3149.129 ; gain = 1322.805 ; free physical = 12028 ; free virtual = 49796
Synthesis current peak Physical Memory [PSS] (MB): peak = 6993.442; parent = 1862.821; children = 5488.001
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16660.488; parent = 3145.215; children = 13515.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:07 ; elapsed = 00:03:37 . Memory (MB): peak = 3149.129 ; gain = 1322.805 ; free physical = 12038 ; free virtual = 49805
Synthesis current peak Physical Memory [PSS] (MB): peak = 6993.442; parent = 1862.821; children = 5488.001
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16660.488; parent = 3145.215; children = 13515.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:10 ; elapsed = 00:03:40 . Memory (MB): peak = 3149.129 ; gain = 1322.805 ; free physical = 11967 ; free virtual = 49741
Synthesis current peak Physical Memory [PSS] (MB): peak = 6999.845; parent = 1862.821; children = 5488.001
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16660.488; parent = 3145.215; children = 13515.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:10 ; elapsed = 00:03:41 . Memory (MB): peak = 3149.129 ; gain = 1322.805 ; free physical = 11967 ; free virtual = 49741
Synthesis current peak Physical Memory [PSS] (MB): peak = 6999.845; parent = 1862.821; children = 5488.001
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16660.488; parent = 3145.215; children = 13515.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:11 ; elapsed = 00:03:41 . Memory (MB): peak = 3149.129 ; gain = 1322.805 ; free physical = 11972 ; free virtual = 49747
Synthesis current peak Physical Memory [PSS] (MB): peak = 6999.845; parent = 1862.821; children = 5488.001
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16660.488; parent = 3145.215; children = 13515.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:11 ; elapsed = 00:03:42 . Memory (MB): peak = 3149.129 ; gain = 1322.805 ; free physical = 11972 ; free virtual = 49747
Synthesis current peak Physical Memory [PSS] (MB): peak = 6999.845; parent = 1862.821; children = 5488.001
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16660.488; parent = 3145.215; children = 13515.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|yolo_conv_top | grp_yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6_fu_1509/last_reg_24278_pp0_iter3_reg_reg[0] | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
+--------------+------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yolo_conv_top                                       | (A'*B')'           | 9      | 6      | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|yolo_conv_top                                       | (((D'+A)'*B')')'   | 1      | 13     | -      | 9      | 22     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_window_macc                           | ((A''*B'')')'      | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|yolo_conv_top_mac_muladd_4ns_9ns_9ns_12_4_1_DSP48_3 | (C+(A'*B)')'       | 4      | 9      | 9      | -      | 12     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|yolo_conv_top_mul_9ns_4ns_13_1_1                    | A'*B'              | 9      | 4      | -      | -      | 15     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+----------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   451|
|2     |DSP48E1  |   112|
|7     |LUT1     |    28|
|8     |LUT2     |  1111|
|9     |LUT3     |  2715|
|10    |LUT4     |  1811|
|11    |LUT5     |  6232|
|12    |LUT6     |  7894|
|13    |RAMB18E1 |    72|
|14    |RAMB36E1 |    24|
|15    |SRL16E   |     1|
|16    |FDRE     | 37793|
|17    |FDSE     |   506|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:11 ; elapsed = 00:03:42 . Memory (MB): peak = 3149.129 ; gain = 1322.805 ; free physical = 11972 ; free virtual = 49747
Synthesis current peak Physical Memory [PSS] (MB): peak = 6999.845; parent = 1862.821; children = 5488.001
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16660.488; parent = 3145.215; children = 13515.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:03 ; elapsed = 00:03:35 . Memory (MB): peak = 3149.129 ; gain = 1139.055 ; free physical = 17805 ; free virtual = 55580
Synthesis Optimization Complete : Time (s): cpu = 00:03:15 ; elapsed = 00:03:46 . Memory (MB): peak = 3149.129 ; gain = 1322.805 ; free physical = 17823 ; free virtual = 55579
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3149.129 ; gain = 0.000 ; free physical = 17793 ; free virtual = 55550
INFO: [Netlist 29-17] Analyzing 659 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.227 ; gain = 0.000 ; free physical = 17715 ; free virtual = 55476
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 369c8565
INFO: [Common 17-83] Releasing license: Synthesis
312 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:25 ; elapsed = 00:03:56 . Memory (MB): peak = 3185.227 ; gain = 1633.379 ; free physical = 17975 ; free virtual = 55736
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/design_1_yolo_conv_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_conv_top_0_0, cache-ID = 0e6f69284141c67d
INFO: [Coretcl 2-1174] Renamed 413 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/design_1_yolo_conv_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_conv_top_0_0_utilization_synth.rpt -pb design_1_yolo_conv_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 01:59:48 2024...
