tcad abstract increas concern malici modif integr circuit critic applic attack refer hardwar trojan techniqu focus hardwar trojan detect test attack undetect combin design techniqu memori technolog approach detect wide varieti hardwar trojan test system oper field approach prevent wide varieti attack synthesi place rout fabric appli digit system tune tradit split manufactur method demonstr applic asic fpgas fabric test chip trojan emul capabl simul demonstr area power cost approach rang depend design attack target speed impact minim close approach detect trojan emul test chip requir detail knowledg design attack approach prevent specif attack simul util detail knowledg design attack revers engin approach produc fals posit report attack oper correct term hardwar secur hardwar trojan integr resist ram concurr error detect random code split manufactur reliabl comput introduct grow concern trustworthi integr circuit untrust parti fabric potenti adversari insert malici hardwar trojan unauthor modif incorrect function sensit data expos includ limit modif function behavior logic chang exampl extra logic gate insert forc incorrect logic wire arbitrari point time fig electr modif exampl extra capacit load circuit path alter time characterist fig reliabl degrad exampl age transistor negat bias temperatur instabl nbti acceler degrad reliabl fig hardwar trojan detect report malici modif hardwar trojan prevent manuscript receiv januari revis accept juli work support iarpa trust integr chip tic program author dept electr engin stanford univers stanford usa mail tonyfwu mitra dept comput scienc stanford univers hardwar trojan insert challeng detect prevent hardwar trojan aris fact method insert trojan attack numer comprehens list fig exampl hardwar trojan modif function behavior logic chang electr chang chang time characterist reliabl chang acceler age nbti trojan insert method includ limit modif rtl layout malici cad tool knowledg modif anytim tapeout fabric revers engin complet partial netlist layout modif appli sampl fabric modif span wide rang circuit modif modif dope profil transistor malici reprogram system implement reconfigur platform fpgas incorrect function startup field oper leakag fluctuat power consumpt exist techniqu hardwar trojan detect exhibit limit depth discuss vii techniqu reli test trojan detect limit scope trojan exampl trojan activ time bomb acceler circuit age detect nondestruct visual inspect circumv care hide trojan exampl adversari chang dope profil transistor delay detect increas difficult limit imag depth destruct test effect percentag attack high chip wafer attack fingerprint circuit path delay leakag power heat switch activ reli statist model distinguish malici activ variabl manufactur normal oper small trojan undetect techniqu prone report fals posit error detect code compromis code construct clk vdd vdd vdd vdd vdd tpad hardwar trojan prevent detect trust integr circuit toni student member karthik ganesan student member yunq alexand student member philip wong fellow simon wong fellow subhasish mitra fellow tcad paper present trojan prevent detect tpad architectur digit system tpad enabl test time runtim detect trojan insert fabric tpad prevent insert trojan fabric base sophist revers engin design fabric tpad prevent trojan insert logic synthesi layout design paper assum logic synthesi tool physic design tool well fabric untrust mean cad tool foundri insert trojan fig requir rtl system specif well system assembl trust mean adversari insert trojan stage fig assumpt trojan insert activ assumpt vulner system chip compon tpad featur tpad detect hardwar trojan produc incorrect boolean logic propag sequenti element flip flop latch chip memori pin tpad fals posit rate report trojan detect oper correct tpad trojan detect concurr post manufactur test field oper concurr system oper period test result trojan trigger rare event time bomb attack detect conjunct system level recoveri techniqu fault toler comput recov attack appendix tpad improv observ signal insid test time trojan detect expect enhanc compar tradit function test hardwar overhead associ tpad flexibl adjust base target attack model implement function tpad conjunct split manufactur tpad combin emerg volatil memori resist ram rram monolith integr reduc hardwar overhead tpad combin secur eda tool flow prevent insert trojan logic synthesi physic design current tpad target trojan leak modifi logic valu transmit attack radio insert malici fluctuat power consumpt approach outlin detail paper depth descript tpad experiment test chip well implement trade off respect area power delay tpad architectur introduc iii present implement tpad architectur arbitrari digit system general processor design openrisc key tpad area overhead rang power overhead speed impact achiev addit pipelin tpad architectur correspond detect rate uninform attack attack requir detail knowledg design insert trojan rang tpad prevent sophist attack requir detail knowledg implement design launch cad tool foundri rate rang iii demonstr tpad fabric fpga test chip present tpad implement special acceler design lempel ziv data compressor test chip fast fourier transform fft engin acceler key tpad area overhead tpad detect uninform attack data compress perform metric compress ratio trade area overhead impact trojan detect prevent discuss tpad prevent logic synthesi physic design tool insert trojan vii compar contrast exist trojan detect prevent approach tpad viii conclud paper appendix present detail discuss attack type appendix discuss approach recov trojan system architectur overview tpad deriv concept concurr error detect ced fault toler comput classic ced approach illustr fig function output characterist predictor ocp predict output characterist pariti output bit input function function checker calcul actual output characterist check predict output characterist checker report error match problem detect attack hardwar trojan ced fault toler comput reason ced fault toler comput general target singl fault occur random depend fault model exampl ced techniqu predict output pariti count output word easili compromis attack insert hardwar trojan flip output bit function number output word preserv flip flop primari output bit combin logic primari input chip data system chip chip vulner trojan synthesi rtl fabric trojan insert trust post manufactur test field oper pre tapeout post tapeout system input system output assembl trojan activ tcad attack deriv ocp attack modifi function output ocp output checker detect error ced techniqu fault toler comput general assum unit function ocp checker faulti time hardwar trojan assumpt fig general block diagram concurr error detect scheme separ ced techniqu separ function chip option implement chip entir reconfigur platform fpga concurr error detect map logic mitig vulner sophist attack reli revers engin cmos fpgas incur area perform overhead compar asic area perform monolith integr reduc cost area overhead perform overhead overhead high applic current trend indic increas number acceler signal process block embed fpga chip acceler vulner trojan fpgas manufactur untrust foundri vulner tpad overcom limit classic ced techniqu time avoid high overhead fpgas select hardwar programm iii trojan check circuitri fig digit system circuit compon vulner trojan attack highlight red system oper trust environ chip vulner trojan wire channel chip vulner attack system assembl trust environ chip trojan send incorrect data block diagram system architectur tpad fig mention assum system assembl trust environ trojan attack system will origin chip chip system encod output receiv encod input chip output data correspond check bit chip verifi data encod error signal chip convey state checker chip error monitor interpret error signal determin attack occur chip implement tpad includ modul fig output encod input encod ced base trojan detect error encod section fig trust system chip implement tpad data communic chip encod error monitor check encod error signal determin attack occur fig tpad architectur chip includ output encod input decod ced logic error encod output encod tpad encod primari output fig random pariti encod separ encod subsequ chip system receiv set primari output encod chip receiv set primari output fig primari output check bit transmit destin chip serial pin parallel fig output encod encod subset primari output separ encod subset output input decod random pariti codeword explain calcul primari output clock cycl check bit codeword previous output check bit store flip flop form output check bit previous output check bit produc output check bit output check bit store clock cycl output encod time function histori primari output preced clock cycl start check bit initi chip startup uniform random order chip check primari input random pariti encod scheme output encod ensur properti fifo proper handshak protocol requir attack attempt deriv random pariti scheme hardwar chip store random pariti output solv linear equat attack requir fewer addit gate detect nondestruct post manufactur inspect complex attack expect detect appendix function ocp output error predict characterist checker input flip flop flip flop func ced output error input func flip flop flip flop ced error chip encod data system chip chip system input system output error monitor error code error monitor error monitor flip flop output check bit primari output error bit error signal combin logic programm input check bit primari input input decod error encod output encod ced logic rand pariti output check bit previous check bit primari output chip chip chip check bit primari output check bit primari output rand pariti previous check bit lfsr input check bit primari input error tcad input decod primari input fig chip encod method describ decod process check attack output sender well attack input suppos primari input input check bit receiv input check bit xor previous input check bit calcul expect random pariti bit actual random pariti bit calcul primari input set random pariti bit expect actual equal attack occur case pin attack appendix occur expect pariti bit will match actual bit pin attack will detect logic ced chip logic protect ced fig introduc combin logic separ independ block ced scheme block fig general ced techniqu digit system discuss applic specif techniqu discuss techniqu overcom limit classic ced detect trojan attack memori ced trojan insert chip ram read write logic address decod logic memori cell alter data locat data store oper ram read write detect attack ram protect random pariti code tpad write oper address data bit calcul check bit fig ensur correct data written correct locat check bit store data read oper address data calcul expect check bit compar check bit read memori attack detect match exampl data check bit exampl retriev read oper address expect check bit match retriev check bit hide random pariti code construct adversari encod checker protect switchbox programm iii detect attack write oper ram oper write mode featur ram write oper data written sens appear output ram write oper input output ram block check attack latch ensur data chang read oper fig tabl specif check step detect trojan oper read write idl fig relat area trojan detect scheme number check bit well ram size word size bit data data bit wide case globalfoundri sram compil ram area check circuit synthes rout globalfoundri cmos librari fig memori architectur block diagram data encod write check read write block programm indic green iii relat area cost implement trust ram compar trust ram number check bit error signal encod error signal ced checker inher vulner exampl singl bit indic trojan attack detect adversari simpli attack bit indic attack total check checker inadequ detect trojan attack adversari insert trojan checker checker output appear valid uniform random sequenc consid prevent adversari guess mean error signal maximum entropi determinist error signal need interpret error monitor linear feedback shift regist lfsr natur purpos polynomi seed programm prevent adversari compromis lfsr design fabric xor gate insert shift regist fig ensur primit polynomi degre realiz programm realiz rram switchbox low area cost iii larg number primit polynomi larg degre order probabl adversari correct guess polynomi will runtim neglig adversari observ output lfsr runtim evolut error signal deduc attack requir fewer addit gate detect nondestruct post manufactur data address array sens amplifi write circuit read checker error ram_out random pariti write checker latch control data control control error address programm check bit lfsr lfsr ram_in tabl attack ram tpad detect method oper trojan read write checker read wrong address read wrong data read write read read check bit ram_out incorrect check bit ram_out incorrect ram_out data_out check bit ram_out incorrect write wrong write address wrong data written read write write check bit ram_out incorrect check bit ram_out incorrect ram_in ram_out ram_in ram_out idl read idl write idl ram_out data_out ram_in ram_out tcad inspect complex attack expect detect appendix fig lfsr length programm feedback polynomi sampl ced checker design bit subset bit lfsr design determin design time encod error signal ced checker subset chosen arbitrarili characterist polynomi seed lfsr programm checker oper attack detect error signal will equal lfsr bit fig error signal take attack detect subset bit chip design checker clock domain lfsr clock cycl attack detect checker output exact signal signal combin reduc number output pin need chip correspond bit bit checker bit checker combin fig lfsr bit correspond bit error signal checker output bit lfsr bit checker output chosen checker clock domain integ integ multipl will lfsrs proper fifo handshak collect error signal fig error signal encod bit lfsr correspond checker output bit chosen chosen error monitor error signal interpret trust parti ultim decid attack occur separ lfsrs error monitor generat expect error signal lfsrs configur characterist polynomi seed clock lfsrs generat correspond error signal error signal receiv match expect error signal attack occur realiz error monitor older technolog node trust foundri iii switchbox programm discuss output encod input decod logic ced error encod block fig protect modif trojan detect tpad build idea privaci techniqu social network order prevent circuit revers engin sophist attack repres logic gate netlist vertic graph wire direct edg vertic netlist correspond output encod input decod logic ced error encod block fig modifi techniqu prevent adversari gain detail knowledg function techniqu featur modif netlist will requir extra logic element definit area power cost element small emerg memori technolog discuss total number modif cost netlist flexibl tune base level secur desir ensur except high secur wide varieti attack maintain low total cost adversari bypass checker store previous state system addit hardwar attack easili detect destruct post manufactur inspect appendix tpad random switch hide function checker definit disjoint wire switchabl reconfigur general larger set wire arbitrari set disjoint wire wire switchabl permut reconfigur refer circuitri wire switchabl switchbox total number state sbs circuit refer number configur circuit exampl modifi circuit illustr fig circuit fig act bit full adder configur configur fig circuit comput function wire design switchabl attack intend configur deduc intend function simpli insert design ensur incorrect configur will lead incorrect function exampl degener case insert fig configur circuit will behav full adder reason techniqu insert sbs involv formal equival check verifi insert lead function step algorithm fig exampl modifi full adder input switchbox configur parallel mode cross mode fig degener insert full adder input switchbox configur yield function degener case occur larger number sbs insert design instanc input sbs insert design total clk lfsr lfsr lfsr lfsr lfsr lfsr ced checker output error signal checker lfsr checker lfsr checker check bit error signal error signal cin cin cout maj cin cin cout cin cin cout maj cin cin cin cout maj cin cin tcad configur sbs small feasibl equival check verifi configur yield intend function design number equival check need verifi properti grow exponenti make problem guarante degener case intract larg simul percentag degener case larg number sbs sbs insert openrisc instruct fetch modul incorrect configur appli equival check perform compar function intend design degener case note small fraction configur explor simul larger experi perform order verifi degener case high design percentag degener case depend symmetri properti function cover insert techniqu account properti order provid guarante insert techniqu ensur realiz multipl check function instanc set sbs presenc degener case circumv exampl insert sbs logic ced checker ced techniqu exponenti random pariti code length realiz difficult adversari infer ced techniqu runtim ensur multipl ced techniqu insert sbs ocp checker logic synthesi random pariti function reconfigur result origin function retain ocp make design vulner sophist attack discuss vulner allow adversari insert undetect trojan part ocp knowledg ced techniqu insert method describ synthesi ensur adversari revers engin ocp checker hardwar low area cost techniqu switch set wire enabl resist ram rram technolog advanc rram technolog feasibl monolith integr rram cmos cell size smaller nvram technolog featur size technolog node addit secur memori design unauthor read access rram volatil configur memori sbs chip reconfigur power cycl make chip boot secur insecur program sequenc chip design rare requir reprogram long write time rram neglig fig illustr design rram describ fabric cell consist rram element arrang resist divid program transistor pass transistor rram element cell program state pull pass transistor gate high low allow deni input propag output address bus addr program data prg_in write enabl configur make program interfac sram interfac sbs implement area overhead compar rest chip rram cell metal interconnect activ layer transistor chip describ altern standard technolog flip flop lookup tabl lut configur sbs volatil sacrif area cost higher fig schemat rram base switchbox address bus addr program data prg_in write enabl program switchbox configur algorithm method random insert switchbox netlist target number configur input fig illustr outcom step algorithm perform circuit fig number configur output bit step illustr fig step iii illustr fig effect algorithm prevent sophist attack evalu insert sbs origin function check circuitri leav entir ced scheme visibl modifi detect error origin function trust ced scheme imper detect trojan split manufactur programm need prevent attack requir detail knowledg design area save split manufactur discuss fig step algorithm appli bit alu target configur output bit step choos neighborhood highlight red step choos neighborhood highlight blue step iii place sbs green step test sbs degener satisfi choos configur dot line step test sbs logic cone output bit satisfi column multiplexor addr prg_in rram l_bl r_bl l_bl r_bl cin cout cin cout tcad resili revers engin sophist attack subsect provid show effect programm prevent attack requir detail knowledg design state assumpt set number configur input algorithm appli section assumpt adversari learn definit characterist function comput attack detect circuit logic ced output encod input decod trojan insert design detect exampl assum ocp check bit design function output assum check bit predict pariti output bit second check bit predict pariti output bit adversari figur characterist function flip bit output main function attack detect assumpt step algorithm trojan detect circuitri decompos separ logic cone output bit programm select insert logic cone order hide function comput output bit list state revers engin attack attempt gain detail knowledg intend function design prevent programm attack simul openrisc cpu protect random pariti code probabl attack succeed tabl attack configur examin physic aspect gate wire circuit circuit general attack model configur predict attack assum attack determin correct configur probabl probabl high probabl revers engin circuit neglig insert larg number sbs brute forc attack attack isol singl output bit netlist search configur logic cone lead exampl adversari configur sbs way creat list function adversari guess intend configur prevent attack insert larg number sbs logic cone lead output bit trojan detect circuit exampl insert sbs logic cone trojan detect block cpu number configur cone rang exhaust test order revers engin function configur predict attack attack assum adversari correct guess intend configur individu probabl intend configur chosen independ minimum bias strategi guess configur sbs circuit guess configur independ sbs logic cone lead characterist bit attack assum adversari guess configur logic cone correct probabl prevent attack insert larg number sbs logic cone lead output bit trojan detect circuit caus attack succeed neglig probabl larg will small tabl wire length trace physic design tool intend configur sbs wire length intend configur optim minim delay wire length incorrect configur ignor adversari compar wire length configur find shorter wire prevent attack provid tool intend configur singl configur optim expens physic design fig tabl demonstr sbs parallel configur insert openrisc ocp design intend configur undisclos physic design tool differ maximum wire length parallel lparallel cross lcross configur determin lparallel lcross adversari guess parallel adversari guess cross median trial lparallel lcross indic adversari guess correct probabl attack provid advantag random guess drive strength fanout match sbs insert post physic design adversari match strong weak drive cell input sbs larg small fos output exampl input driven gate output fanout adversari guess cell meant drive load minim delay reveal configur prevent algorithm random switchbox insert input netlist number configur output bit output netlist configur output bit initi step choos uniform random group vertic radius step search degre number output match retri step step iii incom wire output insert input input output insert input input output outgo edg second output outgo edg step insert step iii consid compar function cross parallel equival remov probabl adjust input output wire cross will yield function step denot subgraph correspond logic cone end output bit sbs output repeat step tcad attack insert sbs physic design sbs equal capacit input port physic design will size drive cell drive input will attack implement time openrisc ocp design random guess configur break tie fig attack provid increas success rate compar random guess subcircuit match adversari search isomorph subcircuit share function ocp ocp composit characterist function main function isomorph subcircuit comput logic valu block attack flip output subcircuit detect ced test check bit match insert break logic cone ocp lead fewer isomorph subcircuit equal modif remain isomorph subcircuit detect high probabl indic construct logic gate comput logic valu tabl attack implement openrisc cpu time unsuccess time fig wire length trace attack succ time drive strength fanout match attack attack advantag success rate random gues random code logic ced secur random pariti code assum reader familiar basic code theori fault toler comput provid minimum definit notat defin tabl iii present code binari extend larger finit field definit dimension pariti function pariti subset bit dimension binari vector explicit definit pariti linear encod map coordin function dimension pariti function call blocklength code number bit definit pariti check matrix linear encod binari matrix iff call code element call codeword linear code systemat pariti check matrix form ident matrix number check bit fig illustr linear systemat code concurr error detect bit codeword comput logic function ocp predict correspond check bit checker comput actual check bit compar predict introduc random linear code construct construct random pariti code denot ensembl linear systemat code row column pariti check matrix nonzero random pariti code code sampl uniform random random code choic conjunct programm iii prevent adversari know pariti check matrix nonzero constraint row pariti check matrix avoid function function useless error detect correspond perman ground wire nonzero constraint column ensur input bit includ pariti function algorithm construct random pariti code error pattern code chosen uniform random ensembl binari linear systemat code will detect error probabl construct introduc depend column pariti check matrix standard proof error detect probabl will hold fig detect probabl random pariti code simul mont carlo trial detect probabl singl bit error approach number error increas nonlinear code pariti code detect probabl larg number error higher cost addit area median lparallel lcross lparallel lcross guess wrong guess correct lparallel lcross lit correct wrong increas tabl revers engin success probabl type attack configur output bit wire length trace match subcircuit match simul openrisc random pariti code tabl iii notat binari string length element vector transpos vector modulo sum xor binari field mod multipl set matric field algorithm random pariti construct input number bit number check bit output pariti check matrix random pariti code step choos systemat pariti check matrix uniform random step satisfi constraint construct output repeat step tcad fig general method creat ocp detect probabl number check bit random pariti code openrisc cpu demonstr evalu tpad construct openrisc cpu core random pariti code check logic ced input decod output encod design synthes place rout nangat cmos standard cell librari number check bit pipelin stage rang bit programm iii includ check circuitri number check bit pipelin stage processor relat size power design check bit correspond detect rate fig area overhead power overhead number configur bit ocp characterist function algorithm correspond delay increas critic path ocp number pipelin stage delay overhead reduc extra pipelin stage ocp correspond checker area power overhead chang neglig addit configur ocp bit tabl simul detect probabl uniform random number bit flip introduc system uniform random time fig area power overhead detect probabl secur openrisc processor design random pariti code configur check bit ocp checker area overhead random pariti code ineffici logic reduct ocp portion ocp resembl origin function impli chip vulner sophist attack adversari chang origin function ocp programm prevent attack break logic cone ocp iii logic reduc pre logic reduc form ocp openrisc modul compar wire correspond input pariti function fig retain net reduc render find full logic cone origin circuit difficult programm creat addit overhead margin area power cost low compar ocp function secur fpga demonstr demonstr tpad fpgas fpga random pariti code secur signal fabric cmos technolog fpga programm discuss logic ced map clbs protect fpga map logic discuss fpgas vulner attack fpga acceler block port fpga protect pin attack appendix addit memori row decod protect input fpga encod random pariti code encod check clock cycl error fig fig pin attack protect fpga chip test board die photo block diagram exampl emul pin attack design check bit block addit bit memori row decod yield area overhead power overhead critic path delay chang pin attack emul input chip select random bit input stream flip checker monitor attack detect detect rate pin attack match theoret predict area power delay overhead detect probabl circuit openrisc cpu fpga summar tabl logic reduct logic ocp error checker logic logic random pariti error checker bit ocp bit error random pariti lit connect bit origin tpad tpad programm number check bit tiv ete ctio prob tiv ete ctio prob address address check bit error random pariti wordlin input decod input check bit error random pariti tile fig configur fig configur col decod lfsr lfsr clock input input check bit error attack detect attack inject tabl area power delay overhead tradeoff openrisc overhead configur ocp bit logic attack detect probabl area power delay area power delay area power delay tcad tabl tpad random pariti overhead reduct special ocp function random pariti logic ced offer high trojan detect probabl arbitrari design offer best area overhead applic specif trade off fault toler comput applic specif method decreas area overhead sophist trojan escap check discuss applic specif ced techniqu fault toler comput unmodifi tpad exampl sum squar common ced techniqu fast fourier transform fft circuit detect attack permut arbitrari fft output data compress engin invert function invers simpler implement forward function case tpad invers detect trojan effici demonstr implement lempel ziv data compressor chip chip slide window version data compress algorithm ced scheme protect encod describ codeword repres fix length binari tupl pointer locat dictionari match length charact detect attack codeword decompress dictionari lookup compar copi input store buffer mismatch error occur lossless compress algorithm chang codeword word will result error detect invers function method prevent adversari insert trojan instanc adversari chang output invers function output input buffer compar match programm realiz rram iii need ced output encod input decod chip need protect pin attack dictionari record input ced method will detect logic attack decoupl attack appendix compressor pointer dictionari entri chang cycl previous codeword will longer point entri dictionari block diagram die photo split manufactur test chip implement technolog secur encod fig emul logic attack number random flip flop insid chip flip random time scan chain emul electr attack flip flop valu revert previous setup time violat chang hold time violat emul reliabl attack intern wire forc high low random time pin attack appendix emul flip uniform random number bit primari input uniform random time test setup sampl result fig error signal monitor detect attack observ detect rate logic attack tabl pin attack undetect logic attack degrad compress ratio alter decompress word exampl compressor stuck unmatch state mean input charact match dictionari compress achiev compressor will output origin string read dictionari fig encod design tpad die photo encod tpad fabric technolog block diagram encod tpad ocp input buffer checker invers function equal checker rram switchbox insert algorithm cone output bit test setup trojan emul sampl output result tradeoff area overhead requir secur design analyz configur compressor dictionari size rang maximum match length rang input word width rang bit synthes rout nangat standard cell librari tradeoff area fig calcul experiment compress text file hamlet dictionari size input word width increas compressor area compressor area ratio decreas compressor dictionari implement sram compressor dictionari implement flip flop base shift regist minimum relat area achiev maximum dictionari size maximum input word width increas maximum match length increas area overhead tpad gate chang increas level maximum match length difficult find match substr charact hamlet exampl suppos design requir area overhead implement design tpad programm power overhead fig programm need area overhead decreas sacrif small amount reduc area cost test chip pattern generat logic analyz primari input input check bit primari output output check bit error clock primari output error scan enabl attack inject scan chain attack detect encod input input buffer decod error rand pariti output input check bit rand pariti output check bit ocp checker lfsr scan attack emul scan rram switchbox insert area power delay overhead attack error detect probabl circuit tpad pin logic random error openrisc fpga tcad area overhead need incur decreas secur design fig area overhead programm case fig area tradeoff encod design relat area power compar encod design tpad fix fix area physic design nangat librari fast fourier transform engin demonstr impact ocp select area overhead tpad implement pipelin fast fourier transform fft engin fft engin implement cooley tukey algorithm half precis float point arithmet theorem popular ced method fft circuit adversari chang output fft sum squar preserv exampl adversari permut output arbitrari way preserv sum squar theorem trojan detect plancherel theorem discret fourier transform state plancherel theorem discret fourier transform complex conjug secur fft chip random select pre comput fourier transform pair verifi equal plancherel theorem hold observ input output pair fft engin arithmet circuit general implement float point arithmet roundoff error corrupt output lead fals posit trojan detect outcom ced techniqu comparison float point number detect trojan distinguish error finit precis effect error attack roundoff tradit analyz probabilist model random magnitud numer error output finit precis comput determinist function input tpad fft circuit allow design accept level numer error chosen base specif arithmet implement error exceed threshold consid attack explicit input point fft circuit threshold fft output checker report trojan attack hardwar vector pre comput fourier transform pair program startup chip ced method analyz general float point oper chosen period vector order minim roundoff maintain sensit error attack forc bypass ced test requir substanti hardwar chip easili detect manufactur appendix block diagram architectur fig ocp comput inner product input checker comput inner product output compar output ocp design synthes rout nangat technolog fig overhead compar number point fft larger fft design overhead decreas ced circuit area overhead point fft encod protect pin attack incur area overhead yield total area overhead power overhead area overhead fig block diagram special ocp function implement plancherel theorem relat area power compar fft logic attack coverag tabl correspond trojan alter ocp fft output plancherel theorem satisfi vector chosen simul random white nois correspond fft vector small norm prevent overflow valu electr reliabl attack caught pin attack coverag remain check bit prevent cad tool attack switchbox programm protect revers engin fabric design phase vulner attack cad tool cad tool complet entir chip design strateg insert trojan trojan detect circuitri detect trojan insert main function ocp predict check bit actual check bit equal verif base method detect trojan prone fals negat trojan detect fabric chip will origin tpad tpad programm area area overhead total area tiv compress ratio elat area overhead core attack core pin attack fft error ocp checker overhead tiv tabl coverag overhead special ocp exampl area power overhead attack coverag circuit secur arch random error pin logic electr reliabl fft tcad trojan trojan detect destruct test chip fabric vii cad tool provid close relationship foundri fabric limit amount chip trojan trojan free chip vii split design flow tpad ensur trojan detect fabric split design flow fig decoupl checker origin design mention assum origin rtl trojan free trust script generat rtl trojan detect circuitri input decod output encod logic ced error encod fig origin rtl trojan detect rtl synthes separ prevent cad tool receiv complet design time retim synthesi preserv time tpad architectur final netlist malici synthesi physic design tool knowledg chip insert trojan fig split design flow secur compromis cad tool compromis tool highlight red synthesi tool place rout tool compromis origin gds checker gds merg singl gds file fig illustr outcom split design flow trust floorplan script partit die separ block origin design trojan detect circuitri origin trojan detect portion place rout separ keep counterpart black box physic design layout merg simpl trust script fabric split design flow requir malici cad tool assum threat model split manufactur requir summar tabl vii design synthes place rout split design flow compar split design flow circuit compar function lvs critic path delay total area tabl viii decreas perform split design flow compar tradit split design flow vii survey trojan detect method destruct nondestruct method method detect hardwar trojan divid destruct nondestruct method destruct method includ post manufactur test inspect render chip oper chang lifetim reliabl characterist destruct method ideal identifi trojan affect larg number chip batch test chip exampl scan electron microscopi sem focus ion beam fib destruct delay chip verifi transistor interconnect destruct stress test detect reliabl attack appendix approach difficult trojan insert select chip exampl assum chip trojan destruct test inspect trojan will chip will destroy assum trojan test procedur stop rest batch declar untrustworthi total number chip batch total number attack chip probabl trojan detect depict fig scenario sampl chip test individu attack detect fig probabl detect trojan batch chip destruct test individu sampl chip curv label total number chip batch number chip trojan batch chip assum trojan chip destroy achiev trojan detect probabl batch chip synthesi script origin rtl checker rtl synthesi script foundri flow final gds merg gds floorplan script trojan insert trust insert script merg gds origin gds checker gds checker design miss configur system assembl percentag die destroy area area tabl viii comparison split design flow split flow circuit perform loss area differ lvs pass openrisc tabl vii summari hardwar requir manufactur attack model manufactur technolog split manufactur split manufactur cad attack foundri attack cad attack foundri attack featur logic pin electr revers engin logic pin electr revers engin reliabl logic pin electr revers engin logic pin electr revers engin reliabl tpad arch programm split design featur requir protect set attack manufactur technolog featur requir protect set attack manufactur technolog tcad trojan chip destroy achiev confid chip contain trojan chip destroy nondestruct method need small number chip attack batch size small tpad techniqu list categor method trojan prevent detect comparison tabl split manufactur split metal layer low metal layer prevent untrust foundri revers engin design interconnect miss split manufactur provid trojan detect destruct stress test select stack detect reliabl attack trust monitor chip stack top untrust chip silicon via tsvs activ detect attack select wire lift tsvs secur layer obfusc design larg tsv pitch lead area ineffici imag trojan detect electromagnet radiat emr imag search physic anomali approach prevent adversari revers engin design scan electron microscopi sem focus ion beam fib requir delay chip destroy logic encrypt nondestruct techniqu prevent trojan place addit logic gate make partial control method offer trojan detect concurr method prevent trojan extern modul control oper delay penalti introduc addit pin requir fsm analysi state transit diagram circuit modifi specif sequenc transit place circuit oper initi design untrust foundri access entir design state transit infer rtl level trojan detect identifi signal rare chang approach result fals posit detect trojan insert foundri activ monitor nondestruct techniqu allow trojan detect monitor function behavior runtim control signal processor limit rtl level trojan requir snapshot signal chip period analyz attack addit techniqu monitor subset signal properti check exhaust leav system vulner attack requir reconfigur logic fpgas great increas area overhead delay fingerprint destruct techniqu detect trojan delay measur path find differ time intend design trojan insert delay match model strategi insert test point path observ method prone fals posit trojan distinguish variabl nois switch power analysi techniqu detect trojan measur dynam current waveform compar model intend design differ current waveform trojan assum concurr solut perform classif real time method prone fals posit trojan distinguish variabl nois gate level character glc measur leakag power delay individu gate tabl comparison trojan detect prevent scheme approach prevent detect destruct split manufactur requir attack cover area overhead concurr fals posit tpad paper base design split prevent test beol die destroy chip stack tsvs control chip emr imag detect sem fib detect die destroy xor lut insert prevent gate pin silenc prevent encrypt input reorder harpoon prevent fanci fight prevent control monitor detect monitor circuit fpga check fpga chip sens delay detect second clock latch sensor bisa detect atpg logic pin tesr detect retri sens compar logic dynam power detect dummi ffs glc detect multimod fingerprint detect random test pattern detect odett vitamin pin attack coverag mean prevent revers engin detect pin attack detect logic attack detect electr attack detect reliabl attack detect circuit error condit mean determin variabl confid interv monitor path test vector top bottom layer uncongest middl remain chip insecur rtl level secur monitor built trust foundri tcad estim trojan identifi glc share limit fingerprint techniqu multimod fingerprint fingerprint method combin glc compar model stronger method share limit glc activ test vector random test pattern attempt activ trojan post manufactur test introduc programm acceler trojan activ post manufactur test provid logic encrypt method concurr detect trojan activ post manufactur test time bomb reliabl attack viii conclus tpad protect digit system hardwar trojan attack combin special concurr error detect techniqu select programm result prevent detect hardwar trojan high probabl fals posit demonstr varieti detect techniqu general random pariti code expens general design special detect techniqu tailor special function reduc tpad area overhead hardwar test chip demonstr effect practic tpad aspect tpad extens explor paper opportun futur work remain includ insert algorithm avoid degener case ensur multipl check circuit creat iii softwar check techniqu complement tpad system support hardwar softwar programm techniqu recov hardwar trojan attack appendix appendix type hardwar trojan categor hardwar trojan physic local split core attack subcategori relat type circuit element modifi decoupl attack subcategori relat specif detail attack pin attack logic pin flip illustr fig core logic chip core attack core logic modifi incorrect output sequenc produc oper illustr fig includ logic attack addit circuitri exist circuitri modifi erron output logic block fig reliabl attack modif transistor wire physic induc failur time fig electr attack modif wire chip chang time circuit fig decoupl attack tpad check circuitri bypass fed set valid input incorrect data main logic fig includ store state set flip flop store earlier valid state system arbitrari point time state logic ced forc valid error signal arbitrari chang main logic fig number flip flop design attack requir extra flip flop fft zero plancherel theorem ced techniqu fft circuit pull forc valid error signal perman ground simpl detect choos correspond fft pair destruct post manufactur test check error monitor report error stealthi case attack add singl pull transistor pass transistor sign bit signal requir addit minimum size transistor attack point half precis float point fft sign bit half precis float point word transistor need bit real word imaginari word random pariti null random pariti code linear sequenc codeword random pariti code output encod primari output chang zero previous output check bit reus evad input decod procedur attack prevent nonlinear code linear code attack requir transistor primari output bit flip flop output check bit circuit analyz work tabl lower bound minimum attack addit area transistor need implement decoupl attack technolog node extra hardwar chip attack requir hardwar detect sequenc destruct post manufactur inspect packag chip backsid chip imag ray imag techniqu reveal transistor contact dimens total number transistor estim compar gds contact dimens optic imag resolut compar total area gds packag chip packag chip remov backsid chip polish destruct inspect packag chip chip packag packag trust facil field fig type trojan pin attack input chip alter comput core logic core attack boolean output function insid core chang decoupl attack trojan detect circuitri fed correct stimuli main logic hijack core logic pad trigger trigger main logic trojan detect circuitri store signal trigger error input output tcad step suffici decoupl attack hardwar chip suffici adversari attempt replac exist filler cell design decoupl attack hardwar larg number filler cell design adversari foundri remov filler cell fit circuitri attack empti area net area increas contact small attack difficult detect standard ray optic imag prevent scenario strategi design custom filler cell high reflect wavelength attack replac filler cell detect backsid optic imag tabl minimum addit overhead decoupl attack addit denial servic dos attack attempt chip design fabric dos attack design time includ wrong synthesi ignor design constraint physic design tool refus place rout correct tool report wrong valu time split design flow tool entir design time synthesi layout design time dos attack caught verif evad detect check circuitri runtim dos attack caught verif synthesi tool allow recoveri recoveri field difficult wrong chip manufactur appendix famili dos attack happen foundri includ foundri skip metal layer technolog paramet design type attack caught post manufactur test recoveri option famili dos attack manifest fabric includ chip part chip turn rare logic sequenc specif time tpad concurr detect attack part chip fail turn will produc incorrect error signal attack difficult recov perman short open circuit chip appendix overview recoveri techniqu trojan detect trigger recoveri repair mode potenti recoveri method differ depend type trojan instanc method base time redund detect retri checkpoint rollback crtr srtr multi thread parallel system recov chip techniqu work trojan transient mean trigger time specif state chip perman damag short power signal trojan transient error correct code stronger requir addit error correct hardwar recoveri distribut system hardwar redund small proport chip infect perman state trigger trojan spare modular redund consensus coordin checkpoint byzantin fault toler distribut system implement recov attack cost addit area overhead refer king design implement malici hardwar leet karri trustworthi hardwar identifi classifi hardwar trojan comput sinanoglu reconcil test secur dichotomi proc ieee european test symposium shiyanovskii process reliabl base trojan nbti hci effect nasa esa tehranipoor koushanfar survey hardwar trojan taxonomi detect ieee dtc roy circuit cad tool secur threat host sturton defeat uci build stealthi malici hardwar proc ieee symp torranc jame state art revers engin ches becker stealthi dopant level hardwar trojan extend version cryptograph engin g√ºneysu secur seal multi fpga system reconfigur comput architectur tool applic springer berlin heidelberg lin trojan side channel lightweight hardwar trojan side channel engin ches wang detect malici inclus secur hardwar challeng solut host wei hardwar trojan hors benchmark optim creation placement malici circuitri dac zhang veritrust verif hardwar trust dac kan dworak trigger trojan sram circuit propag dfts tomashevich protect cryptograph hardwar malici attack nonlinear robust code dfts iarpa tic program http marcypp batud advanc challeng opportun cmos sequenti integr iedm pradhan fault toler comput system design wong compar fpga custom cmos impact processor microarchitectur fpga lin perform benefit monolith stack fpga tcad altera float point fpga http literatur float point huang reliabl data compressor reconfigur coprocessor fccm lin costello error control code prentic hall laung terng wang vlsi test principl architectur design testabl morgan kaufmann shamir generat cryptograph strong pseudorandom sequenc acm toc saxena mccluskey primit polynomi generat algorithm implement perform analysi stanford crc tech rep siegenthal decrypt class stream cipher ciphertext bonchi ident obfusc graph theoret len ying graph generat prescrib featur constraint sdm hoe secur analog design secur sens amplifi memristor isvlsi liauw nonvolatil fpga monolith stack rram base configur memori isscc wang three dimension reram vertic bjt driver cmos logic compat process ted touba logic synthesi multilevel circuit concurr error detect tcad circuit area number transistor attack openrisc fft point tcad karpovski taubin class nonlinear systemat error detect code tit jou fault toler fft network wolf probabl undetect error linear block code tcom cheung weight distribut random linear code tda progress opencor openrisc processor http nangat nangat open cell librari http page_id cooley algorithm machin calcul complex fourier seri math comp weinstein roundoff nois float point fast fourier transform comput tau ramo roundoff error analysi fast fourier transform math comp nair real number code fault toler matrix oper processor array ziv lempel univers algorithm sequenti data compress tit vaidyanathan build trust split fabric host vaidyanathan effici secur intellectu properti design split fabric proc host vaidyanathan detect reliabl attack split fabric test beol stack proc dac valamehr split manufactur approach trustworthi system develop tcad tsv process optim reduc devic impact cmos ieee symp vlsi tech song marvel malici alter recognit verif emiss light host takeshi revers stealthi dopant level circuit iacr cryptolog eprint archiv bajura imag integr circuit ray microscopi proc gomactech conf roy piraci integr circuit comput baumgarten prevent piraci reconfigur logic barrier ieee dtc jan waksman sethumadhavan silenc hardwar backdoor proc ieee symp chakraborti harpoon obfusc base soc design methodolog hardwar protect tcad chakraborti secur hardwar trojan attack key base design obfusc elect test waksman fanci identif stealthi malici logic boolean function analysi acm ccs sullivan fight metric function identif gate level hardwar trustworthi dac waksman sethumadhavan tamper evid microprocessor proc ieee symp backer reus ieee design test infrastructur secur monitor system chip dft abramovici bradley integr circuit secur threat solut csiirw dutt trust base design check fpga circuit level random ecc structur tret trimberg trust design fpgas dac mal sarkar hardwar trojan attack fpga devic threat analysi effect countermeasur glsvlsi lach speed delay character authent trojan hors detect host wang iip infrastructur secur soc design sensor assist authent framework hardwar trojan detect wei provabl complet hardwar trojan detect test point insert iccad wei potkonjak malici circuitri detect fast time character test point host xiao tehranipoor bisa built authent prevent hardwar trojan insert host xiao novel built authent trojan prevent insert hardwar trojan tcad narasimhan tesr robust tempor referenc approach hardwar trojan detect host narasimhan improv secur trojan attack integr secur monitor dtc banga hsiao novel sustain vector techniqu detect hardwar trojan vlsi design salmani novel techniqu improv hardwar trojan det ection reduc trojan activ time tvlsi jin post deploy trust evalu wireless cryptograph jin real time trust evalu integr circuit vallett failur analysi requir nanloelectron tnano potkonjak hardwar trojan hors detect gate level character dac wei gate level character foundat hardwar secur applic dac wei potkonjak scalabl hardwar trojan diagnosi tvlsi wei gate character singular decomposit foundat applic tif koushanfar unifi framework multimod submodular integr circuit trojan detect tif nowroz novel techniqu high sensit hardwar trojan detect thermal power map tcad high sensit hardwar trojan detect multimod character liu hardwar trojan detect golden chip free statist side channel fingerprint dac lamech experiment analysi power delay signal nois requir detect trojan method achiev requir detect sensit tif jha jha random base probabilist approach detect trojan circuit hase deng hardwar authent leverag perform limit detail simul emul dac banga hsiao odett scan design test methodolog trojan detect host banga hsiao vitamin voltag invers techniqu ascertain malici insert host trigg applic infrar microscopi mem packag tepm saleh patel transient fault analysi retri techniqu ieee tran rel koo toueg checkpoint rollback recoveri distribut system ieee tran softw eng gomaa transient fault recoveri chip multiprocessor proc annual ieee sca koren reliabl analysi modular redund system intermitt perman fault barborak consensus problem fault toler comput acm comput survey wang model coordin checkpoint larg scale supercomput proc ieee intl conf dsn castro liskov practic byzantin fault toler proactiv recoveri acm toc mitra trojan proof chip spectrum oei number primit polynomi degre https cakir malik hardwar trojan detect gate level signal correl base cluster massey guess entropi isit imeson secur comput hardwar integr circuit technolog split manufactur obfusc usenix secur zhou detect hardwar trojan backsid optic imag embed watermark dac tcad toni receiv degre california institut technolog pasadena usa degre stanford univers stanford usa current pursu degre current interest includ design fabric monolith integr system emerg technolog karthik ganesan receiv degre eec degre statist univers california berkeley berkeley degre stanford univers stanford current pursu degre interest includ code theori appli probabl reliabl comput low power system design yunq receiv degre california institut technolog pasadena usa degre stanford univers stanford usa current pursu degre current interest includ design fabric secur integr system emerg technolog simon wong receiv bachelor degre electr engin mechan engin univers minnesota phd degre electr engin univers california berkeley industri experi includ semiconductor memori design nation semiconductor semiconductor technolog develop hewlett packard lab assist professor cornel univers stanford univers professor electr engin current concentr understand overcom factor limit perform devic interconnect chip compon packag board pericom semiconductor philip wong willard inez kerr bell professor school engin join stanford univers professor electr engin septemb ibm watson center ibm held posit staff member manag senior manag senior manag respons shape execut strategi nanoscal scienc technolog well exploratori silicon devic semiconductor technolog cover broad rang topic includ carbon electron layer materi wireless implant biosensor direct assembl nanoelectromechan relay devic model brain inspir comput volatil memori devic phase chang memori metal oxid resist chang memori fellow ieee serv electron devic societi adcom elect member serv editor chief ieee transact nanotechnolog committe chair isscc general chair iedm current member execut committe symposia vlsi technolog circuit receiv hon univers hong kong stoni brook univers lehigh univers academ appoint includ chair excel french nanosci foundat guest professor peke univers honorari professor institut microelectron chines academi scienc visit chair professor nanoelectron hong kong polytechn univers honorari doctor degre institut polytechniqu grenobl franc found faculti director stanford systemx allianc industri affili program focus build system subhasish mitra direct robust system group depart electr engin depart comput scienc stanford univers chamber faculti scholar engin join stanford princip engin intel prof interest includ robust system vlsi design cad valid test emerg nanotechnolog emerg neurosci applic compact techniqu test compress key cost effect manufactur high qualiti test vast major electron system includ numer intel product compact deriv implement commerci electron design autom tool work carbon nanotub imperfect immun digit vlsi joint student collabor demonstr carbon nanotub comput featur cover natur nation scienc foundat present work highlight congress highlight scientif breakthrough bbc economist time ieee spectrum mit technolog review nation public radio york time scientif american time wall street journal washington post numer organ worldwid prof honor includ presidenti earli career award scientist engin white hous highest honor earli career outstand scientist engin acm sigda ieee ceda richard newton technic impact award electron design autom test time honor outstand technic contribut semiconductor corpor technic excel award intel achiev award highest corpor honor student publish award win paper major venu ieee acm design autom confer ieee intern solid state circuit confer ieee intern test confer ieee transact cad ieee vlsi test symposium intel design test technolog confer symposium vlsi technolog stanford honor time graduat senior time stanford prof mitra serv numer confer committe journal editori board serv scienc technolog board invit member fellow acm ieee 