// Seed: 3658748747
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input wand id_2,
    input uwire id_3,
    input tri0 id_4,
    input wire id_5,
    input tri1 id_6,
    output uwire id_7,
    input supply0 id_8,
    output supply1 id_9,
    input tri1 id_10,
    output supply1 id_11
);
  wand id_13 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output logic id_1,
    input wor id_2,
    input wand id_3
    , id_10,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output supply1 id_7,
    output supply1 id_8
);
  initial begin : LABEL_0
    id_1 <= id_3;
  end
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_6,
      id_4,
      id_5,
      id_6,
      id_8,
      id_5,
      id_8,
      id_3,
      id_0
  );
endmodule
