INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Desktop/Zarcan_Catalin/lab1_circuit_simplu/lab1_circuit_simplu.srcs/sources_1/new/circuit_simplu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circuit_simplu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/Desktop/Zarcan_Catalin/lab1_circuit_simplu/lab1_circuit_simplu.srcs/sim_1/new/test_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_circuit
