<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2412" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2412{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2_2412{left:390px;bottom:48px;letter-spacing:-0.23px;word-spacing:0.11px;}
#t3_2412{left:811px;bottom:48px;letter-spacing:-0.12px;}
#t4_2412{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2412{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2412{left:96px;bottom:962px;letter-spacing:0.13px;}
#t7_2412{left:96px;bottom:944px;letter-spacing:0.13px;}
#t8_2412{left:96px;bottom:919px;}
#t9_2412{left:124px;bottom:919px;letter-spacing:0.14px;word-spacing:0.41px;}
#ta_2412{left:124px;bottom:898px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_2412{left:96px;bottom:870px;}
#tc_2412{left:124px;bottom:870px;letter-spacing:0.13px;word-spacing:0.4px;}
#td_2412{left:124px;bottom:849px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_2412{left:96px;bottom:821px;}
#tf_2412{left:124px;bottom:821px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tg_2412{left:96px;bottom:769px;letter-spacing:0.13px;word-spacing:0.01px;}
#th_2412{left:96px;bottom:744px;letter-spacing:-0.14px;}
#ti_2412{left:96px;bottom:716px;letter-spacing:0.13px;}
#tj_2412{left:96px;bottom:698px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tk_2412{left:96px;bottom:679px;letter-spacing:0.13px;word-spacing:-0.05px;}
#tl_2412{left:96px;bottom:653px;letter-spacing:-0.14px;}
#tm_2412{left:96px;bottom:626px;letter-spacing:0.13px;}
#tn_2412{left:96px;bottom:603px;letter-spacing:0.16px;word-spacing:0.05px;}
#to_2412{left:96px;bottom:580px;letter-spacing:0.13px;}
#tp_2412{left:96px;bottom:562px;letter-spacing:0.12px;word-spacing:-0.05px;}
#tq_2412{left:96px;bottom:543px;letter-spacing:0.12px;}
#tr_2412{left:96px;bottom:521px;letter-spacing:0.16px;word-spacing:0.05px;}
#ts_2412{left:96px;bottom:497px;letter-spacing:0.12px;word-spacing:-0.34px;}
#tt_2412{left:96px;bottom:479px;letter-spacing:0.12px;word-spacing:-0.1px;}
#tu_2412{left:96px;bottom:442px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tv_2412{left:96px;bottom:306px;letter-spacing:0.13px;word-spacing:-0.3px;}
#tw_2412{left:96px;bottom:288px;letter-spacing:-0.05px;word-spacing:0.1px;}
#tx_2412{left:96px;bottom:1022px;letter-spacing:0.28px;}
#ty_2412{left:96px;bottom:993px;letter-spacing:0.29px;}
#tz_2412{left:693px;bottom:1022px;letter-spacing:0.24px;word-spacing:-0.02px;}
#t10_2412{left:776px;bottom:993px;letter-spacing:0.15px;}
#t11_2412{left:149px;bottom:409px;letter-spacing:0.16px;}
#t12_2412{left:251px;bottom:409px;letter-spacing:0.16px;}
#t13_2412{left:533px;bottom:409px;letter-spacing:0.14px;word-spacing:-0.05px;}
#t14_2412{left:137px;bottom:386px;letter-spacing:0.19px;}
#t15_2412{left:252px;bottom:386px;letter-spacing:0.18px;}
#t16_2412{left:320px;bottom:386px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t17_2412{left:107px;bottom:363px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t18_2412{left:262px;bottom:363px;letter-spacing:-0.43px;}
#t19_2412{left:320px;bottom:363px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1a_2412{left:107px;bottom:340px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t1b_2412{left:258px;bottom:340px;letter-spacing:-0.2px;}
#t1c_2412{left:320px;bottom:340px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1d_2412{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2412{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2412{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2412{font-size:18px;font-family:sub_TimesNewRoman-Bold_lfb;color:#000;}
.s4_2412{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s5_2412{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s6_2412{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s7_2412{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s8_2412{font-size:15px;font-family:Arial_62w;color:#000;}
.s9_2412{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2412" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRoman-Bold_lfb;
	src: url("fonts/sub_TimesNewRoman-Bold_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2412Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2412" style="-webkit-user-select: none;"><object width="935" height="1210" data="2412/2412.svg" type="image/svg+xml" id="pdf2412" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2412" class="t s1_2412">Instruction Reference </span><span id="t2_2412" class="t s1_2412">PSIGNW, VPSIGNW </span><span id="t3_2412" class="t s1_2412">451 </span>
<span id="t4_2412" class="t s1_2412">26568—Rev. 3.25—November 2021 </span><span id="t5_2412" class="t s1_2412">AMD64 Technology </span>
<span id="t6_2412" class="t s2_2412">For each packed signed word in the first source operand, evaluate the corresponding word of the sec- </span>
<span id="t7_2412" class="t s2_2412">ond source operand and perform one of the following operations. </span>
<span id="t8_2412" class="t s3_2412">• </span><span id="t9_2412" class="t s2_2412">When a word of the second source is negative, write the two’s-complement of the corresponding </span>
<span id="ta_2412" class="t s2_2412">word of the first source to the destination. </span>
<span id="tb_2412" class="t s3_2412">• </span><span id="tc_2412" class="t s2_2412">When a word of the second source is positive, copy the corresponding word of the first source to </span>
<span id="td_2412" class="t s2_2412">the destination. </span>
<span id="te_2412" class="t s3_2412">• </span><span id="tf_2412" class="t s2_2412">When a word of the second source is zero, clear the corresponding word of the destination. </span>
<span id="tg_2412" class="t s2_2412">There are legacy and extended forms of the instruction: </span>
<span id="th_2412" class="t s4_2412">PSIGNW </span>
<span id="ti_2412" class="t s2_2412">The first source operand is an XMM register and the second source operand is either an XMM regis- </span>
<span id="tj_2412" class="t s2_2412">ter or a 128-bit memory location. The first source XMM register is also the destination. Bits </span>
<span id="tk_2412" class="t s2_2412">[255:128] of the YMM register that corresponds to the destination are not affected. </span>
<span id="tl_2412" class="t s4_2412">VPSIGNW </span>
<span id="tm_2412" class="t s2_2412">The extended form of the instruction has 128-bit and 256-bit encodings. </span>
<span id="tn_2412" class="t s5_2412">XMM Encoding </span>
<span id="to_2412" class="t s2_2412">The first source operand is an XMM register and the second source operand is either an XMM regis- </span>
<span id="tp_2412" class="t s2_2412">ter or a 128-bit memory location. The destination is an XMM register. Bits [255:128] of the YMM </span>
<span id="tq_2412" class="t s2_2412">register that corresponds to the destination are cleared. </span>
<span id="tr_2412" class="t s5_2412">YMM Encoding </span>
<span id="ts_2412" class="t s2_2412">The first source operand is a YMM register. The second source operand is either a YMM register or a </span>
<span id="tt_2412" class="t s2_2412">256-bit memory location. The destination is a third YMM register. </span>
<span id="tu_2412" class="t s6_2412">Instruction Support </span>
<span id="tv_2412" class="t s2_2412">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="tw_2412" class="t s2_2412">dix E of Volume 3. </span>
<span id="tx_2412" class="t s7_2412">PSIGNW </span>
<span id="ty_2412" class="t s7_2412">VPSIGNW </span>
<span id="tz_2412" class="t s7_2412">Packed Sign </span>
<span id="t10_2412" class="t s7_2412">Word </span>
<span id="t11_2412" class="t s5_2412">Form </span><span id="t12_2412" class="t s5_2412">Subset </span><span id="t13_2412" class="t s5_2412">Feature Flag </span>
<span id="t14_2412" class="t s8_2412">PSIGNW </span><span id="t15_2412" class="t s8_2412">SSSE3 </span><span id="t16_2412" class="t s8_2412">CPUID Fn0000_0001_ECX[SSSE3] (bit 9) </span>
<span id="t17_2412" class="t s8_2412">VPSIGNW 128-bit </span><span id="t18_2412" class="t s8_2412">AVX </span><span id="t19_2412" class="t s8_2412">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="t1a_2412" class="t s8_2412">VPSIGNW 256-bit </span><span id="t1b_2412" class="t s8_2412">AVX2 </span><span id="t1c_2412" class="t s8_2412">CPUID Fn0000_0007_EBX[AVX2]_x0 (bit 5) </span>
<span id="t1d_2412" class="t s9_2412">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
