[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~adder|adder>io_res",
    "sources":[
      "~adder|adder>io_a",
      "~adder|adder>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~adder|adder>io_carry",
    "sources":[
      "~adder|adder>io_a",
      "~adder|adder>io_b"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"adder"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]