

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon Dec 14 00:36:02 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution4
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.904|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  477|  477|  477|  477|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_171     |dct_2d     |  342|  342|  342|  342|   none  |
        |grp_read_data_fu_200  |read_data  |   66|   66|   66|   66|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      103|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        2|      8|      711|     1320|    0|
|Memory               |        1|      -|      256|       16|    0|
|Multiplexer          |        -|      -|        -|      440|    -|
|Register             |        -|      -|       36|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|      8|     1003|     1879|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------+-----------+---------+-------+-----+------+-----+
    |grp_dct_2d_fu_171     |dct_2d     |        2|      8|  683|  1160|    0|
    |grp_read_data_fu_200  |read_data  |        0|      0|   28|   160|    0|
    +----------------------+-----------+---------+-------+-----+------+-----+
    |Total                 |           |        2|      8|  711|  1320|    0|
    +----------------------+-----------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_2d_in_0_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_1_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_2_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_3_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_4_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_5_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_6_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_7_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_U   |dct_2d_row_outbuf   |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                    |        1| 256|  16|    0|   128|  144|     9|         2048|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln115_fu_228_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln118_1_fu_294_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln118_fu_305_p2       |     +    |      0|  0|  15|           6|           6|
    |c_fu_311_p2               |     +    |      0|  0|  12|           1|           4|
    |r_fu_234_p2               |     +    |      0|  0|  12|           1|           4|
    |icmp_ln115_fu_222_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln117_fu_240_p2      |   icmp   |      0|  0|  11|           4|           5|
    |select_ln115_1_fu_254_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln115_fu_246_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 103|          39|          44|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_r_0_i_phi_fu_153_p4  |   9|          2|    4|          8|
    |buf_2d_in_0_address0            |  15|          3|    3|          9|
    |buf_2d_in_0_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_0_we0                 |   9|          2|    1|          2|
    |buf_2d_in_1_address0            |  15|          3|    3|          9|
    |buf_2d_in_1_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_1_we0                 |   9|          2|    1|          2|
    |buf_2d_in_2_address0            |  15|          3|    3|          9|
    |buf_2d_in_2_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_2_we0                 |   9|          2|    1|          2|
    |buf_2d_in_3_address0            |  15|          3|    3|          9|
    |buf_2d_in_3_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_3_we0                 |   9|          2|    1|          2|
    |buf_2d_in_4_address0            |  15|          3|    3|          9|
    |buf_2d_in_4_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_4_we0                 |   9|          2|    1|          2|
    |buf_2d_in_5_address0            |  15|          3|    3|          9|
    |buf_2d_in_5_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_5_we0                 |   9|          2|    1|          2|
    |buf_2d_in_6_address0            |  15|          3|    3|          9|
    |buf_2d_in_6_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_6_we0                 |   9|          2|    1|          2|
    |buf_2d_in_7_address0            |  15|          3|    3|          9|
    |buf_2d_in_7_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_7_we0                 |   9|          2|    1|          2|
    |buf_2d_out_address0             |  15|          3|    6|         18|
    |buf_2d_out_ce0                  |  15|          3|    1|          3|
    |buf_2d_out_we0                  |   9|          2|    1|          2|
    |c_0_i_reg_160                   |   9|          2|    4|          8|
    |indvar_flatten_reg_138          |   9|          2|    7|         14|
    |r_0_i_reg_149                   |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 440|         90|   69|        183|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |add_ln118_reg_340                  |  6|   0|    6|          0|
    |ap_CS_fsm                          |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |c_0_i_reg_160                      |  4|   0|    4|          0|
    |grp_dct_2d_fu_171_ap_start_reg     |  1|   0|    1|          0|
    |grp_read_data_fu_200_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln115_reg_321                 |  1|   0|    1|          0|
    |indvar_flatten_reg_138             |  7|   0|    7|          0|
    |r_0_i_reg_149                      |  4|   0|    4|          0|
    |select_ln115_1_reg_330             |  4|   0|    4|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 36|   0|   36|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (0.73ns)   --->   "%buf_2d_in_0 = alloca [8 x i16], align 2" [dct.cpp:124]   --->   Operation 8 'alloca' 'buf_2d_in_0' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 9 [1/1] (0.73ns)   --->   "%buf_2d_in_1 = alloca [8 x i16], align 2" [dct.cpp:124]   --->   Operation 9 'alloca' 'buf_2d_in_1' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 10 [1/1] (0.73ns)   --->   "%buf_2d_in_2 = alloca [8 x i16], align 2" [dct.cpp:124]   --->   Operation 10 'alloca' 'buf_2d_in_2' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 11 [1/1] (0.73ns)   --->   "%buf_2d_in_3 = alloca [8 x i16], align 2" [dct.cpp:124]   --->   Operation 11 'alloca' 'buf_2d_in_3' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%buf_2d_in_4 = alloca [8 x i16], align 2" [dct.cpp:124]   --->   Operation 12 'alloca' 'buf_2d_in_4' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 13 [1/1] (0.73ns)   --->   "%buf_2d_in_5 = alloca [8 x i16], align 2" [dct.cpp:124]   --->   Operation 13 'alloca' 'buf_2d_in_5' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%buf_2d_in_6 = alloca [8 x i16], align 2" [dct.cpp:124]   --->   Operation 14 'alloca' 'buf_2d_in_6' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%buf_2d_in_7 = alloca [8 x i16], align 2" [dct.cpp:124]   --->   Operation 15 'alloca' 'buf_2d_in_7' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%buf_2d_out = alloca [64 x i16], align 2"   --->   Operation 16 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind" [dct.cpp:128]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind" [dct.cpp:128]   --->   Operation 18 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @dct_2d([8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7, [64 x i16]* %buf_2d_out) nounwind" [dct.cpp:130]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !26"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !32"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @dct_2d([8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7, [64 x i16]* %buf_2d_out) nounwind" [dct.cpp:130]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 24 [1/1] (0.73ns)   --->   "br label %1" [dct.cpp:115->dct.cpp:133]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.73>

State 5 <SV = 4> <Delay = 3.14>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln115, %WR_Loop_Col ]" [dct.cpp:115->dct.cpp:133]   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%r_0_i = phi i4 [ 0, %0 ], [ %select_ln115_1, %WR_Loop_Col ]" [dct.cpp:115->dct.cpp:133]   --->   Operation 26 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%c_0_i = phi i4 [ 0, %0 ], [ %c, %WR_Loop_Col ]"   --->   Operation 27 'phi' 'c_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.71ns)   --->   "%icmp_ln115 = icmp eq i7 %indvar_flatten, -64" [dct.cpp:115->dct.cpp:133]   --->   Operation 28 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.85ns)   --->   "%add_ln115 = add i7 %indvar_flatten, 1" [dct.cpp:115->dct.cpp:133]   --->   Operation 29 'add' 'add_ln115' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %write_data.exit, label %WR_Loop_Col" [dct.cpp:115->dct.cpp:133]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.80ns)   --->   "%r = add i4 1, %r_0_i" [dct.cpp:115->dct.cpp:133]   --->   Operation 31 'add' 'r' <Predicate = (!icmp_ln115)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.72ns)   --->   "%icmp_ln117 = icmp eq i4 %c_0_i, -8" [dct.cpp:117->dct.cpp:133]   --->   Operation 32 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.18ns)   --->   "%select_ln115 = select i1 %icmp_ln117, i4 0, i4 %c_0_i" [dct.cpp:115->dct.cpp:133]   --->   Operation 33 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.18ns)   --->   "%select_ln115_1 = select i1 %icmp_ln117, i4 %r, i4 %r_0_i" [dct.cpp:115->dct.cpp:133]   --->   Operation 34 'select' 'select_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln115_1, i3 0)" [dct.cpp:118->dct.cpp:133]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i7 %tmp to i8" [dct.cpp:115->dct.cpp:133]   --->   Operation 36 'zext' 'zext_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i4 %select_ln115_1 to i3" [dct.cpp:115->dct.cpp:133]   --->   Operation 37 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln118_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln115, i3 0)" [dct.cpp:115->dct.cpp:133]   --->   Operation 38 'bitconcatenate' 'shl_ln118_mid2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i4 %select_ln115 to i6" [dct.cpp:117->dct.cpp:133]   --->   Operation 39 'zext' 'zext_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i4 %select_ln115 to i8" [dct.cpp:118->dct.cpp:133]   --->   Operation 40 'zext' 'zext_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.85ns)   --->   "%add_ln118_1 = add i8 %zext_ln115, %zext_ln118" [dct.cpp:118->dct.cpp:133]   --->   Operation 41 'add' 'add_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %add_ln118_1 to i64" [dct.cpp:118->dct.cpp:133]   --->   Operation 42 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %zext_ln118_1" [dct.cpp:118->dct.cpp:133]   --->   Operation 43 'getelementptr' 'buf_2d_out_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (1.29ns)   --->   "%buf_2d_out_load = load i16* %buf_2d_out_addr, align 2" [dct.cpp:118->dct.cpp:133]   --->   Operation 44 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln115)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 45 [1/1] (0.84ns)   --->   "%add_ln118 = add i6 %zext_ln117, %shl_ln118_mid2" [dct.cpp:118->dct.cpp:133]   --->   Operation 45 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.80ns)   --->   "%c = add i4 1, %select_ln115" [dct.cpp:117->dct.cpp:133]   --->   Operation 46 'add' 'c' <Predicate = (!icmp_ln115)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.59>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)"   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 50 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 51 'specpipeline' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (1.29ns)   --->   "%buf_2d_out_load = load i16* %buf_2d_out_addr, align 2" [dct.cpp:118->dct.cpp:133]   --->   Operation 52 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln115)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i6 %add_ln118 to i64" [dct.cpp:118->dct.cpp:133]   --->   Operation 53 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %zext_ln118_2" [dct.cpp:118->dct.cpp:133]   --->   Operation 54 'getelementptr' 'output_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.29ns)   --->   "store i16 %buf_2d_out_load, i16* %output_addr, align 2" [dct.cpp:118->dct.cpp:133]   --->   Operation 55 'store' <Predicate = (!icmp_ln115)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_1_i) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 56 'specregionend' 'empty_12' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 57 'br' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [dct.cpp:134]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_2d_in_0        (alloca           ) [ 00111000]
buf_2d_in_1        (alloca           ) [ 00111000]
buf_2d_in_2        (alloca           ) [ 00111000]
buf_2d_in_3        (alloca           ) [ 00111000]
buf_2d_in_4        (alloca           ) [ 00111000]
buf_2d_in_5        (alloca           ) [ 00111000]
buf_2d_in_6        (alloca           ) [ 00111000]
buf_2d_in_7        (alloca           ) [ 00111000]
buf_2d_out         (alloca           ) [ 00111110]
call_ln128         (call             ) [ 00000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000]
call_ln130         (call             ) [ 00000000]
br_ln115           (br               ) [ 00001110]
indvar_flatten     (phi              ) [ 00000100]
r_0_i              (phi              ) [ 00000100]
c_0_i              (phi              ) [ 00000100]
icmp_ln115         (icmp             ) [ 00000110]
add_ln115          (add              ) [ 00001110]
br_ln115           (br               ) [ 00000000]
r                  (add              ) [ 00000000]
icmp_ln117         (icmp             ) [ 00000000]
select_ln115       (select           ) [ 00000000]
select_ln115_1     (select           ) [ 00001110]
tmp                (bitconcatenate   ) [ 00000000]
zext_ln115         (zext             ) [ 00000000]
trunc_ln115        (trunc            ) [ 00000000]
shl_ln118_mid2     (bitconcatenate   ) [ 00000000]
zext_ln117         (zext             ) [ 00000000]
zext_ln118         (zext             ) [ 00000000]
add_ln118_1        (add              ) [ 00000000]
zext_ln118_1       (zext             ) [ 00000000]
buf_2d_out_addr    (getelementptr    ) [ 00000110]
add_ln118          (add              ) [ 00000110]
c                  (add              ) [ 00001110]
specloopname_ln0   (specloopname     ) [ 00000000]
empty              (speclooptripcount) [ 00000000]
specloopname_ln118 (specloopname     ) [ 00000000]
tmp_1_i            (specregionbegin  ) [ 00000000]
specpipeline_ln118 (specpipeline     ) [ 00000000]
buf_2d_out_load    (load             ) [ 00000000]
zext_ln118_2       (zext             ) [ 00000000]
output_addr        (getelementptr    ) [ 00000000]
store_ln118        (store            ) [ 00000000]
empty_12           (specregionend    ) [ 00000000]
br_ln0             (br               ) [ 00001110]
ret_ln134          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="buf_2d_in_0_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_2d_in_1_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="buf_2d_in_2_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_2d_in_3_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_2d_in_4_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf_2d_in_5_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_2d_in_6_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf_2d_in_7_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf_2d_out_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_2d_out_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="output_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln118_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="6" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/6 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="1"/>
<pin id="140" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="7" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="149" class="1005" name="r_0_i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="1"/>
<pin id="151" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="r_0_i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i/5 "/>
</bind>
</comp>

<comp id="160" class="1005" name="c_0_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="c_0_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_dct_2d_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="177" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="180" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="182" dir="0" index="10" bw="14" slack="0"/>
<pin id="183" dir="0" index="11" bw="15" slack="0"/>
<pin id="184" dir="0" index="12" bw="15" slack="0"/>
<pin id="185" dir="0" index="13" bw="15" slack="0"/>
<pin id="186" dir="0" index="14" bw="15" slack="0"/>
<pin id="187" dir="0" index="15" bw="15" slack="0"/>
<pin id="188" dir="0" index="16" bw="15" slack="0"/>
<pin id="189" dir="0" index="17" bw="15" slack="0"/>
<pin id="190" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln130/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_read_data_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="16" slack="0"/>
<pin id="204" dir="0" index="3" bw="16" slack="0"/>
<pin id="205" dir="0" index="4" bw="16" slack="0"/>
<pin id="206" dir="0" index="5" bw="16" slack="0"/>
<pin id="207" dir="0" index="6" bw="16" slack="0"/>
<pin id="208" dir="0" index="7" bw="16" slack="0"/>
<pin id="209" dir="0" index="8" bw="16" slack="0"/>
<pin id="210" dir="0" index="9" bw="16" slack="0"/>
<pin id="211" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln128/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln115_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="7" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln115_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="r_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln117_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln115_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln115_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_1/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln115_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln115_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="shl_ln118_mid2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_mid2/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln117_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln118_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln118_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln118_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln118_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="c_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln118_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_2/6 "/>
</bind>
</comp>

<comp id="321" class="1005" name="icmp_ln115_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="325" class="1005" name="add_ln115_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="330" class="1005" name="select_ln115_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln115_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="buf_2d_out_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="1"/>
<pin id="337" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="add_ln118_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="1"/>
<pin id="342" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118 "/>
</bind>
</comp>

<comp id="345" class="1005" name="c_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="118" pin="3"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="171" pin=10"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="171" pin=11"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="171" pin=12"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="171" pin=13"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="171" pin=14"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="171" pin=15"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="171" pin=16"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="171" pin=17"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="214"><net_src comp="76" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="215"><net_src comp="80" pin="1"/><net_sink comp="200" pin=3"/></net>

<net id="216"><net_src comp="84" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="217"><net_src comp="88" pin="1"/><net_sink comp="200" pin=5"/></net>

<net id="218"><net_src comp="92" pin="1"/><net_sink comp="200" pin=6"/></net>

<net id="219"><net_src comp="96" pin="1"/><net_sink comp="200" pin=7"/></net>

<net id="220"><net_src comp="100" pin="1"/><net_sink comp="200" pin=8"/></net>

<net id="221"><net_src comp="104" pin="1"/><net_sink comp="200" pin=9"/></net>

<net id="226"><net_src comp="142" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="142" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="153" pin="4"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="164" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="164" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="240" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="234" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="153" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="254" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="254" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="46" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="246" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="246" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="270" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="309"><net_src comp="286" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="278" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="246" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="324"><net_src comp="222" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="228" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="333"><net_src comp="254" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="338"><net_src comp="112" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="343"><net_src comp="305" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="348"><net_src comp="311" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
 - Input state : 
	Port: dct : input_r | {1 2 }
	Port: dct : dct_coeff_table_0 | {3 4 }
	Port: dct : dct_coeff_table_1 | {3 4 }
	Port: dct : dct_coeff_table_2 | {3 4 }
	Port: dct : dct_coeff_table_3 | {3 4 }
	Port: dct : dct_coeff_table_4 | {3 4 }
	Port: dct : dct_coeff_table_5 | {3 4 }
	Port: dct : dct_coeff_table_6 | {3 4 }
	Port: dct : dct_coeff_table_7 | {3 4 }
  - Chain level:
	State 1
		call_ln128 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln115 : 1
		add_ln115 : 1
		br_ln115 : 2
		r : 1
		icmp_ln117 : 1
		select_ln115 : 2
		select_ln115_1 : 2
		tmp : 3
		zext_ln115 : 4
		trunc_ln115 : 3
		shl_ln118_mid2 : 4
		zext_ln117 : 3
		zext_ln118 : 3
		add_ln118_1 : 5
		zext_ln118_1 : 6
		buf_2d_out_addr : 7
		buf_2d_out_load : 8
		add_ln118 : 5
		c : 3
	State 6
		output_addr : 1
		store_ln118 : 2
		empty_12 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   call   |   grp_dct_2d_fu_171   |    2    |    8    |  13.248 |   603   |   529   |    0    |
|          |  grp_read_data_fu_200 |    0    |    0    |  0.736  |    40   |    91   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    add_ln115_fu_228   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        r_fu_234       |    0    |    0    |    0    |    0    |    12   |    0    |
|    add   |   add_ln118_1_fu_294  |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln118_fu_305   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        c_fu_311       |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |   icmp_ln115_fu_222   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln117_fu_240   |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|  select  |  select_ln115_fu_246  |    0    |    0    |    0    |    0    |    4    |    0    |
|          | select_ln115_1_fu_254 |    0    |    0    |    0    |    0    |    4    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|       tmp_fu_262      |    0    |    0    |    0    |    0    |    0    |    0    |
|          | shl_ln118_mid2_fu_278 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   zext_ln115_fu_270   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln117_fu_286   |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln118_fu_290   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln118_1_fu_300  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln118_2_fu_317  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |   trunc_ln115_fu_274  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    2    |    8    |  13.984 |   643   |   717   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|   buf_2d_in_0   |    0   |   32   |    2   |    0   |
|   buf_2d_in_1   |    0   |   32   |    2   |    0   |
|   buf_2d_in_2   |    0   |   32   |    2   |    0   |
|   buf_2d_in_3   |    0   |   32   |    2   |    0   |
|   buf_2d_in_4   |    0   |   32   |    2   |    0   |
|   buf_2d_in_5   |    0   |   32   |    2   |    0   |
|   buf_2d_in_6   |    0   |   32   |    2   |    0   |
|   buf_2d_in_7   |    0   |   32   |    2   |    0   |
|    buf_2d_out   |    1   |    0   |    0   |    0   |
|dct_coeff_table_0|    0   |   14   |    2   |    -   |
|dct_coeff_table_1|    0   |   15   |    2   |    -   |
|dct_coeff_table_2|    0   |   15   |    2   |    -   |
|dct_coeff_table_3|    0   |   15   |    2   |    -   |
|dct_coeff_table_4|    0   |   15   |    2   |    -   |
|dct_coeff_table_5|    0   |   15   |    2   |    -   |
|dct_coeff_table_6|    0   |   15   |    2   |    -   |
|dct_coeff_table_7|    0   |   15   |    2   |    -   |
+-----------------+--------+--------+--------+--------+
|      Total      |    1   |   375  |   32   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln115_reg_325   |    7   |
|   add_ln118_reg_340   |    6   |
|buf_2d_out_addr_reg_335|    6   |
|     c_0_i_reg_160     |    4   |
|       c_reg_345       |    4   |
|   icmp_ln115_reg_321  |    1   |
| indvar_flatten_reg_138|    7   |
|     r_0_i_reg_149     |    4   |
| select_ln115_1_reg_330|    4   |
+-----------------------+--------+
|         Total         |   43   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   12   ||  0.736  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |    8   |   13   |   643  |   717  |    0   |
|   Memory  |    1   |    -   |    -   |   375  |   32   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   43   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   14   |  1061  |   758  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
