

================================================================
== Vivado HLS Report for 'dct_1d2'
================================================================
* Date:           Wed Apr 20 15:58:03 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.38|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  209|  209|  209|  209|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop   |  208|  208|        26|          -|          -|     8|    no    |
        | + DCT_Inner_Loop  |   24|   24|         3|          -|          -|     8|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_s)
	2  / (tmp_s)
4 --> 
	5  / true
5 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: i_21_read (6)  [1/1] 0.00ns
:0  %i_21_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %i_21)

ST_1: i_2_read (7)  [1/1] 0.00ns
:1  %i_2_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %i_2)

ST_1: tmp_15 (8)  [1/1] 0.00ns
:2  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_21_read, i3 0)

ST_1: tmp_20_cast (9)  [1/1] 0.00ns
:3  %tmp_20_cast = zext i7 %tmp_15 to i8

ST_1: tmp_16 (10)  [1/1] 0.00ns
:4  %tmp_16 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_2_read, i3 0)

ST_1: tmp_22_cast (11)  [1/1] 0.00ns  loc: dct.c:4
:5  %tmp_22_cast = zext i7 %tmp_16 to i8

ST_1: StgValue_12 (12)  [1/1] 1.59ns  loc: dct.c:13
:6  br label %1


 <State 2>: 3.10ns
ST_2: k (14)  [1/1] 0.00ns
:0  %k = phi i4 [ 0, %0 ], [ %k_1, %5 ]

ST_2: k_cast2_cast (15)  [1/1] 0.00ns  loc: dct.c:19
:1  %k_cast2_cast = zext i4 %k to i8

ST_2: tmp_17 (16)  [1/1] 2.32ns  loc: dct.c:19
:2  %tmp_17 = add i8 %k_cast2_cast, %tmp_20_cast

ST_2: tmp_23_cast (17)  [1/1] 0.00ns  loc: dct.c:19
:3  %tmp_23_cast = zext i8 %tmp_17 to i32

ST_2: dst_addr (18)  [1/1] 0.00ns  loc: dct.c:19
:4  %dst_addr = getelementptr [64 x i16]* %dst, i32 0, i32 %tmp_23_cast

ST_2: tmp_18 (19)  [1/1] 0.00ns  loc: dct.c:13
:5  %tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %k, i3 0)

ST_2: tmp_25_cast (20)  [1/1] 0.00ns  loc: dct.c:13
:6  %tmp_25_cast = zext i7 %tmp_18 to i8

ST_2: tmp (21)  [1/1] 3.10ns  loc: dct.c:13
:7  %tmp = icmp eq i4 %k, -8

ST_2: empty (22)  [1/1] 0.00ns
:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: k_1 (23)  [1/1] 2.35ns  loc: dct.c:13
:9  %k_1 = add i4 %k, 1

ST_2: StgValue_23 (24)  [1/1] 0.00ns  loc: dct.c:13
:10  br i1 %tmp, label %6, label %2

ST_2: StgValue_24 (26)  [1/1] 0.00ns  loc: dct.c:13
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

ST_2: tmp_8 (27)  [1/1] 0.00ns  loc: dct.c:13
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

ST_2: StgValue_26 (28)  [1/1] 1.59ns  loc: dct.c:15
:2  br label %3

ST_2: StgValue_27 (61)  [1/1] 0.00ns  loc: dct.c:21
:0  ret void


 <State 3>: 6.04ns
ST_3: n (30)  [1/1] 0.00ns
:0  %n = phi i4 [ 0, %2 ], [ %n_1, %4 ]

ST_3: tmp1 (31)  [1/1] 0.00ns
:1  %tmp1 = phi i32 [ 0, %2 ], [ %tmp_1, %4 ]

ST_3: n_cast1_cast (32)  [1/1] 0.00ns  loc: dct.c:17
:2  %n_cast1_cast = zext i4 %n to i8

ST_3: tmp_19 (33)  [1/1] 2.32ns  loc: dct.c:17
:3  %tmp_19 = add i8 %tmp_22_cast, %n_cast1_cast

ST_3: tmp_26_cast (34)  [1/1] 0.00ns  loc: dct.c:17
:4  %tmp_26_cast = zext i8 %tmp_19 to i32

ST_3: src_addr (35)  [1/1] 0.00ns  loc: dct.c:17
:5  %src_addr = getelementptr [64 x i16]* %src, i32 0, i32 %tmp_26_cast

ST_3: tmp_20 (36)  [1/1] 2.32ns  loc: dct.c:16
:6  %tmp_20 = add i8 %tmp_25_cast, %n_cast1_cast

ST_3: tmp_27_cast (37)  [1/1] 0.00ns  loc: dct.c:16
:7  %tmp_27_cast = zext i8 %tmp_20 to i32

ST_3: dct_coeff_table_addr (38)  [1/1] 0.00ns  loc: dct.c:16
:8  %dct_coeff_table_addr = getelementptr [64 x i15]* @dct_coeff_table, i32 0, i32 %tmp_27_cast

ST_3: tmp_s (39)  [1/1] 3.10ns  loc: dct.c:15
:9  %tmp_s = icmp eq i4 %n, -8

ST_3: empty_12 (40)  [1/1] 0.00ns
:10  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: n_1 (41)  [1/1] 2.35ns  loc: dct.c:15
:11  %n_1 = add i4 %n, 1

ST_3: StgValue_40 (42)  [1/1] 0.00ns  loc: dct.c:15
:12  br i1 %tmp_s, label %5, label %4

ST_3: dct_coeff_table_load (45)  [2/2] 3.25ns  loc: dct.c:16
:1  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_3: src_load (47)  [2/2] 3.25ns  loc: dct.c:17
:3  %src_load = load i16* %src_addr, align 2

ST_3: tmp_2 (54)  [1/1] 0.00ns  loc: dct.c:15
:0  %tmp_2 = trunc i32 %tmp1 to i29

ST_3: tmp_3 (55)  [1/1] 2.78ns  loc: dct.c:19
:1  %tmp_3 = add i29 4096, %tmp_2

ST_3: tmp_5 (56)  [1/1] 0.00ns  loc: dct.c:19
:2  %tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_3, i32 13, i32 28)

ST_3: StgValue_46 (57)  [1/1] 3.25ns  loc: dct.c:19
:3  store i16 %tmp_5, i16* %dst_addr, align 2

ST_3: empty_13 (58)  [1/1] 0.00ns  loc: dct.c:20
:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_8) nounwind

ST_3: StgValue_48 (59)  [1/1] 0.00ns  loc: dct.c:13
:5  br label %1


 <State 4>: 3.25ns
ST_4: dct_coeff_table_load (45)  [1/2] 3.25ns  loc: dct.c:16
:1  %dct_coeff_table_load = load i15* %dct_coeff_table_addr, align 2

ST_4: src_load (47)  [1/2] 3.25ns  loc: dct.c:17
:3  %src_load = load i16* %src_addr, align 2


 <State 5>: 6.38ns
ST_5: StgValue_51 (44)  [1/1] 0.00ns  loc: dct.c:15
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1) nounwind

ST_5: coeff_cast (46)  [1/1] 0.00ns  loc: dct.c:16
:2  %coeff_cast = sext i15 %dct_coeff_table_load to i31

ST_5: tmp_6_cast (48)  [1/1] 0.00ns  loc: dct.c:17
:4  %tmp_6_cast = sext i16 %src_load to i31

ST_5: tmp_7 (49)  [1/1] 3.36ns  loc: dct.c:17
:5  %tmp_7 = mul i31 %coeff_cast, %tmp_6_cast

ST_5: tmp_7_cast (50)  [1/1] 0.00ns  loc: dct.c:17
:6  %tmp_7_cast = sext i31 %tmp_7 to i32

ST_5: tmp_1 (51)  [1/1] 3.02ns  loc: dct.c:17
:7  %tmp_1 = add nsw i32 %tmp1, %tmp_7_cast

ST_5: StgValue_57 (52)  [1/1] 0.00ns  loc: dct.c:15
:8  br label %3



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', dct.c:13) [14]  (1.59 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', dct.c:13) [14]  (0 ns)
	'icmp' operation ('tmp', dct.c:13) [21]  (3.1 ns)

 <State 3>: 6.04ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', dct.c:17) [31]  (0 ns)
	'add' operation ('tmp_3', dct.c:19) [55]  (2.78 ns)
	'store' operation (dct.c:19) of variable 'tmp_5', dct.c:19 on array 'dst' [57]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('dct_coeff_table_load', dct.c:16) on array 'dct_coeff_table' [45]  (3.25 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'mul' operation ('tmp_7', dct.c:17) [49]  (3.36 ns)
	'add' operation ('tmp', dct.c:17) [51]  (3.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
