// Seed: 2791320165
module module_0 ();
  initial begin : LABEL_0
    id_1 = -1 - id_1;
  end
  supply1 id_2;
  assign id_3 = 1'h0;
  assign id_2 = 1 * 1;
  parameter integer id_4 = id_4[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_20;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_21(
      id_1, -1, 1, -1'h0
  );
  assign id_5 = {(-1)};
  wire id_22, \id_23 , id_24;
endmodule
