DRM_ERROR,FUNC_0
PP_SMU_VER_NV,VAR_0
PP_SMU_VER_RV,VAR_1
pp_nv_get_maximum_sustainable_clocks,VAR_2
pp_nv_get_uclk_dpm_states,VAR_3
pp_nv_set_display_count,VAR_4
pp_nv_set_hard_min_dcefclk_by_freq,VAR_5
pp_nv_set_hard_min_uclk_by_freq,VAR_6
pp_nv_set_min_deep_sleep_dcfclk,VAR_7
pp_nv_set_pstate_handshake_support,VAR_8
pp_nv_set_voltage_by_freq,VAR_9
pp_nv_set_wm_ranges,VAR_10
pp_rv_set_active_display_count,VAR_11
pp_rv_set_hard_min_dcefclk_by_freq,VAR_12
pp_rv_set_hard_min_fclk_by_freq,VAR_13
pp_rv_set_min_deep_sleep_dcfclk,VAR_14
pp_rv_set_pme_wa_enable,VAR_15
pp_rv_set_wm_ranges,VAR_16
dm_pp_get_funcs,FUNC_1
ctx,VAR_17
funcs,VAR_18
