link: [project repository](https://github.com/EIE2-IAC-Labs/iac-riscv-cw-17)
In this project, we successfully implemented a pipelined 32-bit RISC-V processor with data cache using systemverilog. The design was verified with testbench written in C++ and videos proving the processor works correctly were included as well.
