
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: HGMZ0R3

Implementation : impl_1

# Written on Wed Sep 24 04:34:19 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\lscc\radiant\2024.2\scripts\tcl\flow\radiant_synplify_vars.tcl"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                   Requested     Requested     Clock                                               Clock          Clock
Level     Clock                                   Frequency     Period        Type                                                Group          Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       clk_gen|clk_48mhz_inferred_clock        200.0 MHz     5.000         inferred                                            (multiple)     23   
1 .         clk_gen|clk_divided_derived_clock     200.0 MHz     5.000         derived (from clk_gen|clk_48mhz_inferred_clock)     (multiple)     40   
======================================================================================================================================================


Clock Load Summary
******************

                                      Clock     Source                                    Clock Pin                          Non-clock Pin     Non-clock Pin
Clock                                 Load      Pin                                       Seq Example                        Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_gen|clk_48mhz_inferred_clock      23        clk_generation.hf_osc.CLKHF(HSOSC)        clk_generation.counter[21:0].C     -                 -            
clk_gen|clk_divided_derived_clock     40        clk_generation.clk_divided.Q[0](dffe)     selector.alternate_led.C           -                 -            
============================================================================================================================================================
