<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>U15/outbcdmux12</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>U00/UD00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>U00/UD00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD638 :&quot;G:\bcd01\topconvbcd00.vhdl&quot;:33:7:33:10|Signal sout is undriven. Either assign the signal a value or remove the signal declaration.</Dynamic>
            <Navigation>CD638</Navigation>
            <Navigation>G:\bcd01\topconvbcd00.vhdl</Navigation>
            <Navigation>33</Navigation>
            <Navigation>7</Navigation>
            <Navigation>33</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Signal sout is undriven. Either assign the signal a value or remove the signal declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;G:\bcd01\mux00.vhdl&quot;:21:8:21:14|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>G:\bcd01\mux00.vhdl</Navigation>
            <Navigation>21</Navigation>
            <Navigation>8</Navigation>
            <Navigation>21</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;G:\bcd01\mux00.vhdl&quot;:29:24:29:30|Referenced variable intbcdc is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>G:\bcd01\mux00.vhdl</Navigation>
            <Navigation>29</Navigation>
            <Navigation>24</Navigation>
            <Navigation>29</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Referenced variable intbcdc is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;G:\bcd01\mux00.vhdl&quot;:27:24:27:30|Referenced variable intbcdd is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>G:\bcd01\mux00.vhdl</Navigation>
            <Navigation>27</Navigation>
            <Navigation>24</Navigation>
            <Navigation>27</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Referenced variable intbcdd is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;G:\bcd01\mux00.vhdl&quot;:25:24:25:30|Referenced variable intbcdu is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>G:\bcd01\mux00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>24</Navigation>
            <Navigation>25</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Referenced variable intbcdu is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;G:\bcd01\mux00.vhdl&quot;:23:7:23:10|Latch generated from process for signal outBCDmux(6 downto 0); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>G:\bcd01\mux00.vhdl</Navigation>
            <Navigation>23</Navigation>
            <Navigation>7</Navigation>
            <Navigation>23</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Latch generated from process for signal outBCDmux(6 downto 0); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;G:\bcd01\shift12bit00.vhdl&quot;:23:6:23:7|Pruning unused register outFlagss_cl_7. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>G:\bcd01\shift12bit00.vhdl</Navigation>
            <Navigation>23</Navigation>
            <Navigation>6</Navigation>
            <Navigation>23</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register outFlagss_cl_7. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;G:\bcd01\compadd00.vhdl&quot;:26:5:26:6|Pruning unused register outFlagca_cl_6. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>G:\bcd01\compadd00.vhdl</Navigation>
            <Navigation>26</Navigation>
            <Navigation>5</Navigation>
            <Navigation>26</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register outFlagca_cl_6. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;G:\bcd01\sust00.vhdl&quot;:26:5:26:6|Pruning unused register outFlagsu_cl_6. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>G:\bcd01\sust00.vhdl</Navigation>
            <Navigation>26</Navigation>
            <Navigation>5</Navigation>
            <Navigation>26</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register outFlagsu_cl_6. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;G:\bcd01\sust00.vhdl&quot;:26:5:26:6|Pruning unused register outFlagsuB_cl_1. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>G:\bcd01\sust00.vhdl</Navigation>
            <Navigation>26</Navigation>
            <Navigation>5</Navigation>
            <Navigation>26</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Pruning unused register outFlagsuB_cl_1. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;G:\bcd01\sust00.vhdl&quot;:27:13:27:28|Sharing sequential element outFlagsuB_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>G:\bcd01\sust00.vhdl</Navigation>
            <Navigation>27</Navigation>
            <Navigation>13</Navigation>
            <Navigation>27</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Sharing sequential element outFlagsuB_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL177 :&quot;G:\bcd01\sust00.vhdl&quot;:27:13:27:28|Sharing sequential element outFlagsuB. Add a syn_preserve attribute to the element to prevent sharing.</Dynamic>
            <Navigation>CL177</Navigation>
            <Navigation>G:\bcd01\sust00.vhdl</Navigation>
            <Navigation>27</Navigation>
            <Navigation>13</Navigation>
            <Navigation>27</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Sharing sequential element outFlagsuB. Add a syn_preserve attribute to the element to prevent sharing.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;G:\bcd01\shift8bit00.vhdl&quot;:23:6:23:7|Pruning unused register outFlags_cl_7. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>G:\bcd01\shift8bit00.vhdl</Navigation>
            <Navigation>23</Navigation>
            <Navigation>6</Navigation>
            <Navigation>23</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register outFlags_cl_7. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL117 :&quot;G:\bcd01\leeInst00.vhdl&quot;:31:9:31:10|Latch generated from process for signal outcode(3 downto 0); possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL117</Navigation>
            <Navigation>G:\bcd01\leeInst00.vhdl</Navigation>
            <Navigation>31</Navigation>
            <Navigation>9</Navigation>
            <Navigation>31</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Latch generated from process for signal outcode(3 downto 0); possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;G:\bcd01\pcinc00.vhdl&quot;:24:13:24:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>G:\bcd01\pcinc00.vhdl</Navigation>
            <Navigation>24</Navigation>
            <Navigation>13</Navigation>
            <Navigation>24</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;G:\bcd01\pcinc00.vhdl&quot;:26:10:26:14|Referenced variable clkpc is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>G:\bcd01\pcinc00.vhdl</Navigation>
            <Navigation>26</Navigation>
            <Navigation>10</Navigation>
            <Navigation>26</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Referenced variable clkpc is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL169 :&quot;G:\bcd01\portA00.vhdl&quot;:22:6:22:7|Pruning unused register outFlagLp_cl_6. Make sure that there are no unused intermediate registers.</Dynamic>
            <Navigation>CL169</Navigation>
            <Navigation>G:\bcd01\portA00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>6</Navigation>
            <Navigation>22</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Pruning unused register outFlagLp_cl_6. Make sure that there are no unused intermediate registers.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL138 :&quot;G:\bcd01\init00.vhdl&quot;:30:2:30:3|Removing register 'aux0' because it is only assigned 0 or its original value.</Dynamic>
            <Navigation>CL138</Navigation>
            <Navigation>G:\bcd01\init00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>2</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Removing register 'aux0' because it is only assigned 0 or its original value.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;G:\bcd01\shift8bit00.vhdl&quot;:12:1:12:5|Input port bit 7 of inacs(7 downto 0) is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>G:\bcd01\shift8bit00.vhdl</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1</Navigation>
            <Navigation>12</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Input port bit 7 of inacs(7 downto 0) is unused </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;G:\bcd01\sust00.vhdl&quot;:12:1:12:10|Input port bits 6 to 0 of inac8bitsu(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>G:\bcd01\sust00.vhdl</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1</Navigation>
            <Navigation>12</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Input port bits 6 to 0 of inac8bitsu(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;G:\bcd01\sust00.vhdl&quot;:13:1:13:11|Input port bit 0 of inac12bitsu(11 downto 0) is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>G:\bcd01\sust00.vhdl</Navigation>
            <Navigation>13</Navigation>
            <Navigation>1</Navigation>
            <Navigation>13</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Input port bit 0 of inac12bitsu(11 downto 0) is unused </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;G:\bcd01\shift12bit00.vhdl&quot;:12:1:12:6|Input port bit 11 of inacss(11 downto 0) is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>G:\bcd01\shift12bit00.vhdl</Navigation>
            <Navigation>12</Navigation>
            <Navigation>1</Navigation>
            <Navigation>12</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Input port bit 11 of inacss(11 downto 0) is unused </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT531 :&quot;g:\bcd01\mux00.vhdl&quot;:23:7:23:10|Found signal identified as System clock which controls 7 sequential elements including U15.outBCDmux_1[6:1].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance.</Dynamic>
            <Navigation>MT531</Navigation>
            <Navigation>g:\bcd01\mux00.vhdl</Navigation>
            <Navigation>23</Navigation>
            <Navigation>7</Navigation>
            <Navigation>23</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Found signal identified as System clock which controls 7 sequential elements including U15.outBCDmux_1[6:1].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;g:\bcd01\div00.vhdl&quot;:22:5:22:6|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including U00.UD01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>g:\bcd01\div00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>5</Navigation>
            <Navigation>22</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including U00.UD01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;g:\bcd01\sust00.vhdl&quot;:27:13:27:28|Removing sequential instance U08.outFlagsu_1 because it is equivalent to instance U02.outFlagLp_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>g:\bcd01\sust00.vhdl</Navigation>
            <Navigation>27</Navigation>
            <Navigation>13</Navigation>
            <Navigation>27</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Removing sequential instance U08.outFlagsu_1 because it is equivalent to instance U02.outFlagLp_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;g:\bcd01\leeinst00.vhdl&quot;:32:26:32:31|ROM outcode_1[2:0] (in view: work.leeInst00(leeinst0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>g:\bcd01\leeinst00.vhdl</Navigation>
            <Navigation>32</Navigation>
            <Navigation>26</Navigation>
            <Navigation>32</Navigation>
            <Navigation>31</Navigation>
            <Navigation>ROM outcode_1[2:0] (in view: work.leeInst00(leeinst0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;g:\bcd01\leeinst00.vhdl&quot;:32:26:32:31|ROM outcode_1[2:0] (in view: work.leeInst00(leeinst0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>g:\bcd01\leeinst00.vhdl</Navigation>
            <Navigation>32</Navigation>
            <Navigation>26</Navigation>
            <Navigation>32</Navigation>
            <Navigation>31</Navigation>
            <Navigation>ROM outcode_1[2:0] (in view: work.leeInst00(leeinst0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;g:\bcd01\codernibbles00.vhdl&quot;:84:7:84:10|ROM outC_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>g:\bcd01\codernibbles00.vhdl</Navigation>
            <Navigation>84</Navigation>
            <Navigation>7</Navigation>
            <Navigation>84</Navigation>
            <Navigation>10</Navigation>
            <Navigation>ROM outC_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;g:\bcd01\codernibbles00.vhdl&quot;:57:7:57:10|ROM outD_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>g:\bcd01\codernibbles00.vhdl</Navigation>
            <Navigation>57</Navigation>
            <Navigation>7</Navigation>
            <Navigation>57</Navigation>
            <Navigation>10</Navigation>
            <Navigation>ROM outD_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;g:\bcd01\codernibbles00.vhdl&quot;:30:7:30:10|ROM outU_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>g:\bcd01\codernibbles00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>7</Navigation>
            <Navigation>30</Navigation>
            <Navigation>10</Navigation>
            <Navigation>ROM outU_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;g:\bcd01\codernibbles00.vhdl&quot;:84:7:84:10|ROM outC_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>g:\bcd01\codernibbles00.vhdl</Navigation>
            <Navigation>84</Navigation>
            <Navigation>7</Navigation>
            <Navigation>84</Navigation>
            <Navigation>10</Navigation>
            <Navigation>ROM outC_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;g:\bcd01\codernibbles00.vhdl&quot;:57:7:57:10|ROM outD_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>g:\bcd01\codernibbles00.vhdl</Navigation>
            <Navigation>57</Navigation>
            <Navigation>7</Navigation>
            <Navigation>57</Navigation>
            <Navigation>10</Navigation>
            <Navigation>ROM outD_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;g:\bcd01\codernibbles00.vhdl&quot;:30:7:30:10|ROM outU_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>g:\bcd01\codernibbles00.vhdl</Navigation>
            <Navigation>30</Navigation>
            <Navigation>7</Navigation>
            <Navigation>30</Navigation>
            <Navigation>10</Navigation>
            <Navigation>ROM outU_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;g:\bcd01\shift12bit00.vhdl&quot;:25:13:25:14|Removing user instance U10.outACss_cl_23[11] because it is equivalent to instance U10.outACss_cl_22[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>g:\bcd01\shift12bit00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>13</Navigation>
            <Navigation>25</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing user instance U10.outACss_cl_23[11] because it is equivalent to instance U10.outACss_cl_22[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;g:\bcd01\shift12bit00.vhdl&quot;:25:13:25:14|Removing user instance U10.outACss_cl_22[11] because it is equivalent to instance U10.outACss_cl_20[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>g:\bcd01\shift12bit00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>13</Navigation>
            <Navigation>25</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing user instance U10.outACss_cl_22[11] because it is equivalent to instance U10.outACss_cl_20[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;g:\bcd01\shift12bit00.vhdl&quot;:25:13:25:14|Removing user instance U10.outACss_cl_21[11] because it is equivalent to instance U10.outACss_cl_19[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>g:\bcd01\shift12bit00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>13</Navigation>
            <Navigation>25</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing user instance U10.outACss_cl_21[11] because it is equivalent to instance U10.outACss_cl_19[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;g:\bcd01\shift12bit00.vhdl&quot;:25:13:25:14|Removing user instance U10.outACss_cl_20[11] because it is equivalent to instance U10.outACss_cl_18[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>g:\bcd01\shift12bit00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>13</Navigation>
            <Navigation>25</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing user instance U10.outACss_cl_20[11] because it is equivalent to instance U10.outACss_cl_18[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;g:\bcd01\shift12bit00.vhdl&quot;:25:13:25:14|Removing user instance U10.outACss_cl_19[11] because it is equivalent to instance U10.outACss_cl_17[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>g:\bcd01\shift12bit00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>13</Navigation>
            <Navigation>25</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing user instance U10.outACss_cl_19[11] because it is equivalent to instance U10.outACss_cl_17[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;g:\bcd01\shift12bit00.vhdl&quot;:25:13:25:14|Removing user instance U10.outACss_cl_18[11] because it is equivalent to instance U10.outACss_cl_16[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>g:\bcd01\shift12bit00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>13</Navigation>
            <Navigation>25</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing user instance U10.outACss_cl_18[11] because it is equivalent to instance U10.outACss_cl_16[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;g:\bcd01\shift12bit00.vhdl&quot;:25:13:25:14|Removing user instance U10.outACss_cl_17[11] because it is equivalent to instance U10.outACss_cl_15[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>g:\bcd01\shift12bit00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>13</Navigation>
            <Navigation>25</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing user instance U10.outACss_cl_17[11] because it is equivalent to instance U10.outACss_cl_15[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;g:\bcd01\shift12bit00.vhdl&quot;:25:13:25:14|Removing user instance U10.outACss_cl_16[11] because it is equivalent to instance U10.outACss_cl_14[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>g:\bcd01\shift12bit00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>13</Navigation>
            <Navigation>25</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing user instance U10.outACss_cl_16[11] because it is equivalent to instance U10.outACss_cl_14[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;g:\bcd01\shift12bit00.vhdl&quot;:25:13:25:14|Removing user instance U10.outACss_cl_15[11] because it is equivalent to instance U10.outACss_cl_13[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>g:\bcd01\shift12bit00.vhdl</Navigation>
            <Navigation>25</Navigation>
            <Navigation>13</Navigation>
            <Navigation>25</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing user instance U10.outACss_cl_15[11] because it is equivalent to instance U10.outACss_cl_13[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;g:\bcd01\leeinst00.vhdl&quot;:31:9:31:10|Sequential instance U05.outcode[3] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>g:\bcd01\leeinst00.vhdl</Navigation>
            <Navigation>31</Navigation>
            <Navigation>9</Navigation>
            <Navigation>31</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Sequential instance U05.outcode[3] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>