Classic Timing Analyzer report for twos_compliment
Fri Oct 27 11:28:28 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                  ;
+------------------------------+-------+---------------+-------------+--------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From         ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------+---------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.120 ns   ; signal_in[1] ; signal_out[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;              ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------+
; tpd                                                                        ;
+-------+-------------------+-----------------+--------------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To            ;
+-------+-------------------+-----------------+--------------+---------------+
; N/A   ; None              ; 10.120 ns       ; signal_in[1] ; signal_out[1] ;
; N/A   ; None              ; 9.854 ns        ; CMC          ; signal_out[1] ;
; N/A   ; None              ; 9.824 ns        ; signal_in[1] ; signal_out[4] ;
; N/A   ; None              ; 9.556 ns        ; signal_in[0] ; signal_out[1] ;
; N/A   ; None              ; 9.523 ns        ; CMC          ; signal_out[4] ;
; N/A   ; None              ; 9.478 ns        ; signal_in[1] ; signal_out[7] ;
; N/A   ; None              ; 9.394 ns        ; signal_in[1] ; signal_out[5] ;
; N/A   ; None              ; 9.314 ns        ; signal_in[1] ; signal_out[2] ;
; N/A   ; None              ; 9.312 ns        ; signal_in[1] ; signal_out[6] ;
; N/A   ; None              ; 9.304 ns        ; signal_in[2] ; signal_out[4] ;
; N/A   ; None              ; 9.225 ns        ; signal_in[0] ; signal_out[4] ;
; N/A   ; None              ; 9.218 ns        ; signal_in[1] ; signal_out[3] ;
; N/A   ; None              ; 9.177 ns        ; CMC          ; signal_out[7] ;
; N/A   ; None              ; 9.093 ns        ; CMC          ; signal_out[5] ;
; N/A   ; None              ; 9.086 ns        ; signal_in[3] ; signal_out[4] ;
; N/A   ; None              ; 9.046 ns        ; signal_in[6] ; signal_out[7] ;
; N/A   ; None              ; 9.013 ns        ; CMC          ; signal_out[2] ;
; N/A   ; None              ; 9.011 ns        ; CMC          ; signal_out[6] ;
; N/A   ; None              ; 8.981 ns        ; signal_in[4] ; signal_out[4] ;
; N/A   ; None              ; 8.958 ns        ; signal_in[2] ; signal_out[7] ;
; N/A   ; None              ; 8.917 ns        ; CMC          ; signal_out[3] ;
; N/A   ; None              ; 8.879 ns        ; signal_in[0] ; signal_out[7] ;
; N/A   ; None              ; 8.874 ns        ; signal_in[2] ; signal_out[5] ;
; N/A   ; None              ; 8.858 ns        ; signal_in[6] ; signal_out[6] ;
; N/A   ; None              ; 8.795 ns        ; signal_in[0] ; signal_out[5] ;
; N/A   ; None              ; 8.792 ns        ; signal_in[2] ; signal_out[6] ;
; N/A   ; None              ; 8.786 ns        ; signal_in[5] ; signal_out[7] ;
; N/A   ; None              ; 8.766 ns        ; signal_in[2] ; signal_out[2] ;
; N/A   ; None              ; 8.740 ns        ; signal_in[3] ; signal_out[7] ;
; N/A   ; None              ; 8.715 ns        ; signal_in[0] ; signal_out[2] ;
; N/A   ; None              ; 8.713 ns        ; signal_in[0] ; signal_out[6] ;
; N/A   ; None              ; 8.698 ns        ; signal_in[2] ; signal_out[3] ;
; N/A   ; None              ; 8.674 ns        ; signal_in[5] ; signal_out[5] ;
; N/A   ; None              ; 8.657 ns        ; signal_in[4] ; signal_out[7] ;
; N/A   ; None              ; 8.656 ns        ; signal_in[3] ; signal_out[5] ;
; N/A   ; None              ; 8.641 ns        ; signal_in[0] ; signal_out[0] ;
; N/A   ; None              ; 8.620 ns        ; signal_in[5] ; signal_out[6] ;
; N/A   ; None              ; 8.619 ns        ; signal_in[0] ; signal_out[3] ;
; N/A   ; None              ; 8.587 ns        ; signal_in[7] ; signal_out[7] ;
; N/A   ; None              ; 8.574 ns        ; signal_in[3] ; signal_out[6] ;
; N/A   ; None              ; 8.573 ns        ; signal_in[4] ; signal_out[5] ;
; N/A   ; None              ; 8.491 ns        ; signal_in[4] ; signal_out[6] ;
; N/A   ; None              ; 8.458 ns        ; signal_in[3] ; signal_out[3] ;
+-------+-------------------+-----------------+--------------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Oct 27 11:28:28 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off twos_compliment -c twos_compliment --timing_analysis_only
Info: Longest tpd from source pin "signal_in[1]" to destination pin "signal_out[1]" is 10.120 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 2; PIN Node = 'signal_in[1]'
    Info: 2: + IC(4.597 ns) + CELL(0.491 ns) = 5.925 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 1; COMB Node = 'Add0~6'
    Info: 3: + IC(2.051 ns) + CELL(2.144 ns) = 10.120 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'signal_out[1]'
    Info: Total cell delay = 3.472 ns ( 34.31 % )
    Info: Total interconnect delay = 6.648 ns ( 65.69 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Fri Oct 27 11:28:29 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


