$date
	Fri Dec  8 10:06:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SN74LS157_tb $end
$var wire 4 ! y [4:1] $end
$var reg 4 " a [4:1] $end
$var reg 4 # b [4:1] $end
$var reg 1 $ g_bar $end
$var reg 1 % select $end
$scope module DUT $end
$var wire 4 & A [4:1] $end
$var wire 4 ' B [4:1] $end
$var wire 1 $ G_bar $end
$var wire 1 % SELECT $end
$var reg 4 ( Y [4:1] $end
$upscope $end
$upscope $end
$scope module SN74LS173_tb $end
$var wire 4 ) q [4:1] $end
$var reg 1 * CLK $end
$var reg 1 + CLR $end
$var reg 4 , d [4:1] $end
$var reg 2 - g_bar [2:1] $end
$var reg 1 . m $end
$var reg 1 / n $end
$scope module DUT $end
$var wire 1 * CLK $end
$var wire 1 + CLR $end
$var wire 4 0 D [4:1] $end
$var wire 2 1 G_bar [2:1] $end
$var wire 1 . M $end
$var wire 1 / N $end
$var wire 4 2 Q [4:1] $end
$var reg 4 3 Q_store [4:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 3
b0 2
b0 1
b1001 0
0/
0.
b0 -
b1001 ,
1+
0*
b0 )
b0 (
b111 '
b11 &
0%
1$
b111 #
b11 "
b0 !
$end
#1
b1001 )
b1001 2
b1001 3
b11 !
b11 (
0+
1*
0$
#2
b111 !
b111 (
b11 ,
b11 0
0*
1%
#3
b11 3
bz )
bz 2
b0 !
b0 (
1/
1.
1*
1$
#4
b1100 ,
b1100 0
0*
b1111 #
b1111 '
#5
b1100 3
b1100 )
b1100 2
b1111 !
b1111 (
0/
0.
1*
0$
#6
b11 !
b11 (
b11 -
b11 1
0*
0%
#7
b1111 ,
b1111 0
1*
