// sim3
// Copyright (c) 2021, Joshua Scoggins
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//     * Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     * Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in the
//       documentation and/or other materials provided with the distribution.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
// ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#include "Core.h"
#ifdef ARDUINO
#include <Arduino.h>
#endif
namespace {
#define Z(base, offset) (static_cast<Ordinal>(1) << static_cast<Ordinal>(base + offset))
#define X(base) Z(base, 3), Z(base, 2), Z(base, 1), Z(base, 0)
                constexpr Ordinal reverseBitPositions[32] {
                        X(28), X(24), X(20), X(16),
                        X(12), X(8), X(4), X(0),
                };
                static_assert(reverseBitPositions[0] == Z(31, 0));
#undef X
#undef Z
                constexpr Ordinal bitPositions[32] {
#define Z(base, offset) static_cast<Ordinal>(1) << static_cast<Ordinal>(base + offset)
#define X(base) Z(base, 0), Z(base, 1), Z(base, 2), Z(base, 3)
                    X(0), X(4), X(8), X(12),
                        X(16), X(20), X(24), X(28)
#undef X
#undef Z
                };
}
void
Core::syncf() noexcept {
    if (ac_.getNoImpreciseFaults()) {

    } else {
        /// @todo wait until no imprecise faults can occur associated with any uncompleted instructions
    }
}

void
Core::cycle() noexcept {
    advanceIPBy = 4;
    auto instruction = loadInstruction(ip_.getOrdinal());
    executeInstruction(instruction);
    //executeInstruction(loadInstruction(ip_.getOrdinal()));
    if (advanceIPBy > 0)  {
        ip_.setOrdinal(ip_.getOrdinal() + advanceIPBy);
    }
}

void
Core::cmpi(Integer src1, Integer src2) noexcept {
    if (src1 < src2) {
        ac_.setConditionCode(0b100);
    } else if (src1 == src2) {
        ac_.setConditionCode(0b010);
    } else {
        ac_.setConditionCode(0b001);
    }
}
void
Core::cmpo(Ordinal src1, Ordinal src2) noexcept {
    if (src1 < src2) {
        ac_.setConditionCode(0b100);
    } else if (src1 == src2) {
        ac_.setConditionCode(0b010);
    } else {
        ac_.setConditionCode(0b001);
    }
}

Register&
Core::getRegister(RegisterIndex targetIndex) {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getRegister(static_cast<uint8_t>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getRegister(static_cast<uint8_t>(targetIndex));
    } else
#ifdef DESKTOP_BUILD
        if (isLiteral(targetIndex)) {
        throw "Literals cannot be modified";
    } else {
        throw "Illegal register requested";
    }
#else
    {
        static Register badRegister(-1);
        return badRegister;
    }
#endif
}

DoubleRegister&
Core::getDoubleRegister(RegisterIndex targetIndex) {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getDoubleRegister(static_cast<int>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getDoubleRegister(static_cast<int>(targetIndex));
    } else
#ifdef DESKTOP_BUILD
        if (isLiteral(targetIndex)) {
        throw "Literals cannot be modified";
    } else {
        throw "Illegal register requested";
    }
#else
    {
        static DoubleRegister badRegister(-1);
        return badRegister;
    }
#endif
}


TripleRegister&
Core::getTripleRegister(RegisterIndex targetIndex) {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getTripleRegister(static_cast<int>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getTripleRegister(static_cast<int>(targetIndex));
    } else
#ifdef DESKTOP_BUILD
        if (isLiteral(targetIndex)) {
        throw "Literals cannot be modified";
    } else {
        throw "Illegal register requested";
    }
#else
    {
        static TripleRegister badRegister(-1);
        return badRegister;
    }
#endif
}

QuadRegister&
Core::getQuadRegister(RegisterIndex targetIndex) {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getQuadRegister(static_cast<int>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getQuadRegister(static_cast<int>(targetIndex));
    } else
#ifdef DESKTOP_BUILD
        if (isLiteral(targetIndex)) {
        throw "Literals cannot be modified";
    } else {
        throw "Illegal register requested";
    }
#else
    {
        static QuadRegister badRegister(-1);
        return badRegister;
    }
#endif
}

const Register&
Core::getRegister(RegisterIndex targetIndex) const {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getRegister(static_cast<uint8_t>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getRegister(static_cast<uint8_t>(targetIndex));
    } else if (isLiteral(targetIndex)) {
        return OrdinalLiterals[static_cast<uint8_t>(targetIndex) & 0b11111];
    } else {
#ifdef DESKTOP_BUILD
        throw "Illegal register requested";
#else
        static Register badRegister(-1);
        return badRegister;
#endif
    }
}

const DoubleRegister&
Core::getDoubleRegister(RegisterIndex targetIndex) const {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getDoubleRegister(static_cast<uint8_t>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getDoubleRegister(static_cast<uint8_t>(targetIndex));
    } else if (isLiteral(targetIndex)) {
        /// @todo implement double register literal support, according to the docs it is allowed
        return LongOrdinalLiterals[static_cast<uint8_t>(targetIndex) & 0b11111];
    } else {
#ifdef DESKTOP_BUILD
        throw "Illegal register requested";
#else
        static DoubleRegister badRegister(-1);
        return badRegister;
#endif
    }
}

const TripleRegister&
Core::getTripleRegister(RegisterIndex targetIndex) const {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getTripleRegister(static_cast<uint8_t>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getTripleRegister(static_cast<uint8_t>(targetIndex));
    } else if (isLiteral(targetIndex)) {
        /// @todo implement double register literal support, according to the docs it is allowed
        return TripleOrdinalLiterals[static_cast<uint8_t>(targetIndex) & 0b11111];
    } else {
#ifdef DESKTOP_BUILD
        throw "Illegal register requested";
#else
        static TripleRegister badRegister(-1);
        return badRegister;
#endif
    }
}

const QuadRegister&
Core::getQuadRegister(RegisterIndex targetIndex) const {
    if (isLocalRegister(targetIndex)) {
        return getLocals().getQuadRegister(static_cast<uint8_t>(targetIndex));
    } else if (isGlobalRegister(targetIndex)) {
        return globals.getQuadRegister(static_cast<uint8_t>(targetIndex));
    } else if (isLiteral(targetIndex)) {
        /// @todo implement double register literal support, according to the docs it is allowed
        return QuadOrdinalLiterals[static_cast<uint8_t>(targetIndex) & 0b11111];
    } else {
#ifdef DESKTOP_BUILD
        throw "Illegal register requested";
#else
        static QuadRegister badRegister(-1);
        return badRegister;
#endif
    }
}

Instruction
Core::loadInstruction(Address baseAddress) noexcept {
    // load words 64-bits at a time for simplicity, we increment by eight on double wide instructions and four on single wide
    auto targetAddress = baseAddress & ~(static_cast<Address>(0b11));
    auto theLong = load64(targetAddress);
    return Instruction(theLong);
}

void
Core::saveRegisterFrame(const RegisterFrame &theFrame, Address baseAddress) noexcept {
    for (int i = 0; i < 16; ++i, baseAddress += 4) {
        store32(baseAddress, theFrame.getRegister(i).getOrdinal());
    }
}

void
Core::restoreRegisterFrame(RegisterFrame &theFrame, Address baseAddress) noexcept {
    for (auto& reg : theFrame.gprs) {
        reg.setOrdinal(load32(baseAddress));
        baseAddress += 4;
    }
}

Ordinal
Core::computeMemoryAddress(const Instruction &instruction) noexcept {
    // assume we are looking at a correct style instruction :)
    if (instruction.isDoubleWide()) {
        // also make sure that we jump ahead by eight bytes instead of four
        advanceIPBy += 4;
    }
    switch (instruction.getMemFormatMode()) {
        case MEMFormatMode::MEMA_AbsoluteOffset:
            return instruction.getOffset();
        case MEMFormatMode::MEMA_RegisterIndirectWithOffset:
            return instruction.getOffset() + getSourceRegister(instruction.getABase()).getOrdinal();
        case MEMFormatMode::MEMB_RegisterIndirect:
            return getRegister(instruction.getABase()).getOrdinal();
        case MEMFormatMode::MEMB_RegisterIndirectWithIndex:
            return getSourceRegister(instruction.getABase()).getOrdinal() +
                   (getSourceRegister(instruction.getIndex()).getOrdinal() << instruction.getScale());
        case MEMFormatMode::MEMB_IPWithDisplacement:
            return static_cast<Ordinal>(ip_.getInteger() + instruction.getDisplacement() + 8);
        case MEMFormatMode::MEMB_AbsoluteDisplacement:
            return instruction.getDisplacement(); // this will return the optional displacement
        case MEMFormatMode::MEMB_RegisterIndirectWithDisplacement:
            return static_cast<Ordinal>(getRegister(instruction.getABase()).getInteger() + instruction.getDisplacement());
        case MEMFormatMode::MEMB_IndexWithDisplacement:
            return static_cast<Ordinal>((getRegister(instruction.getIndex()).getInteger() << instruction.getScale()) + instruction.getDisplacement());
        case MEMFormatMode::MEMB_RegisterIndirectWithIndexAndDisplacement:
            return static_cast<Ordinal>(
                    getRegister(instruction.getABase()).getInteger() +
                    (getRegister(instruction.getIndex()).getInteger() << instruction.getScale()) + instruction.getDisplacement());
        default:
            return -1;
    }
}
void
Core::lda(const Instruction &inst) noexcept {
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("ENTERING ");
    Serial.println(__PRETTY_FUNCTION__);
    Serial.print("IP: 0x");
    Serial.println(ip_.getOrdinal(), HEX);
#endif
#endif
    // compute the effective address (memory address) and store it in destination
    auto& dest = getRegister(inst.getSrcDest(false));
    auto addr = computeMemoryAddress(inst);
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("ADDR: 0x");
    Serial.println(addr, HEX);
#endif
#endif
    dest.setOrdinal(addr);
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("EXITING ");
    Serial.println(__PRETTY_FUNCTION__);
#endif
#endif
}
void
Core::cmpobx(const Instruction &instruction, uint8_t mask, Ordinal src1, Ordinal src2) noexcept {
    cmpo(src1, src2);
    if ((mask & ac_.getConditionCode()) != 0) {
        // while the docs show (displacement * 4), I am currently including the bottom two bits being forced to zero in displacement
        // in the future (the HX uses those two bits as "S2" so that will be a fun future change...).
        // I do not know why the Sx manual shows adding four while the hx manual does not
        // because of this, I'm going to drop the +4  from both paths and only disable automatic incrementation if we are successful
        advanceIPBy = 0;
        auto destination = ip_.getInteger() + instruction.getDisplacement();
        ip_.setInteger(destination);
    }
};
constexpr Ordinal rotateOperation(Ordinal src, Ordinal length) noexcept {
    return (src << length)  | (src >> ((-length) & 31u));
}
void
Core::executeInstruction(const Instruction &instruction) noexcept {
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("ENTERING ");
    Serial.println(__PRETTY_FUNCTION__);
    Serial.print("IP: 0x");
    Serial.println(ip_.getOrdinal(), HEX);
#endif
#endif
    auto condBranch = [this, &instruction](uint8_t mask) {
        if ((ac_.getConditionCode()& mask) != 0) {
            ipRelativeBranch(instruction.getDisplacement()) ;
        }
    };
    auto condFault = [this](uint8_t mask) {
        if ((ac_.getConditionCode()& mask) != 0) {
            generateFault(FaultType::Constraint_Range);
        }
    };
    auto& src1AsDest = getRegister(instruction.getSrc1(true));
    auto& dest = getRegister(instruction.getSrcDest(false));
    auto& src1 = getSourceRegister(instruction.getSrc1());
    auto src1Ord = src1.getOrdinal();
    auto src1Int = src1.getInteger();
    auto& src2 = getSourceRegister(instruction.getSrc2());
    auto src2Ord = src2.getOrdinal();
    auto src2Int = src2.getInteger();
    auto bitpos = bitPositions[src1Ord & 0b11111];
    switch (instruction.identifyOpcode()) {
        // CTRL Format opcodes
        case Opcode::b:
            ipRelativeBranch(instruction.getDisplacement()) ;
            break;
        case Opcode::bal:
            setDestination(RegisterIndex::Global14, ip_.getOrdinal() + 4, TreatAsOrdinal{});
            ipRelativeBranch(instruction.getDisplacement()) ;
            break;
        case Opcode::bno:
            if (ac_.getConditionCode() == 0) {
                ipRelativeBranch(instruction.getDisplacement()) ;
            }
            break;
        case Opcode::bg:
            condBranch(0b001);
            break;
        case Opcode::be:
            condBranch(0b010);
            break;
        case Opcode::bge:
            condBranch(0b011);
            break;
        case Opcode::bl:
            condBranch(0b100);
            break;
        case Opcode::bne:
            condBranch(0b101);
            break;
        case Opcode::ble:
            condBranch(0b110);
            break;
        case Opcode::bo:
            condBranch(0b111);
            break;
        case Opcode::faultno:
            if (ac_.getConditionCode() == 0) {
                generateFault(FaultType::Constraint_Range);
            }
            break;
        case Opcode::faultg:
            condFault(0b001);
            break;
        case Opcode::faulte:
            condFault(0b010);
            break;
        case Opcode::faultge:
            condFault(0b011);
            break;
        case Opcode::faultl:
            condFault(0b100);
            break;
        case Opcode::faultne:
            condFault(0b101);
            break;
        case Opcode::faultle:
            condFault(0b110);
            break;
        case Opcode::faulto:
            condFault(0b111);
            break;
            // COBR Format
        case Opcode::testno:
            src1AsDest.setOrdinal(ac_.conditionCodeIs<0b000>() ? 1 : 0);
            break;
        case Opcode::testg:
            src1AsDest.setOrdinal(ac_.conditionCodeIs<0b001>() ? 1 : 0);
            break;
        case Opcode::teste:
            src1AsDest.setOrdinal(ac_.conditionCodeIs<0b010>() ? 1 : 0);
            break;
        case Opcode::testge:
            src1AsDest.setOrdinal(ac_.conditionCodeIs<0b011>() ? 1 : 0);
            break;
        case Opcode::testl:
            src1AsDest.setOrdinal(ac_.conditionCodeIs<0b100>() ? 1 : 0);
            break;
        case Opcode::testne:
            src1AsDest.setOrdinal(ac_.conditionCodeIs<0b101>() ? 1 : 0);
            break;
        case Opcode::testle:
            src1AsDest.setOrdinal(ac_.conditionCodeIs<0b110>() ? 1 : 0);
            break;
        case Opcode::testo:
            src1AsDest.setOrdinal(ac_.conditionCodeIs<0b111>() ? 1 : 0);
            break;
        case Opcode::bbc: {
                              // branch if bit is clear
                              auto src = src2Ord;
                              if ((bitpos & src) == 0) {
                                  // another lie in the i960Sx manual, when this bit is clear we assign 0b000 otherwise it is 0b010
                                  ac_.setConditionCode(0b000);
                                  // while the docs show (displacement * 4), I am currently including the bottom two bits being forced to zero in displacement
                                  // in the future (the HX uses those two bits as "S2" so that will be a fun future change...)
                                  auto displacement = instruction.getDisplacement();
                                  ip_.setInteger(ip_.getInteger() + displacement);
                                  advanceIPBy = 0;
                              } else {
                                  ac_.setConditionCode(0b010);
                              }
                              break;
                          }
        case Opcode::bbs: {
                              auto src = src2Ord;
                              if ((bitpos & src) != 0) {
                                  ac_.setConditionCode(0b010);
                                  // while the docs show (displacement * 4), I am currently including the bottom two bits being forced to zero in displacement
                                  // in the future (the HX uses those two bits as "S2" so that will be a fun future change...)
                                  auto displacement = instruction.getDisplacement();
                                  ip_.setInteger(ip_.getInteger() + displacement);
                                  advanceIPBy = 0;
                              } else {
                                  ac_.setConditionCode(0b000);
                              }
                              break;
                          }
        case Opcode::cmpo: cmpo(src1Ord, src2Ord); break;
        case Opcode::cmpi: cmpi(src1Int, src2Int); break;
        case Opcode::cmpdeco:
                cmpo(src1Ord, src2Ord);
                dest.setOrdinal(src2Ord - 1);
            break;
        case Opcode::cmpdeci:
                cmpo(src1Int, src2Int);
                dest.setInteger(src2Int - 1);
            break;
        case Opcode::cmpinco:
                cmpo(src1Ord, src2Ord);
                dest.setOrdinal(src2Ord + 1);
            break;
        case Opcode::cmpinci:
                cmpo(src1Int, src2Int);
                dest.setInteger(src2Int + 1);
            break;
        case Opcode::cmpobg:
            cmpobx(instruction, 0b001, src1Ord, src2Ord);
            break;
        case Opcode::cmpobe:
            cmpobx(instruction, 0b010, src1Ord, src2Ord);
            break;
        case Opcode::cmpobge:
            cmpobx(instruction, 0b011, src1Ord, src2Ord);
            break;
        case Opcode::cmpobl:
            cmpobx(instruction, 0b100, src1Ord, src2Ord);
            break;
        case Opcode::cmpobne:
            cmpobx(instruction, 0b101, src1Ord, src2Ord);
            break;
        case Opcode::cmpoble:
            cmpobx(instruction, 0b110, src1Ord, src2Ord);
            break;
        case Opcode::cmpibno:
            cmpibx(instruction, 0b000, src1Int, src2Int);
            break;
        case Opcode::cmpibg:
            cmpibx(instruction, 0b001, src1Int, src2Int);
            break;
        case Opcode::cmpibe:
            cmpibx(instruction, 0b010, src1Int, src2Int);
            break;
        case Opcode::cmpibge:
            cmpibx(instruction, 0b011, src1Int, src2Int);
            break;
        case Opcode::cmpibl:
            cmpibx(instruction, 0b100, src1Int, src2Int);
            break;
        case Opcode::cmpibne:
            cmpibx(instruction, 0b101, src1Int, src2Int);
            break;
        case Opcode::cmpible:
            cmpibx(instruction, 0b110, src1Int, src2Int);
            break;
        case Opcode::cmpibo:
            cmpibx(instruction, 0b111, src1Int, src2Int);
            break;
        case Opcode::concmpi: {
                                  if ((ac_.getConditionCode() & 0b100) == 0) {
                                      ac_.setConditionCode((src1Int <= src2Int) ? 0b010 : 0b001);
                                  }
                                  break;
                              }
        case Opcode::concmpo: {
                                  if ((ac_.getConditionCode() & 0b100) == 0) {
                                      ac_.setConditionCode((src1Ord <= src2Ord) ? 0b010 : 0b001);
                                  }
                                  break;
                              }
            // MEM Format
        case Opcode::ldob: 
                              dest.setOrdinal(load8(computeMemoryAddress(instruction))); 
                              break;
        case Opcode::bx:
                ip_.setOrdinal(computeMemoryAddress(instruction));
                advanceIPBy = 0;
            break;
        case Opcode::balx: {
                               auto address = computeMemoryAddress(instruction);
                               dest.setOrdinal(ip_.getOrdinal() + advanceIPBy);
                               ip_.setOrdinal(address);
                               advanceIPBy = 0;
                               break;
                           }
        case Opcode::ldos: dest.setOrdinal(load16(computeMemoryAddress(instruction))); break;
        case Opcode::lda: lda(instruction); break;
        case Opcode::ld: dest.setOrdinal(load32(computeMemoryAddress(instruction))); break;
        case Opcode::ldl: {
                              auto& dest = getDoubleRegister(instruction.getSrcDest(false));
                              auto address = computeMemoryAddress(instruction);
                              auto result = load64(address);
                              dest.setLongOrdinal(result);
                              break;
                          }
        case Opcode::ldt: load96(computeMemoryAddress(instruction), getTripleRegister(instruction.getSrcDest(false))); break;
        case Opcode::ldq: load128(computeMemoryAddress(instruction), getQuadRegister(instruction.getSrcDest(false))); break;
            // REG format
#define X(code, op) case Opcode:: code ## i : dest.setInteger(src2Int op src1Int); break; \
                    case Opcode:: code ## o : dest.setOrdinal(src2Ord op src1Ord); break
        X(add, +);
        X(sub, -);
        X(mul, *);
#undef X
        case Opcode::divo:
                /// @todo check denominator and do proper handling
                dest.setOrdinal(src2Ord / src1Ord);
            break;
        case Opcode::divi:
                /// @todo check denominator and do proper handling
                dest.setInteger(src2Int / src1Int);
            break;
        case Opcode::notbit: 
            dest.setOrdinal(src2Ord ^ bitpos);
            break;
#define X(code, op) case Opcode :: code : dest.setOrdinal(src2Ord op src1Ord); break
            X(logicalAnd, &);
            X(logicalOr, |);
            X(logicalXor, ^);
#undef X
        case Opcode::logicalXnor: dest.setOrdinal(~(src2Ord ^ src1Ord)); break;
        case Opcode::logicalNor: dest.setOrdinal(~(src2Ord | src1Ord)); break;
        case Opcode::logicalNand: dest.setOrdinal(~(src2Ord & src1Ord)); break;
        case Opcode::logicalNot: dest.setOrdinal(~src1Ord); break;
        case Opcode::andnot: dest.setOrdinal(src2Ord & ~src1Ord); break;
        case Opcode::notand: dest.setOrdinal(~src2Ord & src1Ord); break;
        case Opcode::ornot: dest.setOrdinal(src2Ord | ~src1Ord); break;
        case Opcode::notor: dest.setOrdinal(~src2Ord | src1Ord); break;
        case Opcode::remi:
                // taken from the i960Sx manual
                //dest.setInteger(src2 - ((src2 / src1) * src1));
                dest.setInteger(src2Int % src1Int);
            break;
        case Opcode::remo:
                // taken from the i960Sx manual
                //dest.setOrdinal(src2 - ((src2 / src1) * src1));
                dest.setOrdinal(src2Ord % src1Ord);
            break;
        case Opcode::rotate:
                dest.setOrdinal(rotateOperation(src2Ord, src1Ord));
            break;
        case Opcode::mov:
            dest.setOrdinal(src1Ord);
            break;
        case Opcode::movl: {
                               auto& dest = getDoubleRegister(instruction.getSrcDest(false));
                               const auto& src = getSourceDoubleRegister(instruction.getSrc1());
                               auto srcValue = src.getLongOrdinal();
                               dest.setLongOrdinal(srcValue);
                               break;
                           }
        case Opcode::movt: {
                               auto& dest = getTripleRegister(instruction.getSrcDest(false));
                               const auto& src = getTripleRegister(instruction.getSrc1());
                               dest.setOrdinal(src.getOrdinal(0), 0);
                               dest.setOrdinal(src.getOrdinal(1), 1);
                               dest.setOrdinal(src.getOrdinal(2), 2);
                               break;
                           }
        case Opcode::movq: {
                               auto& dest = getQuadRegister(instruction.getSrcDest(false));
                               const auto& src = getQuadRegister(instruction.getSrc1());
                               dest.setOrdinal(src.getOrdinal(0), 0);
                               dest.setOrdinal(src.getOrdinal(1), 1);
                               dest.setOrdinal(src.getOrdinal(2), 2);
                               dest.setOrdinal(src.getOrdinal(3), 3);
                               break;
                           }
        case Opcode::alterbit:
                           if (ac_.getConditionCode() & 0b010) {
                               dest.setOrdinal(src2Ord | bitpos);
                           } else {
                               dest.setOrdinal(src2Ord & ~bitpos);
                           }
                           break;
        case Opcode::ediv: {
                               auto denomord = src1Ord;
                               if (denomord == 0) {
                                   // raise an arithmetic zero divide fault
                                   generateFault(FaultType::Arithmetic_ArithmeticZeroDivide);
                               } else {
                                   auto numerator = getDoubleRegister(instruction.getSrc2()).getLongOrdinal();
                                   auto denominator = static_cast<LongOrdinal>(denomord);
                                   auto& dest = getDoubleRegister(instruction.getSrcDest(false));
                                   // taken from the manual
                                   auto remainder = static_cast<Ordinal>(numerator - (numerator / denominator) * denominator);
                                   auto quotient = static_cast<Ordinal>(numerator / denominator);
                                   dest.setOrdinal(remainder, 0);
                                   dest.setOrdinal(quotient, 1);
                               }
                               break;
                           }
        case Opcode::emul:
            getDoubleRegister(instruction.getSrcDest(false)).setLongOrdinal(
                    static_cast<LongOrdinal>(src2Ord) * static_cast<LongOrdinal>(src1Ord));
            break;
        case Opcode::extract:
                // taken from the Hx manual as it isn't insane
                dest.setOrdinal((dest.getOrdinal() >> (src1Ord > 32 ? 32 : src1Ord)) & ~(0xFFFF'FFFF << src2Ord));
            break;
        case Opcode::flushreg: flushreg(); break;
        case Opcode::fmark: {
                                // Generates a breakpoint trace-event. This instruction causes a breakpoint trace-event to be generated, regardless of the
                                // setting of the breakpoint trace mode flag (to be implemented), providing the trace-enable bit (bit 0) of the process
                                // controls is set.

                                // if pc.te == 1 then raiseFault(BreakpointTraceFault)
                                /// @todo implement
                                if (pc_.getTraceEnable()) {
                                    generateFault(FaultType::Breakpoint_Trace); /// @todo raise trace breakpoint fault
                                }
                                break;
                            }
        case Opcode::mark: {
                               // Generates a breakpoint trace-event if the breakpoint trace mode has been enabled.
                               // The breakpoint trace mode is enabled if the trace-enable bit (bit 0) of the process
                               // controls and the breakpoint-trace mode bit (bit 7) of the trace controls have been zet
                               if (pc_.getTraceEnable() && tc_.getBreakpointTraceMode()) {
                                   generateFault(FaultType::Breakpoint_Trace); /// @todo raise trace breakpoint fault
                               }
                               // if pc.te == 1 && breakpoint_trace_flag then raise trace breakpoint fault
                               /// @todo implement
                               break;
                           }

        case Opcode::modac: dest.setOrdinal(ac_.modify(src1Ord, src2Ord)); break;
        case Opcode::modi: {
                               auto denominator = src1Int;
                               if (denominator == 0) {
                                   generateFault(FaultType::Arithmetic_ArithmeticZeroDivide);
                               } else {
                                   auto numerator = src2Int;
                                   auto result = numerator - ((numerator / denominator) * denominator);
                                   if (((numerator * denominator) < 0) && (result != 0)) {
                                       result += denominator;
                                   }
                                   dest.setInteger(result);
                               }
                               break;
                           }
        case Opcode::modify:
                // this is my encode operation but expanded out
                            dest.setOrdinal((src2Ord & src1Ord) | (dest.getOrdinal() & ~src1Ord));
                            break;
        case Opcode::call: call(instruction); break;
        case Opcode::callx: callx(instruction); break;
        case Opcode::shlo: shlo(dest, src2Ord, src1Ord); break;
        case Opcode::shro: shro(dest, src2Ord, src1Ord); break;
        case Opcode::shli: dest.setInteger(src2Int << src1Int); break;
        case Opcode::scanbyte:
            [this, &instruction]() {
                auto& src1 = getRegister(instruction.getSrc1());
                auto& src2 = getRegister(instruction.getSrc2());
                auto bytesEqual = [&src1, &src2](int which) constexpr { return src1.getByteOrdinal(which) == src2.getByteOrdinal(which); };
                ac_.setConditionCode((bytesEqual(0) || bytesEqual(1) || bytesEqual(2) || bytesEqual(3)) ? 0b010 : 0b000);
            }();
            break;
        case Opcode::scanbit: {
                                  // perform a sanity check
                                  auto src = src1Ord;
                                  dest.setOrdinal(0xFFFF'FFFF);
                                  ac_.setConditionCode(0);
                                  Ordinal index = 31;
                                  for (auto mask : reverseBitPositions) {
                                      if ((src & mask) != 0) {
                                          dest.setOrdinal(index);
                                          ac_.setConditionCode(0b010);
                                          return;
                                      }
                                      --index;
                                  }
                                  break;
                              }
        case Opcode::spanbit: {
                                  // perform a sanity check
                                  auto src = src1Ord;
                                  dest.setOrdinal(0xFFFF'FFFF);
                                  ac_.setConditionCode(0);
                                  Ordinal index = 31;
                                  for (auto mask : reverseBitPositions) {
                                      if ((src & mask) == 0) {
                                          dest.setOrdinal(index);
                                          ac_.setConditionCode(0b010);
                                          return;
                                      }
                                      --index;
                                  }
                                  break;
                              }
        case Opcode::syncf:
            syncf();
            break;
        case Opcode::atadd: {
                                // adds the src (src2 internally) value to the value in memory location specified with the addr (src1 in this case) operand.
                                // The initial value from memory is stored in dst (internally src/dst).
                                syncf();
                                lock();
                                auto addr = src1Ord & 0xFFFF'FFFC; // force alignment to word boundary
                                auto temp = load32(addr);
                                auto src = src2Ord;
                                store32(addr, temp + src);
                                dest.setOrdinal(temp);
                                unlock();
                                break;
                            }
        case Opcode::atmod: {
                                // copies the src/dest value (logical version) into the memory location specifeid by src1.
                                // The bits set in the mask (src2) operand select the bits to be modified in memory. The initial
                                // value from memory is stored in src/dest
                                syncf();
                                lock();
                                auto addr = load32(src1Ord & 0xFFFF'FFFC); // force alignment to word boundary
                                auto temp = load32(addr);
                                auto mask = src2Ord;
                                store32(addr, (dest.getOrdinal() & mask) | (temp & ~mask));
                                dest.setOrdinal(temp);
                                unlock();
                                break;
                            }
        case Opcode::chkbit: 
            ac_.setConditionCode((src2Ord & bitpos) == 0 ? 0b000 : 0b010);
            break;
        case Opcode::addc: {
                               union {
                                   LongOrdinal value = 0;
                                   Ordinal halves[2];
                               } result;
                               result.value = static_cast<LongOrdinal>(src2Ord) + static_cast<LongOrdinal>(src1Ord) + (ac_.getCarryBit() ? 1 : 0);
                               // the result will be larger than 32-bits so we have to keep that in mind
                               dest.setOrdinal(result.halves[0]);
                               // do computation here
                               ac_.setConditionCode(0);
                               if ((src2.getMostSignificantBit() == src1.getMostSignificantBit()) && (src2.getMostSignificantBit() != dest.getMostSignificantBit())) {
                                   // set the overflow bit in ac
                                   ac_.setOverflowBit(1);
                               }
                               ac_.setCarryBit(result.halves[1] != 0);

                               // set the carry out bit
                               break;
                           }
        case Opcode::subc: {
                               union {
                                   LongOrdinal value = 0;
                                   Ordinal halves[2];
                               } result;
                               result.value = static_cast<LongOrdinal>(src2Ord) - static_cast<LongOrdinal>(src1Ord) - 1 + (ac_.getCarryBit() ? 1 : 0);
                               // the result will be larger than 32-bits so we have to keep that in mind
                               dest.setOrdinal(result.halves[0]);
                               // do computation here
                               ac_.setConditionCode(0);
                               if ((src2.getMostSignificantBit() == src1.getMostSignificantBit()) && (src2.getMostSignificantBit() != dest.getMostSignificantBit())) {
                                   // set the overflow bit in ac
                                   ac_.setOverflowBit(1);
                               }
                               ac_.setCarryBit(result.halves[1] != 0);
                               // set the carry out bit
                               break;
                           }
        case Opcode::ldib: dest.setInteger(load8(computeMemoryAddress(instruction))); break;
        case Opcode::ldis: dest.setInteger(load16(computeMemoryAddress(instruction))); break;
        case Opcode::st: {
                             auto src = getSourceRegister(instruction.getSrcDest(true)).getOrdinal();
                             store32(computeMemoryAddress(instruction), src);
                             break;
                         }
        case Opcode::stob: {
                               auto theIndex = instruction.getSrcDest(true);
                               auto& srcReg = getSourceRegister(theIndex);
                               auto src = srcReg.getByteOrdinal(0);
                               store8(computeMemoryAddress(instruction), src);
                               break;
                           }
        case Opcode::stos: {
                               auto src = getSourceRegister(instruction.getSrcDest(true)).getShortOrdinal();
                               store16(computeMemoryAddress(instruction), src);
                               break;
                           }
        case Opcode::stl: {
                              auto src = getDoubleRegister(instruction.getSrcDest(true)).getLongOrdinal();
                              store64(computeMemoryAddress(instruction), src);
                              break;
                          }
        case Opcode::stt: {
                              auto& src = getTripleRegister(instruction.getSrcDest(true));
                              store96(computeMemoryAddress(instruction), src);
                              break;
                          }
        case Opcode::stq: {
                              auto& src = getQuadRegister(instruction.getSrcDest(true));
                              store128(computeMemoryAddress(instruction), src);
                              break;
                          }
        case Opcode::stib: {
                               auto src = static_cast<ByteInteger>(getSourceRegister(instruction.getSrcDest(true)).getInteger());
                               storeByteInteger(computeMemoryAddress(instruction), src);
                               break;
                           }
        case Opcode::stis: {
                               auto src = static_cast<ShortInteger>(getSourceRegister(instruction.getSrcDest(true)).getInteger()); 
                               storeShortInteger(computeMemoryAddress(instruction), src);
                               break;
                           }
        case Opcode::shri:
            /*
             * if (src >= 0) {
             *  if (len < 32) {
             *      dest <- src/2^len
             *  } else {
             *      dest <- 0
             *  }
             * }else {
             *  if (len < 32) {
             *      dest <- (src - 2^len + 1)/2^len;
             *  } else {
             *      dest <- -1;
             *   }
             * }
             *
             */
            /// @todo perhaps implement the extra logic if necessary
            dest.setInteger(src2Int >> src1Int);
            break;
        case Opcode::shrdi: 
            // according to the manual, equivalent to divi value, 2 so that is what we're going to do for correctness sake
            dest.setInteger(src1Int < 32 && src1Int >= 0 ? src2Int / bitPositions[src1Int] : 0);
            break;
        case Opcode::synld:
            // wait until another execution unit sets the condition codes to continue after requesting a load.
            // In the case of this emulator, it really doesn't mean anything but I can see this being a synld followed by a wait
            // for synchronization. It also allows access to internal memory mapped items.
            // So I'm not sure how to implement this yet, however I think at this point I'm just going to treat is as a special kind of load
            // with condition code assignments and forced alignments

            // load basically takes care of accessing different registers and such even memory mapped ones
            dest.setOrdinal(load32(src1Ord & 0xFFFF'FFFC)); // force word alignment
                                                          // there is a _fail_ condition where a bad access condition will result in 0b000
                                                          /// @todo implement support for bad access conditions
            ac_.setConditionCode(0b010);
            break;
        case Opcode::synmov:
            // load from memory and then store to another address in a synchronous fashion
            synchronizedStore(src1Ord & 0xFFFF'FFFC, Register{load32(src2Ord)});
            /// @todo figure out how to support bad access conditions
            ac_.setConditionCode(0b010);
            break;
        case Opcode::synmovl:
            /// @todo put synchronization calls around this
            synchronizedStore((src1Ord & 0xFFFF'FFF8) /* aligned */, DoubleRegister{load64(src2Ord /* source address */)});
            /// @todo figure out how to support bad access conditions
            ac_.setConditionCode(0b010);
            break;
        case Opcode::synmovq:
            /// @todo put synchronization calls around this
            synchronizedStore(src1Ord & 0xFFFF'FFF0 /* align */, QuadRegister{load128(src2Ord /* source address */)});
            /// @todo figure out how to support bad access conditions
            ac_.setConditionCode(0b010);
            break;
        case Opcode::modpc:
            [this, &instruction]() {
                auto mask = getSourceRegister(instruction.getSrc1()).getOrdinal();
                auto& dest = getRegister(instruction.getSrcDest(false));
                if (mask != 0) {
                    if (!pc_.inSupervisorMode()) {
                        generateFault(FaultType::Type_Mismatch); /// @todo TYPE.MISMATCH
                    } else {
                        auto src = getSourceRegister(instruction.getSrc2()).getOrdinal();
                        dest.setOrdinal(pc_.modify(mask, src));
                        ProcessControls tmp(dest.getOrdinal());
                        if (tmp.getPriority() > pc_.getPriority()) {
                            /// @todo check for pending interrupts
                        }
                    }
                } else {
                    dest.setOrdinal(pc_.getValue());
                }
            }( );
            break;
        case Opcode::modtc: dest.setOrdinal(tc_.modify(src1Ord, src2Ord)); break;
        case Opcode::setbit: dest.setOrdinal(src2Ord | bitpos); break;
        case Opcode::clrbit: dest.setOrdinal(src2Ord & ~bitpos); break;
        case Opcode::calls:
            calls(instruction);
            break;
        case Opcode::ret:
            ret();
            break;
        default:
            generateFault(FaultType::Operation_InvalidOpcode);
            break;
    }
}
Ordinal
Core::getSystemProcedureTableBase() {
    return load32(getSystemAddressTableBase() + 120);
}
Ordinal
Core::getFaultProcedureTableBase() {
    return load32(getSystemAddressTableBase() + 152);

}
Ordinal
Core::getTraceTablePointer() {
    return load32(getSystemAddressTableBase() + 168);
}
Ordinal
Core::getInterruptTableBase() {
    return load32(getPRCBPtrBase() + 16);
}
Ordinal
Core::getFaultTableBase() {
    return load32(getPRCBPtrBase() + 40);
}

Ordinal
Core::getInterruptStackPointer() {
    return load32(getPRCBPtrBase() + 20);
}
/*
void
Core::clearLocalRegisters() noexcept {
    for (auto& reg : getLocals().gprs) {
        reg.setOrdinal(0);
    }
}
 */

void
Core::setDestination(RegisterIndex index, Ordinal value, TreatAsOrdinal) {
    getRegister(index).setOrdinal(value);
}
void
Core::setDestination(RegisterIndex index, Integer value, TreatAsInteger) {
    getRegister(index).setInteger(value);
}
Integer
Core::getSourceRegisterValue(RegisterIndex index, TreatAsInteger) const {
    return getSourceRegister(index).getInteger();
}
Ordinal
Core::getSourceRegisterValue(RegisterIndex index, TreatAsOrdinal) const {
    return getSourceRegister(index).getOrdinal();

}

void
Core::shro(Register& dest, Ordinal src, Ordinal len) noexcept {
    /// @todo implement "speed" optimization by only getting src if we need it
    if (len < 32) {
        dest.setOrdinal(src >> len);
    } else {
        dest.setOrdinal(0);
    }
}

void
Core::shlo(Register& dest, Ordinal src, Ordinal len) noexcept {
    if (len < 32) {
        dest.setOrdinal(src << len);
    } else {
        dest.setOrdinal(0);
    }
}



Core::Core(Ordinal salign) : ip_(0), ac_(0), pc_(0), tc_(0), salign_(salign), c_((salign * 16) - 1) {
}

void
Core::flushreg() noexcept {
    // clear all registers except the current one
    for (Ordinal curr = currentFrameIndex_ + 1; curr != currentFrameIndex_; curr = ((curr + 1) % NumRegisterFrames)) {
        frames[curr].relinquishOwnership([this](const RegisterFrame& frame, Address dest) noexcept {
            saveRegisterFrame(frame, dest);
        });
    }
}
void
Core::cmpibx(const Instruction &instruction, uint8_t mask, Integer src1, Integer src2) noexcept {
    cmpi(src1, src2);
    if ((mask & ac_.getConditionCode()) != 0) {
        // while the docs show (displacement * 4), I am currently including the bottom two bits being forced to zero in displacement
        // in the future (the HX uses those two bits as "S2" so that will be a fun future change...)

        // I do not know why the Sx manual shows adding four while the hx manual does not
        // because of this, I'm going to drop the +4  from both paths and only disable automatic incrementation if we are successful
        // this will fix an off by four problem I'm currently encountering
        advanceIPBy = 0;
        ip_.setInteger(ip_.getInteger() + instruction.getDisplacement());
    }
}

RegisterFrame&
Core::getLocals() noexcept {
    return frames[currentFrameIndex_].getUnderlyingFrame();
}
const RegisterFrame&
Core::getLocals() const noexcept {
    return frames[currentFrameIndex_].getUnderlyingFrame();
}
void
Core::call(const Instruction& instruction) noexcept {
    /// @todo implement
    // wait for any uncompleted instructions to finish
    auto spPos = getStackPointer().getOrdinal();
    auto temp = (spPos + c_) & ~c_; // round to next boundary
    auto fp = getFramePointer().getOrdinal();
    auto rip = ip_.getOrdinal() + advanceIPBy;
    getRIP().setOrdinal(rip);
    enterCall(temp);
    ip_.setInteger(ip_.getInteger() + instruction.getDisplacement());
    /// @todo expand pfp and fp to accurately model how this works
    getPFP().setOrdinal(fp);
    getFramePointer().setOrdinal(temp);
    getStackPointer().setOrdinal(temp + 64);
    advanceIPBy = 0; // we already know where we are going so do not jump ahead
}
void
Core::callx(const Instruction& instruction) noexcept {
// wait for any uncompleted instructions to finish
    auto temp = (getStackPointer().getOrdinal() + c_) & ~c_; // round to next boundary
    auto fp = getFramePointer().getOrdinal();
    auto memAddr = computeMemoryAddress(instruction);
    auto rip = ip_.getOrdinal() + advanceIPBy;
    getRIP().setOrdinal(rip); // we need to save the result correctly
/// @todo implement support for caching register frames
    enterCall(temp);
    ip_.setOrdinal(memAddr);
    getPFP().setOrdinal(fp);
    getFramePointer().setOrdinal(temp);
    getStackPointer().setOrdinal(temp + 64);
    advanceIPBy = 0; // we already know where we are going so do not jump ahead

}

void
Core::calls(const Instruction& instruction) noexcept {
    auto targ = getSourceRegister(instruction.getSrc1()).getOrdinal();
    if (targ > 259) {
        generateFault(FaultType::Protection_Length);
    } else {
        syncf();
        auto tempPE = load32(getSystemProcedureTableBase() + 48 + (4 * targ));
        auto type = tempPE & 0b11;
        auto procedureAddress = tempPE & ~0b11;
        // read entry from system-procedure table, where sptbase is address of system-procedure table from IMI
        getRegister(RegisterIndex::RIP).setOrdinal(ip_.getOrdinal() + advanceIPBy);
        ip_.setOrdinal(procedureAddress);
        Ordinal temp = 0;
        Ordinal tempRRR = 0;
        if ((type == 0b00) || pc_.inSupervisorMode()) {
            temp = (getStackPointer().getOrdinal() + c_) & ~c_;
            tempRRR = 0;
        } else {
            temp = getSupervisorStackPointer();
            tempRRR = 0b010 | (pc_.getTraceEnable() ? 0b001 : 0);
            pc_.setExecutionMode(true);
            pc_.setTraceEnable(temp & 0b1);
        }
        enterCall(temp);
        /// @todo expand pfp and fp to accurately model how this works
        PreviousFramePointer pfp(getPFP());
        pfp.setAddress(getFramePointer().getOrdinal());
        pfp.setReturnType(tempRRR);
        getFramePointer().setOrdinal(temp);
        getStackPointer().setOrdinal(temp + 64);
        // we do not want to jump ahead on calls
        advanceIPBy = 0;
    }
}
void
Core::ret() noexcept {
    syncf();
    PreviousFramePointer pfp(getPFP());
    auto restoreStandardFrame = [this]() {
        exitCall();
        auto returnValue = getRIP().getOrdinal();
        ip_.setOrdinal(returnValue);
        advanceIPBy = 0; // we already computed ahead of time where we will return to
    };
    switch (pfp.getReturnType()) {
        case 0b000:
            restoreStandardFrame();
            break;
        case 0b001:
            [this, &restoreStandardFrame]() {
                auto& fp = getFramePointer();
                auto x = load32(fp.getOrdinal() - 16);
                auto y = load32(fp.getOrdinal() - 12);
                restoreStandardFrame();
                ac_.setValue(y);
                if (pc_.inSupervisorMode()) {
                    pc_.setValue(x);
                }
            }();
            break;
        case 0b010:
            [this, &restoreStandardFrame]() {
                if (pc_.inSupervisorMode()) {
                    pc_.setTraceEnable(false);
                    pc_.setExecutionMode(false);
                }
                restoreStandardFrame();
            }();
            break;
        case 0b011:
            [this, &restoreStandardFrame]() {
                if (pc_.inSupervisorMode())  {
                    pc_.setTraceEnable(true);
                    pc_.setExecutionMode(false);
                }
                restoreStandardFrame();
            }();
            break;
        case 0b111: // interrupt return
            [this,&restoreStandardFrame]() {
                auto& fp = getFramePointer();
                auto x = load32(fp.getOrdinal() - 16);
                auto y = load32(fp.getOrdinal() - 12);
                restoreStandardFrame();
                ac_.setValue(y);
                if (pc_.inSupervisorMode()) {
                    pc_.setValue(x);
                    /// @todo check_pending_interrupts
                }
            }();
            break;
        default:
            // undefined
            break;
    }
}
Ordinal
Core::properFramePointerAddress() const noexcept {
    // we have to remember that a given number of bits needs to be ignored when dealing with the frame pointer
    // we have to use the "c_" parameter for this
    return getFramePointer().getOrdinal() & (~c_);
}
Core::LocalRegisterPack&
Core::getNextPack() noexcept {
    return frames[(currentFrameIndex_ + 1) % NumRegisterFrames];
}
Core::LocalRegisterPack&
Core::getPreviousPack() noexcept {
    return frames[(currentFrameIndex_ - 1) % NumRegisterFrames];
}
void
Core::exitCall() noexcept {
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("ENTERING ");
    Serial.println(__PRETTY_FUNCTION__);
    Serial.print("OLD FP: 0x");
    Serial.println(properFramePointerAddress(), HEX);
#endif
#endif
    getFramePointer().setOrdinal(getPFP().getOrdinal());
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("NEW FP: 0x");
    Serial.println(properFramePointerAddress(), HEX);
#endif
#endif
    // compute the new frame pointer address
    auto targetAddress = properFramePointerAddress();
    // okay we are done with the current frame so relinquish ownership
    frames[currentFrameIndex_].relinquishOwnership();
    getPreviousPack().restoreOwnership(targetAddress,
                          [this](const RegisterFrame& frame, Address targetAddress) noexcept { saveRegisterFrame(frame, targetAddress); },
                          [this](RegisterFrame& frame, Address targetAddress) noexcept { restoreRegisterFrame(frame, targetAddress); });
    // okay the restoration is complete so just decrement the address
    --currentFrameIndex_;
    currentFrameIndex_ %= NumRegisterFrames;
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("EXITING ");
    Serial.println(__PRETTY_FUNCTION__);
#endif
#endif
}
void
Core::enterCall(Address newFP) noexcept {
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("ENTERING ");
    Serial.println(__PRETTY_FUNCTION__);
    Serial.print("OLD FP: 0x");
    Serial.println(properFramePointerAddress(), HEX);
    Serial.print("NEW FP: 0x");
    Serial.println(newFP, HEX);
#endif
#endif
    // this is much simpler than exiting, we just need to take control of the next register frame in the set
    getNextPack().takeOwnership(newFP, [this](const RegisterFrame& frame, Address address) noexcept { saveRegisterFrame(frame, address); });
    // then increment the frame index
    ++currentFrameIndex_;
    currentFrameIndex_ %= NumRegisterFrames;
#ifdef EMULATOR_TRACE
#ifdef ARDUINO
    Serial.print("EXITING ");
    Serial.println(__PRETTY_FUNCTION__);
#endif
#endif
}


