<stg><name>Crypto_Pipeline_POLY_MOD_MODULUS_LOOP114</name>


<trans_list>

<trans id="178" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast

]]></Node>
<StgValue><ssdm name="RAMSel_cast_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i13 0, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc152.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc152.2:0 %j_16 = load i13 %j

]]></Node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc152.2:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc152.2:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %j_16, i32 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc152.2:3 %br_ln96 = br i1 %tmp, void %for.inc152.2.split, void %sw.epilog.loopexit11.exitStub

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="13">
<![CDATA[
for.inc152.2.split:0 %j_19_cast89 = zext i13 %j_16

]]></Node>
<StgValue><ssdm name="j_19_cast89"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="13">
<![CDATA[
for.inc152.2.split:1 %empty = trunc i13 %j_16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:4 %DataRAM_2_addr_2 = getelementptr i32 %DataRAM_2, i64 0, i64 %j_19_cast89

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:5 %DataRAM_5_addr_2 = getelementptr i32 %DataRAM_5, i64 0, i64 %j_19_cast89

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:6 %DataRAM_8_addr_2 = getelementptr i32 %DataRAM_8, i64 0, i64 %j_19_cast89

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:7 %DataRAM_11_addr_2 = getelementptr i32 %DataRAM_11, i64 0, i64 %j_19_cast89

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:8 %DataRAM_2_load_1 = load i12 %DataRAM_2_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:9 %DataRAM_5_load_1 = load i12 %DataRAM_5_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:10 %DataRAM_8_load_1 = load i12 %DataRAM_8_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:11 %DataRAM_11_load_1 = load i12 %DataRAM_11_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc152.2.split:14 %or_ln96 = or i12 %empty, i12 1

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="12">
<![CDATA[
for.inc152.2.split:15 %zext_ln99 = zext i12 %or_ln96

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:16 %DataRAM_2_addr_3 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:17 %DataRAM_5_addr_3 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:18 %DataRAM_8_addr_3 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:19 %DataRAM_11_addr_3 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:32 %DataRAM_2_load_2 = load i12 %DataRAM_2_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:33 %DataRAM_5_load_2 = load i12 %DataRAM_5_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:34 %DataRAM_8_load_2 = load i12 %DataRAM_8_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:35 %DataRAM_11_load_2 = load i12 %DataRAM_11_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc152.2.split:50 %switch_ln101 = switch i2 %RAMSel_cast_read, void %arrayidx14555.2.3.case.3, i2 0, void %arrayidx14555.2.3.case.0, i2 1, void %arrayidx14555.2.3.case.1, i2 2, void %arrayidx14555.2.3.case.2

]]></Node>
<StgValue><ssdm name="switch_ln101"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx14555.2.3.exit:0 %add_ln96 = add i13 %j_16, i13 4

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx14555.2.3.exit:1 %store_ln96 = store i13 %add_ln96, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14555.2.3.exit:2 %br_ln96 = br void %for.inc152.2

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:8 %DataRAM_2_load_1 = load i12 %DataRAM_2_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:9 %DataRAM_5_load_1 = load i12 %DataRAM_5_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:10 %DataRAM_8_load_1 = load i12 %DataRAM_8_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:11 %DataRAM_11_load_1 = load i12 %DataRAM_11_addr_2

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc152.2.split:12 %ModInput = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_1, i32 %DataRAM_5_load_1, i32 %DataRAM_8_load_1, i32 %DataRAM_11_load_1, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="ModInput"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc152.2.split:20 %or_ln96_1 = or i12 %empty, i12 2

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
for.inc152.2.split:21 %zext_ln99_1 = zext i12 %or_ln96_1

]]></Node>
<StgValue><ssdm name="zext_ln99_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:22 %DataRAM_2_addr_4 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln99_1

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:23 %DataRAM_5_addr_4 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln99_1

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:24 %DataRAM_8_addr_4 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln99_1

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:25 %DataRAM_11_addr_4 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln99_1

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc152.2.split:26 %or_ln96_2 = or i12 %empty, i12 3

]]></Node>
<StgValue><ssdm name="or_ln96_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="12">
<![CDATA[
for.inc152.2.split:27 %zext_ln99_2 = zext i12 %or_ln96_2

]]></Node>
<StgValue><ssdm name="zext_ln99_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:28 %DataRAM_2_addr_5 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_2_addr_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:29 %DataRAM_5_addr_5 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_5_addr_5"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:30 %DataRAM_8_addr_5 = getelementptr i32 %DataRAM_8, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_8_addr_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152.2.split:31 %DataRAM_11_addr_5 = getelementptr i32 %DataRAM_11, i64 0, i64 %zext_ln99_2

]]></Node>
<StgValue><ssdm name="DataRAM_11_addr_5"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:32 %DataRAM_2_load_2 = load i12 %DataRAM_2_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:33 %DataRAM_5_load_2 = load i12 %DataRAM_5_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:34 %DataRAM_8_load_2 = load i12 %DataRAM_8_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:35 %DataRAM_11_load_2 = load i12 %DataRAM_11_addr_3

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc152.2.split:36 %ModInput_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_2, i32 %DataRAM_5_load_2, i32 %DataRAM_8_load_2, i32 %DataRAM_11_load_2, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="ModInput_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:38 %DataRAM_2_load_3 = load i12 %DataRAM_2_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:39 %DataRAM_5_load_3 = load i12 %DataRAM_5_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:40 %DataRAM_8_load_3 = load i12 %DataRAM_8_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:41 %DataRAM_11_load_3 = load i12 %DataRAM_11_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:44 %DataRAM_2_load_4 = load i12 %DataRAM_2_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:45 %DataRAM_5_load_4 = load i12 %DataRAM_5_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:46 %DataRAM_8_load_4 = load i12 %DataRAM_8_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:47 %DataRAM_11_load_4 = load i12 %DataRAM_11_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="77" st_id="3" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:13 %ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput

]]></Node>
<StgValue><ssdm name="ModRes"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:38 %DataRAM_2_load_3 = load i12 %DataRAM_2_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:39 %DataRAM_5_load_3 = load i12 %DataRAM_5_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:40 %DataRAM_8_load_3 = load i12 %DataRAM_8_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:41 %DataRAM_11_load_3 = load i12 %DataRAM_11_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc152.2.split:42 %ModInput_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_3, i32 %DataRAM_5_load_3, i32 %DataRAM_8_load_3, i32 %DataRAM_11_load_3, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="ModInput_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:44 %DataRAM_2_load_4 = load i12 %DataRAM_2_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_2_load_4"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:45 %DataRAM_5_load_4 = load i12 %DataRAM_5_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_5_load_4"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:46 %DataRAM_8_load_4 = load i12 %DataRAM_8_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_8_load_4"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="12">
<![CDATA[
for.inc152.2.split:47 %DataRAM_11_load_4 = load i12 %DataRAM_11_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_11_load_4"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc152.2.split:48 %ModInput_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_2_load_4, i32 %DataRAM_5_load_4, i32 %DataRAM_8_load_4, i32 %DataRAM_11_load_4, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="ModInput_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="88" st_id="4" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:13 %ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput

]]></Node>
<StgValue><ssdm name="ModRes"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:37 %ModRes_1 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_1

]]></Node>
<StgValue><ssdm name="ModRes_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="90" st_id="5" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:13 %ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput

]]></Node>
<StgValue><ssdm name="ModRes"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:37 %ModRes_1 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_1

]]></Node>
<StgValue><ssdm name="ModRes_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:43 %ModRes_2 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_2

]]></Node>
<StgValue><ssdm name="ModRes_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="93" st_id="6" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:13 %ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput

]]></Node>
<StgValue><ssdm name="ModRes"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:37 %ModRes_1 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_1

]]></Node>
<StgValue><ssdm name="ModRes_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:43 %ModRes_2 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_2

]]></Node>
<StgValue><ssdm name="ModRes_2"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:49 %ModRes_3 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_3

]]></Node>
<StgValue><ssdm name="ModRes_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="97" st_id="7" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:13 %ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput

]]></Node>
<StgValue><ssdm name="ModRes"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:37 %ModRes_1 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_1

]]></Node>
<StgValue><ssdm name="ModRes_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:43 %ModRes_2 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_2

]]></Node>
<StgValue><ssdm name="ModRes_2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:49 %ModRes_3 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_3

]]></Node>
<StgValue><ssdm name="ModRes_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="101" st_id="8" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:13 %ModRes = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput

]]></Node>
<StgValue><ssdm name="ModRes"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:37 %ModRes_1 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_1

]]></Node>
<StgValue><ssdm name="ModRes_1"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:43 %ModRes_2 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_2

]]></Node>
<StgValue><ssdm name="ModRes_2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:49 %ModRes_3 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_3

]]></Node>
<StgValue><ssdm name="ModRes_3"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.2:0 %store_ln101 = store i32 %ModRes, i12 %DataRAM_8_addr_2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.1:0 %store_ln101 = store i32 %ModRes, i12 %DataRAM_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.0:0 %store_ln101 = store i32 %ModRes, i12 %DataRAM_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.3:0 %store_ln101 = store i32 %ModRes, i12 %DataRAM_11_addr_2

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
sw.epilog.loopexit11.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="109" st_id="9" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:37 %ModRes_1 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_1

]]></Node>
<StgValue><ssdm name="ModRes_1"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:43 %ModRes_2 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_2

]]></Node>
<StgValue><ssdm name="ModRes_2"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:49 %ModRes_3 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_3

]]></Node>
<StgValue><ssdm name="ModRes_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="112" st_id="10" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:43 %ModRes_2 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_2

]]></Node>
<StgValue><ssdm name="ModRes_2"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:49 %ModRes_3 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_3

]]></Node>
<StgValue><ssdm name="ModRes_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc152.2.split:2 %speclooptripcount_ln98 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln98"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc152.2.split:3 %specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc152.2.split:49 %ModRes_3 = call i32 @MOD_PLAINTEXTMODULUS, i32 %ModInput_3

]]></Node>
<StgValue><ssdm name="ModRes_3"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.2:1 %store_ln101 = store i32 %ModRes_1, i12 %DataRAM_8_addr_3

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.2:2 %store_ln101 = store i32 %ModRes_2, i12 %DataRAM_8_addr_4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.1:1 %store_ln101 = store i32 %ModRes_1, i12 %DataRAM_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.1:2 %store_ln101 = store i32 %ModRes_2, i12 %DataRAM_5_addr_4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.0:1 %store_ln101 = store i32 %ModRes_1, i12 %DataRAM_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.0:2 %store_ln101 = store i32 %ModRes_2, i12 %DataRAM_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.3:1 %store_ln101 = store i32 %ModRes_1, i12 %DataRAM_11_addr_3

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.3:2 %store_ln101 = store i32 %ModRes_2, i12 %DataRAM_11_addr_4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="125" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.2:3 %store_ln101 = store i32 %ModRes_3, i12 %DataRAM_8_addr_5

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14555.2.3.case.2:4 %br_ln101 = br void %arrayidx14555.2.3.exit

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.1:3 %store_ln101 = store i32 %ModRes_3, i12 %DataRAM_5_addr_5

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14555.2.3.case.1:4 %br_ln101 = br void %arrayidx14555.2.3.exit

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.0:3 %store_ln101 = store i32 %ModRes_3, i12 %DataRAM_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14555.2.3.case.0:4 %br_ln101 = br void %arrayidx14555.2.3.exit

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx14555.2.3.case.3:3 %store_ln101 = store i32 %ModRes_3, i12 %DataRAM_11_addr_5

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx14555.2.3.case.3:4 %br_ln101 = br void %arrayidx14555.2.3.exit

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
