-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.1_2/1049935 Production Release                 
-- Build Date:               Sat Jun 10 10:53:51 PDT 2023                        
                                                                                 
-- Generated by:             lc4976@hansolo.poly.edu                             
-- Generated date:           Tue Apr 09 23:09:14 EDT 2024                        

Solution Settings: ShiftRows.v1
  Current state: extract
  Project: Catapult_11

Design Input Files Specified
  $PROJECT_HOME/temp_dut.c

Processes/Blocks in Design
  Process         Real Operation(s) count Latency Throughput Reset Length II Comments 
  --------------- ----------------------- ------- ---------- ------------ -- --------
  /ShiftRows/core                       3       0          2            1  0          
  Design Total:                         3       0          2            1  0          
  
Bill Of Materials (Datapath)
  Component Name                 Area Score Area(Combinational) AreaSeq Delay Post Alloc Post Assign 
  ------------------------------ ---------- ------------------- ------- ----- ---------- -----------
  [Lib: mgc_ioport]                                                                                  
  mgc_inout_prereg_en(1,128)          0.000               0.000   0.000 0.000          1           1 
  mgc_io_sync(0)                      0.000               0.000   0.000 0.000          1           1 
  [Lib: nangate-45nm_beh]                                                                            
  mgc_reg_pos(1,0,0,1,0,0,0,1)        6.384               1.862   4.522 0.106          0           1 
                                                                                                     
  TOTAL AREA (After Assignment):      6.384               2.000   5.000                              
  
Area Scores
                    Post-Scheduling Post-DP & FSM Post-Assignment 
  ----------------- --------------- ------------- ---------------
  Total Area Score:    817.2          23.4            23.9        
  Total Reg:           817.2 (100%)   22.4  (96%)     22.4  (94%) 
                                                                  
  DataPath:            817.2 (100%)    6.4  (27%)      6.4  (27%) 
    MUX:                 0.0           0.0             0.0        
    FUNC:                0.0           0.0             0.0        
    LOGIC:               0.0           0.0             0.0        
    BUFFER:              0.0           0.0             0.0        
    MEM:                 0.0           0.0             0.0        
    ROM:                 0.0           0.0             0.0        
    REG:               817.2 (100%)    6.4 (100%)      6.4 (100%) 
                                                                  
  
  FSM:                   0.0          17.0  (73%)     17.5  (73%) 
    FSM-REG:             0.0          16.0  (94%)     16.0  (91%) 
    FSM-COMB:            0.0           1.0   (6%)      1.5   (9%) 
                                                                  
  
  
  (MUX = multiplexers; FUNC = datapath logic (e.g. add/mult); LOGIC = control logic)

Register-to-Variable Mappings
  Register                     Size(bits) Gated Register CG Opt Done Variables                                             
  ---------------------------- ---------- -------------- ----------- -----------------------------------------------------
  reg(state.triosy:obj.ld).cse          1                            reg(state.triosy:obj.ld).cse                          
                                                                                                                           
  Total:                                1              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
  
Timing Report
  Critical Path
    Max Delay:  0.106
    Slack:      19.894
    
    Path                              Startpoint                      Endpoint                       Delay  Slack   
    --------------------------------- ------------------------------- ------------------------------ ------ -------
    1                                 ShiftRows:core/state.triosy:obj ShiftRows/state.triosy.lz      0.1060 19.8940 
                                                                                                                    
      Instance                        Component                                                      Delta  Delay   
      --------                        ---------                                                      -----  -----   
      ShiftRows:core/state.triosy:obj mgc_io_sync_v2_0                                               0.1060 0.1060  
      ShiftRows:core/state.triosy.lz                                                                 0.0000 0.1060  
      ShiftRows/state.triosy.lz                                                                      0.0000 0.1060  
                                                                                                                    
    2                                 ShiftRows:core/state.triosy:obj ShiftRows:core/state.triosy.lz 0.1060 19.8940 
                                                                                                                    
      Instance                        Component                                                      Delta  Delay   
      --------                        ---------                                                      -----  -----   
      ShiftRows:core/state.triosy:obj mgc_io_sync_v2_0                                               0.1060 0.1060  
      ShiftRows:core/state.triosy.lz                                                                 0.0000 0.1060  
                                                                                                                    
    
  Register Input and Register-to-Output Slack
    Clock period or pin-to-reg delay constraint (clk): 20.0
    Clock uncertainty constraint (clk)               : 0.0
    
    Instance                                Port                       Slack (Delay) Messages 
    --------------------------------------- ------------------------ ------- ------- --------
    ShiftRows:core/reg(state.triosy:obj.ld) slc(fsm_output)(1)#2.itm 20.0000  0.0000          
    ShiftRows                               state:rsc.zout           20.0000  0.0000          
    ShiftRows                               state:rsc.lzout          20.0000  0.0000          
    ShiftRows                               state.triosy.lz          19.8940  0.1060          
    
Operator Bitwidth Summary
  Operation Size (bits) Count 
  --------- ----------- -----
  read_port                   
  -                 128     1 
  read_sync                   
  -                   0     1 
  reg                         
  -                   1     1 
  
End of Report
