********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : May 29 2020
DATE   : 2020-06-04.16:41:55
COMMAND: -cd chapter-22 22.3--resetall_illegal.sv -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l 22.3--resetall_illegal.sv.log

[ERR:PP0120] 22.3--resetall_illegal.sv:10: Illegal directive in design element "`resetall".

[SNT:PA0207] 22.3--resetall_illegal.sv:11: Syntax error: no viable alternative at input 'module top ();\n`',
`resetall
^-- ./slpp_all/work/22.3--resetall_illegal.sv:11:0:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 1
[WARNING] : 0
[   NOTE] : 0

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

