#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020a40217a00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020a401d4c40 .scope module, "tb_day3" "tb_day3" 3 3;
 .timescale -9 -12;
v0000020a4028bc10_0 .var "clk", 0 0;
v0000020a4028c750_0 .var "clk0", 0 0;
v0000020a4028c7f0_0 .var "clk1", 0 0;
v0000020a4028ba30_0 .var "d_in", 0 0;
v0000020a4028c890_0 .net "d_out", 0 0, v0000020a40227330_0;  1 drivers
v0000020a40298f40_0 .net "div2_clk", 0 0, v0000020a4028b8f0_0;  1 drivers
v0000020a40299260_0 .net "div3_clk", 0 0, L_0000020a40229a00;  1 drivers
v0000020a40299e40_0 .net "edge_any", 0 0, L_0000020a40229c30;  1 drivers
v0000020a40299620_0 .net "edge_fall", 0 0, L_0000020a40229ae0;  1 drivers
v0000020a402982c0_0 .net "edge_rise", 0 0, L_0000020a402297d0;  1 drivers
v0000020a40299a80_0 .var "edge_sig", 0 0;
v0000020a40299d00_0 .var "j_in", 0 0;
v0000020a402994e0_0 .net "jk_out", 0 0, v0000020a402270b0_0;  1 drivers
v0000020a402993a0_0 .net "johnson_q", 3 0, v0000020a4028ce30_0;  1 drivers
v0000020a402996c0_0 .var "k_in", 0 0;
v0000020a402998a0_0 .net "lfsr_q", 7 0, v0000020a4028d3d0_0;  1 drivers
v0000020a40298ae0_0 .net "mux_clk_out", 0 0, L_0000020a40229bc0;  1 drivers
v0000020a40299b20_0 .var "mux_sel", 0 0;
v0000020a40299580_0 .var "psr_load", 0 0;
v0000020a40298400_0 .var "psr_pin", 7 0;
v0000020a40298a40_0 .net "psr_q", 7 0, v0000020a40225490_0;  1 drivers
v0000020a40298ea0_0 .var "psr_shift", 0 0;
v0000020a40299940_0 .var "psr_sin", 0 0;
v0000020a40298680_0 .net "ring_q", 3 0, v0000020a4021e140_0;  1 drivers
v0000020a40299440_0 .net "ripple_count", 3 0, v0000020a4021dba0_0;  1 drivers
v0000020a40299da0_0 .var "rst_n", 0 0;
v0000020a40298b80_0 .net "sync_count", 3 0, v0000020a40225d50_0;  1 drivers
v0000020a40299760_0 .var "sync_en", 0 0;
v0000020a40299800_0 .var "sync_rst_n", 0 0;
v0000020a402999e0_0 .var "sync_up", 0 0;
v0000020a402989a0_0 .var "t_in", 0 0;
v0000020a40298720_0 .net "t_out", 0 0, v0000020a402264d0_0;  1 drivers
v0000020a40299bc0_0 .var "usr_mode", 1 0;
v0000020a40298540_0 .var "usr_pin", 7 0;
v0000020a402984a0_0 .net "usr_q", 7 0, v0000020a40227290_0;  1 drivers
v0000020a40298c20_0 .var "usr_sin_l", 0 0;
v0000020a40298360_0 .var "usr_sin_r", 0 0;
S_0000020a401d4dd0 .scope module, "dut21a" "d_ff" 3 57, 4 1 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0000020a40226e30_0 .net "clk", 0 0, v0000020a4028bc10_0;  1 drivers
v0000020a40226110_0 .net "d", 0 0, v0000020a4028ba30_0;  1 drivers
v0000020a40227330_0 .var "q", 0 0;
v0000020a40227010_0 .net "rst_n", 0 0, v0000020a40299da0_0;  1 drivers
E_0000020a4022b4f0/0 .event negedge, v0000020a40227010_0;
E_0000020a4022b4f0/1 .event posedge, v0000020a40226e30_0;
E_0000020a4022b4f0 .event/or E_0000020a4022b4f0/0, E_0000020a4022b4f0/1;
S_0000020a40204320 .scope module, "dut21b" "t_ff" 3 58, 4 11 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "t";
    .port_info 3 /OUTPUT 1 "q";
v0000020a40226070_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a402264d0_0 .var "q", 0 0;
v0000020a40225ad0_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
v0000020a40225cb0_0 .net "t", 0 0, v0000020a402989a0_0;  1 drivers
S_0000020a402044b0 .scope module, "dut21c" "jk_ff" 3 59, 4 21 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
v0000020a402266b0_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a402261b0_0 .net "j", 0 0, v0000020a40299d00_0;  1 drivers
v0000020a40225990_0 .net "k", 0 0, v0000020a402996c0_0;  1 drivers
v0000020a402270b0_0 .var "q", 0 0;
v0000020a40227150_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
S_0000020a40204640 .scope module, "dut22" "parallel_shift_reg" 3 61, 5 1 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "load_en";
    .port_info 3 /INPUT 1 "shift_en";
    .port_info 4 /INPUT 8 "p_in";
    .port_info 5 /INPUT 1 "s_in";
    .port_info 6 /OUTPUT 8 "q";
P_0000020a4022b170 .param/l "N" 0 5 1, +C4<00000000000000000000000000001000>;
v0000020a402269d0_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a402257b0_0 .net "load_en", 0 0, v0000020a40299580_0;  1 drivers
v0000020a40225df0_0 .net "p_in", 7 0, v0000020a40298400_0;  1 drivers
v0000020a40225490_0 .var "q", 7 0;
v0000020a40225b70_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
v0000020a40225f30_0 .net "s_in", 0 0, v0000020a40299940_0;  1 drivers
v0000020a40225c10_0 .net "shift_en", 0 0, v0000020a40298ea0_0;  1 drivers
S_0000020a401e1460 .scope module, "dut23" "univ_shift_reg" 3 62, 6 1 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "mode";
    .port_info 3 /INPUT 8 "p_in";
    .port_info 4 /INPUT 1 "s_in_left";
    .port_info 5 /INPUT 1 "s_in_right";
    .port_info 6 /OUTPUT 8 "q";
P_0000020a4022ad70 .param/l "N" 0 6 1, +C4<00000000000000000000000000001000>;
v0000020a40226430_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a40225e90_0 .net "mode", 1 0, v0000020a40299bc0_0;  1 drivers
v0000020a40226250_0 .net "p_in", 7 0, v0000020a40298540_0;  1 drivers
v0000020a40227290_0 .var "q", 7 0;
v0000020a40225670_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
v0000020a40226a70_0 .net "s_in_left", 0 0, v0000020a40298c20_0;  1 drivers
v0000020a40226b10_0 .net "s_in_right", 0 0, v0000020a40298360_0;  1 drivers
S_0000020a401e15f0 .scope module, "dut24" "sync_counter" 3 64, 7 1 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "up_down";
    .port_info 4 /OUTPUT 4 "count";
P_0000020a4022b8b0 .param/l "N" 0 7 1, +C4<00000000000000000000000000000100>;
v0000020a40225fd0_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a40225d50_0 .var "count", 3 0;
v0000020a40225530_0 .net "en", 0 0, v0000020a40299760_0;  1 drivers
v0000020a402267f0_0 .net "rst_n", 0 0, v0000020a40299800_0;  1 drivers
v0000020a40225a30_0 .net "up_down", 0 0, v0000020a402999e0_0;  1 drivers
E_0000020a4022acb0/0 .event negedge, v0000020a402267f0_0;
E_0000020a4022acb0/1 .event posedge, v0000020a40226e30_0;
E_0000020a4022acb0 .event/or E_0000020a4022acb0/0, E_0000020a4022acb0/1;
S_0000020a401e1780 .scope module, "dut25" "ripple_counter" 3 65, 8 1 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 4 "count";
P_0000020a4022b670 .param/l "N" 0 8 1, +C4<00000000000000000000000000000100>;
v0000020a40226bb0_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a4021dba0_0 .var "count", 3 0;
v0000020a4021d7e0_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
E_0000020a4022ab70 .event negedge, v0000020a40227010_0, v0000020a40226e30_0;
L_0000020a40299c60 .part v0000020a4021dba0_0, 0, 1;
L_0000020a40298220 .part v0000020a4021dba0_0, 1, 1;
L_0000020a40298900 .part v0000020a4021dba0_0, 2, 1;
S_0000020a401fcc20 .scope generate, "ripple_stage[1]" "ripple_stage[1]" 8 14, 8 14 0, S_0000020a401e1780;
 .timescale 0 0;
P_0000020a4022a9f0 .param/l "i" 0 8 14, +C4<01>;
v0000020a40226570_0 .net *"_ivl_1", 0 0, L_0000020a40299c60;  1 drivers
E_0000020a4022b1b0 .event negedge, v0000020a40227010_0, L_0000020a40299c60;
S_0000020a401fcdb0 .scope generate, "ripple_stage[2]" "ripple_stage[2]" 8 14, 8 14 0, S_0000020a401e1780;
 .timescale 0 0;
P_0000020a4022b630 .param/l "i" 0 8 14, +C4<010>;
v0000020a40226750_0 .net *"_ivl_1", 0 0, L_0000020a40298220;  1 drivers
E_0000020a4022aef0 .event negedge, v0000020a40227010_0, L_0000020a40298220;
S_0000020a401fcf40 .scope generate, "ripple_stage[3]" "ripple_stage[3]" 8 14, 8 14 0, S_0000020a401e1780;
 .timescale 0 0;
P_0000020a4022ac30 .param/l "i" 0 8 14, +C4<011>;
v0000020a40226890_0 .net *"_ivl_1", 0 0, L_0000020a40298900;  1 drivers
E_0000020a4022acf0 .event negedge, v0000020a40227010_0, L_0000020a40298900;
S_0000020a401f7a10 .scope module, "dut26a" "ring_counter" 3 67, 9 1 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 4 "q";
P_0000020a4022b770 .param/l "N" 0 9 1, +C4<00000000000000000000000000000100>;
v0000020a4021d560_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a4021e140_0 .var "q", 3 0;
v0000020a4021dc40_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
S_0000020a401f7ba0 .scope module, "dut26b" "johnson_counter" 3 68, 9 11 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 4 "q";
P_0000020a4022b0f0 .param/l "N" 0 9 11, +C4<00000000000000000000000000000100>;
v0000020a4021dce0_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a4028ce30_0 .var "q", 3 0;
v0000020a4028d510_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
S_0000020a401f0330 .scope module, "dut27" "lfsr" 3 70, 10 1 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "q";
P_0000020a4022adb0 .param/l "N" 0 10 1, +C4<00000000000000000000000000001000>;
L_0000020a40229d80 .functor XOR 1, L_0000020a40299ee0, L_0000020a40299f80, C4<0>, C4<0>;
L_0000020a40229df0 .functor XOR 1, L_0000020a40229d80, L_0000020a402980e0, C4<0>, C4<0>;
L_0000020a40229a70 .functor XOR 1, L_0000020a40229df0, L_0000020a40298180, C4<0>, C4<0>;
v0000020a4028bcb0_0 .net *"_ivl_1", 0 0, L_0000020a40299ee0;  1 drivers
v0000020a4028cbb0_0 .net *"_ivl_11", 0 0, L_0000020a40298180;  1 drivers
v0000020a4028c9d0_0 .net *"_ivl_3", 0 0, L_0000020a40299f80;  1 drivers
v0000020a4028c2f0_0 .net *"_ivl_4", 0 0, L_0000020a40229d80;  1 drivers
v0000020a4028b670_0 .net *"_ivl_7", 0 0, L_0000020a402980e0;  1 drivers
v0000020a4028b850_0 .net *"_ivl_8", 0 0, L_0000020a40229df0;  1 drivers
v0000020a4028d150_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a4028cc50_0 .net "feedback", 0 0, L_0000020a40229a70;  1 drivers
v0000020a4028d3d0_0 .var "q", 7 0;
v0000020a4028c930_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
L_0000020a40299ee0 .part v0000020a4028d3d0_0, 7, 1;
L_0000020a40299f80 .part v0000020a4028d3d0_0, 5, 1;
L_0000020a402980e0 .part v0000020a4028d3d0_0, 4, 1;
L_0000020a40298180 .part v0000020a4028d3d0_0, 3, 1;
S_0000020a401f05d0 .scope module, "dut28a" "clk_div_even" 3 72, 11 1 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
P_0000020a4022b6f0 .param/l "DIV" 0 11 1, +C4<00000000000000000000000000000100>;
v0000020a4028bf30_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a4028b8f0_0 .var "clk_out", 0 0;
v0000020a4028d010_0 .var "count", 1 0;
v0000020a4028bad0_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
S_0000020a4028dfe0 .scope module, "dut28b" "clk_div_odd_3" 3 73, 11 18 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
L_0000020a40229a00 .functor OR 1, v0000020a4028ced0_0, v0000020a4028c250_0, C4<0>, C4<0>;
v0000020a4028c110_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a4028d470_0 .net "clk_out", 0 0, L_0000020a40229a00;  alias, 1 drivers
v0000020a4028c1b0_0 .var "count", 1 0;
v0000020a4028c430_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
v0000020a4028ced0_0 .var "t1", 0 0;
v0000020a4028c250_0 .var "t2", 0 0;
S_0000020a4028d680 .scope module, "dut29" "edge_detector" 3 75, 12 1 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "sig_in";
    .port_info 3 /OUTPUT 1 "rising_edge";
    .port_info 4 /OUTPUT 1 "falling_edge";
    .port_info 5 /OUTPUT 1 "any_edge";
L_0000020a40229f40 .functor NOT 1, v0000020a4028cd90_0, C4<0>, C4<0>, C4<0>;
L_0000020a402297d0 .functor AND 1, v0000020a4028c570_0, L_0000020a40229f40, C4<1>, C4<1>;
L_0000020a40229840 .functor NOT 1, v0000020a4028c570_0, C4<0>, C4<0>, C4<0>;
L_0000020a40229ae0 .functor AND 1, L_0000020a40229840, v0000020a4028cd90_0, C4<1>, C4<1>;
L_0000020a40229c30 .functor XOR 1, v0000020a4028c570_0, v0000020a4028cd90_0, C4<0>, C4<0>;
v0000020a4028ccf0_0 .net *"_ivl_0", 0 0, L_0000020a40229f40;  1 drivers
v0000020a4028b710_0 .net *"_ivl_4", 0 0, L_0000020a40229840;  1 drivers
v0000020a4028c390_0 .net "any_edge", 0 0, L_0000020a40229c30;  alias, 1 drivers
v0000020a4028b7b0_0 .net "clk", 0 0, v0000020a4028bc10_0;  alias, 1 drivers
v0000020a4028cb10_0 .net "falling_edge", 0 0, L_0000020a40229ae0;  alias, 1 drivers
v0000020a4028c4d0_0 .net "rising_edge", 0 0, L_0000020a402297d0;  alias, 1 drivers
v0000020a4028bb70_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
v0000020a4028c570_0 .var "sig_d1", 0 0;
v0000020a4028cd90_0 .var "sig_d2", 0 0;
v0000020a4028c610_0 .net "sig_in", 0 0, v0000020a40299a80_0;  1 drivers
S_0000020a4028d810 .scope module, "dut30" "glitch_free_clk_mux" 3 77, 13 1 0, S_0000020a401d4c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk0";
    .port_info 1 /INPUT 1 "clk1";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "select";
    .port_info 4 /OUTPUT 1 "out_clk";
L_0000020a40229b50 .functor AND 1, v0000020a4028c750_0, v0000020a4028d290_0, C4<1>, C4<1>;
L_0000020a4022a1e0 .functor AND 1, v0000020a4028c7f0_0, v0000020a4028d330_0, C4<1>, C4<1>;
L_0000020a40229bc0 .functor OR 1, L_0000020a40229b50, L_0000020a4022a1e0, C4<0>, C4<0>;
v0000020a4028bd50_0 .net *"_ivl_4", 0 0, L_0000020a40229b50;  1 drivers
v0000020a4028ca70_0 .net *"_ivl_6", 0 0, L_0000020a4022a1e0;  1 drivers
v0000020a4028be90_0 .net "clk0", 0 0, v0000020a4028c750_0;  1 drivers
v0000020a4028bdf0_0 .net "clk1", 0 0, v0000020a4028c7f0_0;  1 drivers
v0000020a4028d1f0_0 .net "en0", 0 0, v0000020a4028d290_0;  1 drivers
v0000020a4028cf70_0 .net "en1", 0 0, v0000020a4028d330_0;  1 drivers
v0000020a4028d0b0_0 .net "out_clk", 0 0, L_0000020a40229bc0;  alias, 1 drivers
v0000020a4028c070_0 .var "q0_ff1", 0 0;
v0000020a4028d290_0 .var "q0_ff2", 0 0;
v0000020a4028bfd0_0 .var "q1_ff1", 0 0;
v0000020a4028d330_0 .var "q1_ff2", 0 0;
v0000020a4028b990_0 .net "rst_n", 0 0, v0000020a40299da0_0;  alias, 1 drivers
v0000020a4028c6b0_0 .net "select", 0 0, v0000020a40299b20_0;  1 drivers
E_0000020a4022adf0 .event negedge, v0000020a40227010_0, v0000020a4028bdf0_0;
E_0000020a4022af30 .event negedge, v0000020a40227010_0, v0000020a4028be90_0;
    .scope S_0000020a401d4dd0;
T_0 ;
    %wait E_0000020a4022b4f0;
    %load/vec4 v0000020a40227010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a40227330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020a40226110_0;
    %assign/vec4 v0000020a40227330_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020a40204320;
T_1 ;
    %wait E_0000020a4022b4f0;
    %load/vec4 v0000020a40225ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a402264d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020a40225cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000020a402264d0_0;
    %inv;
    %assign/vec4 v0000020a402264d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020a402044b0;
T_2 ;
    %wait E_0000020a4022b4f0;
    %load/vec4 v0000020a40227150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a402270b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020a402261b0_0;
    %load/vec4 v0000020a40225990_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0000020a402270b0_0;
    %assign/vec4 v0000020a402270b0_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a402270b0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a402270b0_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0000020a402270b0_0;
    %inv;
    %assign/vec4 v0000020a402270b0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020a40204640;
T_3 ;
    %wait E_0000020a4022b4f0;
    %load/vec4 v0000020a40225b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020a40225490_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000020a402257b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000020a40225df0_0;
    %assign/vec4 v0000020a40225490_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000020a40225c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000020a40225490_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000020a40225f30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020a40225490_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000020a401e1460;
T_4 ;
    %wait E_0000020a4022b4f0;
    %load/vec4 v0000020a40225670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020a40227290_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020a40225e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000020a40227290_0;
    %assign/vec4 v0000020a40227290_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000020a40227290_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000020a40226b10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020a40227290_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000020a40226a70_0;
    %load/vec4 v0000020a40227290_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020a40227290_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0000020a40226250_0;
    %assign/vec4 v0000020a40227290_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020a401e15f0;
T_5 ;
    %wait E_0000020a4022acb0;
    %load/vec4 v0000020a402267f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020a40225d50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000020a40225530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000020a40225a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000020a40225d50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000020a40225d50_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000020a40225d50_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000020a40225d50_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000020a401fcc20;
T_6 ;
    %wait E_0000020a4022b1b0;
    %load/vec4 v0000020a4021d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a4021dba0_0, 4, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000020a4021dba0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a4021dba0_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020a401fcdb0;
T_7 ;
    %wait E_0000020a4022aef0;
    %load/vec4 v0000020a4021d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a4021dba0_0, 4, 5;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000020a4021dba0_0;
    %parti/s 1, 2, 3;
    %inv;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a4021dba0_0, 4, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020a401fcf40;
T_8 ;
    %wait E_0000020a4022acf0;
    %load/vec4 v0000020a4021d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a4021dba0_0, 4, 5;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020a4021dba0_0;
    %parti/s 1, 3, 3;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a4021dba0_0, 4, 5;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020a401e1780;
T_9 ;
    %wait E_0000020a4022ab70;
    %load/vec4 v0000020a4021d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a4021dba0_0, 4, 5;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000020a4021dba0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a4021dba0_0, 4, 5;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000020a401f7a10;
T_10 ;
    %wait E_0000020a4022b4f0;
    %load/vec4 v0000020a4021dc40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020a4021e140_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020a4021e140_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000020a4021e140_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020a4021e140_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020a401f7ba0;
T_11 ;
    %wait E_0000020a4022b4f0;
    %load/vec4 v0000020a4028d510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020a4028ce30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000020a4028ce30_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000020a4028ce30_0;
    %parti/s 1, 3, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020a4028ce30_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020a401f0330;
T_12 ;
    %wait E_0000020a4022b4f0;
    %load/vec4 v0000020a4028c930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0000020a4028d3d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020a4028d3d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000020a4028cc50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020a4028d3d0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020a401f05d0;
T_13 ;
    %wait E_0000020a4022b4f0;
    %load/vec4 v0000020a4028bad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a4028d010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a4028b8f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000020a4028d010_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a4028d010_0, 0;
    %load/vec4 v0000020a4028b8f0_0;
    %inv;
    %assign/vec4 v0000020a4028b8f0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0000020a4028d010_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000020a4028d010_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020a4028dfe0;
T_14 ;
    %wait E_0000020a4022b4f0;
    %load/vec4 v0000020a4028c430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a4028c1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a4028ced0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000020a4028c1b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a4028c1b0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000020a4028c1b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000020a4028c1b0_0, 0;
T_14.3 ;
    %load/vec4 v0000020a4028c1b0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_14.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a4028ced0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a4028ced0_0, 0;
T_14.5 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000020a4028dfe0;
T_15 ;
    %wait E_0000020a4022ab70;
    %load/vec4 v0000020a4028c430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a4028c250_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000020a4028ced0_0;
    %assign/vec4 v0000020a4028c250_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000020a4028d680;
T_16 ;
    %wait E_0000020a4022b4f0;
    %load/vec4 v0000020a4028bb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a4028c570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a4028cd90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000020a4028c610_0;
    %assign/vec4 v0000020a4028c570_0, 0;
    %load/vec4 v0000020a4028c570_0;
    %assign/vec4 v0000020a4028cd90_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000020a4028d810;
T_17 ;
    %wait E_0000020a4022af30;
    %load/vec4 v0000020a4028b990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a4028c070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a4028d290_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000020a4028c6b0_0;
    %inv;
    %load/vec4 v0000020a4028d330_0;
    %inv;
    %and;
    %assign/vec4 v0000020a4028c070_0, 0;
    %load/vec4 v0000020a4028c070_0;
    %assign/vec4 v0000020a4028d290_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000020a4028d810;
T_18 ;
    %wait E_0000020a4022adf0;
    %load/vec4 v0000020a4028b990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a4028bfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a4028d330_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000020a4028c6b0_0;
    %load/vec4 v0000020a4028d290_0;
    %inv;
    %and;
    %assign/vec4 v0000020a4028bfd0_0, 0;
    %load/vec4 v0000020a4028bfd0_0;
    %assign/vec4 v0000020a4028d330_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000020a401d4c40;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a4028bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a4028c750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a4028c7f0_0, 0, 1;
    %end;
    .thread T_19, $init;
    .scope S_0000020a401d4c40;
T_20 ;
    %delay 5000, 0;
    %load/vec4 v0000020a4028bc10_0;
    %inv;
    %store/vec4 v0000020a4028bc10_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0000020a401d4c40;
T_21 ;
    %delay 5000, 0;
    %load/vec4 v0000020a4028c750_0;
    %inv;
    %store/vec4 v0000020a4028c750_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000020a401d4c40;
T_22 ;
    %delay 13000, 0;
    %load/vec4 v0000020a4028c7f0_0;
    %inv;
    %store/vec4 v0000020a4028c7f0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0000020a401d4c40;
T_23 ;
    %vpi_call/w 3 83 "$dumpfile", "day3_sim.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020a401d4c40 {0 0 0};
    %vpi_call/w 3 86 "$display", "STARTING DAY 3 SEQUENTIAL VERIFICATION" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a4028ba30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a402989a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a402996c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40298ea0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020a40298400_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020a40299bc0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020a40298540_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40298c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40298360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a402999e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299b20_0, 0, 1;
    %delay 25000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40299da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40299800_0, 0, 1;
    %vpi_call/w 3 99 "$display", ">> Testing Flip-Flops..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a4028ba30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a402989a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40299d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a402996c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40299d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a402996c0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 104 "$display", ">> Testing Parallel Shift Register..." {0 0 0};
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0000020a40298400_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40299580_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40298ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40299940_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40298ea0_0, 0, 1;
    %vpi_call/w 3 110 "$display", ">> Testing Universal Shift Register..." {0 0 0};
    %pushi/vec4 195, 0, 8;
    %store/vec4 v0000020a40298540_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000020a40299bc0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020a40299bc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40298360_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020a40299bc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40298c20_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 116 "$display", ">> Testing Counters..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40299760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a402999e0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a402999e0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299760_0, 0, 1;
    %vpi_call/w 3 122 "$display", ">> Letting Ring, Johnson, and LFSR run..." {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 126 "$display", ">> Testing Edge Detector..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40299a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40299a80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299a80_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 132 "$display", ">> Testing Glitch-Free Clock Mux..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299b20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a40299b20_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a40299b20_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 137 "$display", " DAY 3 TESTS COMPLETED SUCCESSFULLY " {0 0 0};
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_day3.sv";
    "src/flip_flops.sv";
    "src/parallel_shift_reg.sv";
    "src/univ_shift_reg.sv";
    "src/sync_counter.sv";
    "src/ripple_counter.sv";
    "src/ring_johnson_counters.sv";
    "src/lfsr.sv";
    "src/clk_divider.sv";
    "src/edge_detector.sv";
    "src/glitch_free_clk_mux.sv";
