// Seed: 1459622220
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4,
    input wand id_5,
    input wire id_6,
    output wire id_7,
    output wire id_8,
    output wand id_9,
    input wor id_10,
    input wor id_11,
    output supply0 id_12,
    output supply1 id_13,
    output wand id_14,
    output wand id_15,
    input uwire id_16,
    output tri id_17,
    input wand id_18,
    output tri0 id_19,
    inout uwire id_20,
    input supply0 id_21,
    output tri id_22
);
  logic id_24, id_25, id_26 = id_18, id_27;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26
  );
endmodule
