project -load "D:/GDUT_EDA_Libero_verilog code/three_always/synthesis/_3always_syn.prj"
