Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Feb 29 12:13:49 2020
| Host         : DESKTOP-K3B0LAI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/LOCKED (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/LOCKED (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.339        0.000                      0                13642        0.035        0.000                      0                13622        1.065        0.000                       0                  7699  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
MMCM_GEN.U_MMCM/inst/CLK12MHZ          {0.000 41.666}       83.333          12.000          
  clk_108_MMCM                         {0.000 4.630}        9.259           108.000         
  clk_216_MMCM                         {0.000 2.315}        4.630           216.001         
  clkfbout_MMCM                        {0.000 41.666}       83.333          12.000          
MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ  {0.000 41.666}       83.333          12.000          
  clk_112_MMCM_112                     {0.000 4.444}        8.889           112.500         
  clkfbout_MMCM_112                    {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MMCM_GEN.U_MMCM/inst/CLK12MHZ                                                                                                                                                           16.667        0.000                       0                     1  
  clk_108_MMCM                               0.961        0.000                      0                  365        0.041        0.000                      0                  365        4.130        0.000                       0                   419  
  clk_216_MMCM                               0.339        0.000                      0                12139        0.035        0.000                      0                12139        1.065        0.000                       0                  6856  
  clkfbout_MMCM                                                                                                                                                                         16.667        0.000                       0                     3  
MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ                                                                                                                                                   16.667        0.000                       0                     1  
  clk_112_MMCM_112                           3.276        0.000                      0                  878        0.037        0.000                      0                  878        3.194        0.000                       0                   417  
  clkfbout_MMCM_112                                                                                                                                                                     16.667        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_216_MMCM      clk_108_MMCM            0.645        0.000                      0                  208        0.056        0.000                      0                  208  
clk_108_MMCM      clk_216_MMCM            0.868        0.000                      0                   22        0.132        0.000                      0                   22  
clk_112_MMCM_112  clk_216_MMCM            7.470        0.000                      0                   10                                                                        
clk_216_MMCM      clk_112_MMCM_112        3.218        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_216_MMCM       clk_216_MMCM             1.193        0.000                      0                   32        0.540        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MMCM_GEN.U_MMCM/inst/CLK12MHZ
  To Clock:  MMCM_GEN.U_MMCM/inst/CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_GEN.U_MMCM/inst/CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN.U_MMCM/inst/CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_108_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 2.763ns (34.746%)  route 5.189ns (65.254%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 6.323 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.566    -2.388    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X30Y41         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.870 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=82, routed)          0.808    -1.063    U_Audio_channel_left/U_VGA_interface/VGA_v_add[0]
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124    -0.939 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_379/O
                         net (fo=2, routed)           0.486    -0.453    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_379_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.127 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001     0.128    U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_308_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.441 f  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_180/O[3]
                         net (fo=40, routed)          1.106     1.547    U_Audio_channel_left/U_VGA_interface/minusOp[8]
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.306     1.853 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_112/O
                         net (fo=1, routed)           0.344     2.197    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_112_n_0
    SLICE_X34Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.747 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_39/CO[3]
                         net (fo=1, routed)           1.076     3.823    U_Audio_channel_left/U_VGA_interface/draw_vol330_in
    SLICE_X34Y55         LUT6 (Prop_lut6_I2_O)        0.124     3.947 f  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_12/O
                         net (fo=1, routed)           0.578     4.525    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_12_n_0
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     4.649 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_3/O
                         net (fo=1, routed)           0.791     5.440    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_3_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_1/O
                         net (fo=1, routed)           0.000     5.564    U_Audio_channel_left/U_VGA_interface/draw_vol
    SLICE_X31Y54         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.432     6.323    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X31Y54         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg/C
                         clock pessimism              0.413     6.736    
                         clock uncertainty           -0.240     6.496    
    SLICE_X31Y54         FDCE (Setup_fdce_C_D)        0.029     6.525    U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg
  -------------------------------------------------------------------
                         required time                          6.525    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        7.737ns  (logic 2.739ns (35.400%)  route 4.998ns (64.600%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 6.335 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.566    -2.388    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X30Y41         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.870 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=82, routed)          0.848    -1.022    U_Audio_channel_right/U_VGA_interface/VGA_v_add[0]
    SLICE_X30Y30         LUT1 (Prop_lut1_I0_O)        0.124    -0.898 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_379/O
                         net (fo=2, routed)           0.203    -0.695    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_379_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.115 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    -0.115    U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_308_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.198 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_180/O[3]
                         net (fo=40, routed)          1.187     1.384    U_Audio_channel_right/U_VGA_interface/minusOp[8]
    SLICE_X44Y33         LUT6 (Prop_lut6_I5_O)        0.306     1.690 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_85/O
                         net (fo=1, routed)           0.492     2.183    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_85_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.709 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_32/CO[3]
                         net (fo=1, routed)           0.852     3.561    U_Audio_channel_right/U_VGA_interface/draw_vol33_in
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     3.685 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_9/O
                         net (fo=1, routed)           0.783     4.468    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_9_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I1_O)        0.124     4.592 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_2/O
                         net (fo=1, routed)           0.633     5.225    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_2_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.349 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_1/O
                         net (fo=1, routed)           0.000     5.349    U_Audio_channel_right/U_VGA_interface/draw_vol
    SLICE_X39Y36         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.443     6.335    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X39Y36         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg/C
                         clock pessimism              0.420     6.755    
                         clock uncertainty           -0.240     6.515    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)        0.029     6.544    U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg
  -------------------------------------------------------------------
                         required time                          6.544    
                         arrival time                          -5.349    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 3.086ns (40.091%)  route 4.612ns (59.909%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 6.323 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.566    -2.388    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X30Y41         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.870 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=82, routed)          0.808    -1.063    U_Audio_channel_left/U_VGA_interface/VGA_v_add[0]
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124    -0.939 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_379/O
                         net (fo=2, routed)           0.486    -0.453    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_379_n_0
    SLICE_X31Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.127 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_308/CO[3]
                         net (fo=1, routed)           0.001     0.128    U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_308_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.242 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_180/CO[3]
                         net (fo=1, routed)           0.000     0.242    U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_180_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.555 f  U_Audio_channel_left/U_VGA_interface/draw_vol_d_reg_i_181/O[3]
                         net (fo=32, routed)          1.288     1.842    U_Audio_channel_left/U_VGA_interface/minusOp[12]
    SLICE_X33Y63         LUT2 (Prop_lut2_I1_O)        0.306     2.148 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_45/O
                         net (fo=1, routed)           0.000     2.148    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_45_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.718 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg_i_22/CO[2]
                         net (fo=1, routed)           0.642     3.360    U_Audio_channel_left/U_VGA_interface/VU_inbound262_in
    SLICE_X31Y55         LUT6 (Prop_lut6_I3_O)        0.313     3.673 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_5/O
                         net (fo=1, routed)           0.799     4.473    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_5_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I1_O)        0.124     4.597 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_2/O
                         net (fo=1, routed)           0.588     5.185    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_2_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.124     5.309 r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_i_1/O
                         net (fo=1, routed)           0.000     5.309    U_Audio_channel_left/U_VGA_interface/VU_inbound
    SLICE_X32Y53         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.432     6.323    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X32Y53         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg/C
                         clock pessimism              0.413     6.736    
                         clock uncertainty           -0.240     6.496    
    SLICE_X32Y53         FDCE (Setup_fdce_C_D)        0.029     6.525    U_Audio_channel_left/U_VGA_interface/VU_inbound_d_reg
  -------------------------------------------------------------------
                         required time                          6.525    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 3.063ns (42.857%)  route 4.084ns (57.143%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 6.336 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.566    -2.388    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X30Y41         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.870 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=82, routed)          0.848    -1.022    U_Audio_channel_right/U_VGA_interface/VGA_v_add[0]
    SLICE_X30Y30         LUT1 (Prop_lut1_I0_O)        0.124    -0.898 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_379/O
                         net (fo=2, routed)           0.203    -0.695    U_Audio_channel_right/U_VGA_interface/draw_vol_d_i_379_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    -0.115 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_308/CO[3]
                         net (fo=1, routed)           0.000    -0.115    U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_308_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.107 r  U_Audio_channel_right/U_VGA_interface/draw_vol_d_reg_i_180/O[0]
                         net (fo=48, routed)          1.160     1.267    U_Audio_channel_right/U_VGA_interface/minusOp[5]
    SLICE_X38Y34         LUT4 (Prop_lut4_I1_O)        0.299     1.566 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_90/O
                         net (fo=1, routed)           0.000     1.566    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_90_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.099 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     2.099    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_47_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.328 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg_i_25/CO[2]
                         net (fo=1, routed)           0.570     2.897    U_Audio_channel_right/U_VGA_interface/VU_inbound266_in
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.310     3.207 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_6/O
                         net (fo=1, routed)           0.798     4.005    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_6_n_0
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.129 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_2/O
                         net (fo=1, routed)           0.505     4.635    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_2_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.759 r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_i_1/O
                         net (fo=1, routed)           0.000     4.759    U_Audio_channel_right/U_VGA_interface/VU_inbound
    SLICE_X36Y37         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.444     6.336    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X36Y37         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg/C
                         clock pessimism              0.420     6.756    
                         clock uncertainty           -0.240     6.516    
    SLICE_X36Y37         FDCE (Setup_fdce_C_D)        0.029     6.545    U_Audio_channel_right/U_VGA_interface/VU_inbound_d_reg
  -------------------------------------------------------------------
                         required time                          6.545    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 2.845ns (44.007%)  route 3.620ns (55.993%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 6.337 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.566    -2.388    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X30Y41         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.870 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[2]/Q
                         net (fo=16, routed)          1.426    -0.444    U_Audio_channel_right/U_VGA_interface/VGA_v_add[2]
    SLICE_X29Y30         LUT1 (Prop_lut1_I0_O)        0.124    -0.320 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_89/O
                         net (fo=1, routed)           0.000    -0.320    U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_89_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.230 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000     0.230    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_82_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.344 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000     0.344    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_69_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.678 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_49/O[1]
                         net (fo=2, routed)           0.567     1.244    U_Audio_channel_right/U_VGA_interface/display_nrm1__0[10]
    SLICE_X28Y31         LUT4 (Prop_lut4_I2_O)        0.303     1.547 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_67/O
                         net (fo=1, routed)           0.000     1.547    U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_67_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.097 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.097    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_48_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.211 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.211    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_23_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.325 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg_i_5/CO[3]
                         net (fo=1, routed)           1.090     3.415    U_Audio_channel_right/U_VGA_interface/display_nrm0
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.124     3.539 r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_i_1/O
                         net (fo=1, routed)           0.538     4.076    U_Audio_channel_right/U_VGA_interface/display_nrm
    SLICE_X34Y40         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.445     6.337    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X34Y40         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg/C
                         clock pessimism              0.492     6.829    
                         clock uncertainty           -0.240     6.589    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)       -0.031     6.558    U_Audio_channel_right/U_VGA_interface/display_nrm_d_reg
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 2.744ns (46.115%)  route 3.206ns (53.885%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 6.341 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.566    -2.388    U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]_0
    SLICE_X30Y41         FDRE                                         r  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.870 f  U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[0]/Q
                         net (fo=82, routed)          0.808    -1.063    U_Audio_channel_left/U_VGA_interface/VGA_v_add[0]
    SLICE_X32Y49         LUT1 (Prop_lut1_I0_O)        0.124    -0.939 r  U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_379/O
                         net (fo=2, routed)           0.495    -0.444    U_Audio_channel_left/U_VGA_interface/draw_vol_d_i_379_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.136 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_82/CO[3]
                         net (fo=1, routed)           0.001     0.137    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_82_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.251 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000     0.251    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_69_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.365 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_49/CO[3]
                         net (fo=1, routed)           0.000     0.365    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_49_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.604 f  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_25/O[2]
                         net (fo=1, routed)           0.803     1.407    U_Audio_channel_left/U_VGA_interface/display_nrm1__0[15]
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.302     1.709 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_65/O
                         net (fo=1, routed)           0.000     1.709    U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_65_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.110 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.110    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_48_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.224 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.224    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_23_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.338 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg_i_5/CO[3]
                         net (fo=1, routed)           1.100     3.438    U_Audio_channel_left/U_VGA_interface/display_nrm0
    SLICE_X33Y48         LUT5 (Prop_lut5_I3_O)        0.124     3.562 r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_i_1/O
                         net (fo=1, routed)           0.000     3.562    U_Audio_channel_left/U_VGA_interface/display_nrm
    SLICE_X33Y48         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.449     6.341    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X33Y48         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg/C
                         clock pessimism              0.507     6.848    
                         clock uncertainty           -0.240     6.608    
    SLICE_X33Y48         FDCE (Setup_fdce_C_D)        0.029     6.637    U_Audio_channel_left/U_VGA_interface/display_nrm_d_reg
  -------------------------------------------------------------------
                         required time                          6.637    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 1.291ns (26.204%)  route 3.636ns (73.796%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 6.380 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.568    -2.387    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.931 r  U_VGA_controller/h_addr_counter_reg[2]/Q
                         net (fo=59, routed)          2.561     0.630    U_Audio_channel_right/U_VGA_interface/VGA_h_add[2]
    SLICE_X45Y30         LUT2 (Prop_lut2_I1_O)        0.124     0.754 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_12/O
                         net (fo=1, routed)           0.000     0.754    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.152 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.152    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_3_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.465 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_2/O[3]
                         net (fo=1, routed)           1.075     2.540    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X2Y12         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.489     6.380    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y12         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492     6.872    
                         clock uncertainty           -0.240     6.632    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748     5.884    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.884    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 1.217ns (24.696%)  route 3.711ns (75.304%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 6.380 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.568    -2.387    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.931 r  U_VGA_controller/h_addr_counter_reg[2]/Q
                         net (fo=59, routed)          2.561     0.630    U_Audio_channel_right/U_VGA_interface/VGA_h_add[2]
    SLICE_X45Y30         LUT2 (Prop_lut2_I1_O)        0.124     0.754 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_12/O
                         net (fo=1, routed)           0.000     0.754    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.152 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.152    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_3_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.391 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_2/O[2]
                         net (fo=1, routed)           1.150     2.541    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X2Y12         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.489     6.380    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y12         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492     6.872    
                         clock uncertainty           -0.240     6.632    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.744     5.888    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 1.331ns (27.050%)  route 3.589ns (72.950%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 6.380 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.568    -2.387    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.931 r  U_VGA_controller/h_addr_counter_reg[2]/Q
                         net (fo=59, routed)          2.561     0.630    U_Audio_channel_right/U_VGA_interface/VGA_h_add[2]
    SLICE_X45Y30         LUT2 (Prop_lut2_I1_O)        0.124     0.754 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_12/O
                         net (fo=1, routed)           0.000     0.754    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.152 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.152    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_3_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.266 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.266    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_2_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.505 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_1/O[2]
                         net (fo=1, routed)           1.029     2.534    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X2Y12         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.489     6.380    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y12         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492     6.872    
                         clock uncertainty           -0.240     6.632    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744     5.888    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -2.534    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        4.907ns  (logic 1.312ns (26.738%)  route 3.595ns (73.262%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.879ns = ( 6.380 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.568    -2.387    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.931 r  U_VGA_controller/h_addr_counter_reg[2]/Q
                         net (fo=59, routed)          2.561     0.630    U_Audio_channel_right/U_VGA_interface/VGA_h_add[2]
    SLICE_X45Y30         LUT2 (Prop_lut2_I1_O)        0.124     0.754 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_12/O
                         net (fo=1, routed)           0.000     0.754    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.152 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.152    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_3_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.486 r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM_i_2/O[1]
                         net (fo=1, routed)           1.034     2.520    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X2Y12         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.489     6.380    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y12         RAMB18E1                                     r  U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.492     6.872    
                         clock uncertainty           -0.240     6.632    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.745     5.887    U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.887    
                         arrival time                          -2.520    
  -------------------------------------------------------------------
                         slack                                  3.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X37Y57         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[18]/Q
                         net (fo=1, routed)           0.234    -0.471    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1[18]
    SLICE_X33Y58         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.272    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X33Y58         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[18]/C
                         clock pessimism              0.690    -0.582    
    SLICE_X33Y58         FDCE (Hold_fdce_C_D)         0.070    -0.512    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.158%)  route 0.260ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X36Y58         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[26]/Q
                         net (fo=1, routed)           0.260    -0.445    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1[26]
    SLICE_X31Y58         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.272    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X31Y58         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[26]/C
                         clock pessimism              0.690    -0.582    
    SLICE_X31Y58         FDCE (Hold_fdce_C_D)         0.070    -0.512    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.946%)  route 0.300ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.557    -0.847    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X32Y30         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.706 r  U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1_reg[29]/Q
                         net (fo=1, routed)           0.300    -0.406    U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d1[29]
    SLICE_X39Y30         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.824    -1.275    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X39Y30         FDCE                                         r  U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d2_reg[29]/C
                         clock pessimism              0.690    -0.585    
    SLICE_X39Y30         FDCE (Hold_fdce_C_D)         0.070    -0.515    U_Audio_channel_right/U_VGA_interface/EQ_level_dout_d2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.802%)  route 0.302ns (68.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X36Y59         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[28]/Q
                         net (fo=1, routed)           0.302    -0.402    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1[28]
    SLICE_X31Y59         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.272    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X31Y59         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[28]/C
                         clock pessimism              0.690    -0.582    
    SLICE_X31Y59         FDCE (Hold_fdce_C_D)         0.070    -0.512    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_sync_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_controller/VGA_hsync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.793%)  route 0.251ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.564    -0.840    U_VGA_controller/clk
    SLICE_X37Y40         FDRE                                         r  U_VGA_controller/h_sync_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.712 r  U_VGA_controller/h_sync_dd_reg/Q
                         net (fo=2, routed)           0.251    -0.461    U_VGA_controller/h_sync_dd
    SLICE_X34Y39         FDPE                                         r  U_VGA_controller/VGA_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.831    -1.268    U_VGA_controller/clk
    SLICE_X34Y39         FDPE                                         r  U_VGA_controller/VGA_hsync_reg/C
                         clock pessimism              0.690    -0.578    
    SLICE_X34Y39         FDPE (Hold_fdpe_C_D)         0.005    -0.573    U_VGA_controller/VGA_hsync_reg
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X37Y59         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[39]/Q
                         net (fo=1, routed)           0.056    -0.649    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1[39]
    SLICE_X37Y59         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.272    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X37Y59         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[39]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X37Y59         FDCE (Hold_fdce_C_D)         0.076    -0.770    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[39]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X39Y57         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.649    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1[11]
    SLICE_X39Y57         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.272    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X39Y57         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[11]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X39Y57         FDCE (Hold_fdce_C_D)         0.075    -0.771    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X39Y57         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.649    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1[12]
    SLICE_X39Y57         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.272    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X39Y57         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[12]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X39Y57         FDCE (Hold_fdce_C_D)         0.071    -0.775    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.559    -0.845    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X39Y54         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.648    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1[23]
    SLICE_X39Y54         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.827    -1.271    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X39Y54         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[23]/C
                         clock pessimism              0.426    -0.845    
    SLICE_X39Y54         FDCE (Hold_fdce_C_D)         0.071    -0.774    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.558    -0.846    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X37Y59         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1_reg[36]/Q
                         net (fo=1, routed)           0.056    -0.649    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d1[36]
    SLICE_X37Y59         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.826    -1.272    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X37Y59         FDCE                                         r  U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[36]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X37Y59         FDCE (Hold_fdce_C_D)         0.071    -0.775    U_Audio_channel_left/U_VGA_interface/EQ_level_dout_d2_reg[36]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_108_MMCM
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y18     U_Audio_channel_left/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y12     U_Audio_channel_right/U_VGA_interface/BRAM.U_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y17   MMCM_GEN.U_MMCM/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y41     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y41     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y40     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y41     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y40     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X32Y41     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y40     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y40     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y40     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y43     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y43     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y44     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y44     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y44     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y44     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y40     U_Audio_channel_left/GEN_VGA_OFFSET.VGA_v_add_map_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y41     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y41     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y40     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y40     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y41     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y40     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y40     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y41     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y41     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y40     U_Audio_channel_right/GEN_VGA_PASS.VGA_v_add_map_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.456ns (12.093%)  route 3.315ns (87.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.560    -2.395    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X51Y29         FDRE                                         r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.315     1.376    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.545     1.807    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362     1.715    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.456ns (12.093%)  route 3.315ns (87.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.560    -2.395    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X51Y29         FDRE                                         r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.315     1.376    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.545     1.807    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362     1.715    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.456ns (12.093%)  route 3.315ns (87.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.560    -2.395    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X51Y29         FDRE                                         r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.315     1.376    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.545     1.807    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362     1.715    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.456ns (12.093%)  route 3.315ns (87.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.560    -2.395    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X51Y29         FDRE                                         r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.315     1.376    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.545     1.807    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.362     1.715    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.456ns (12.121%)  route 3.306ns (87.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.560    -2.395    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X51Y29         FDRE                                         r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.306     1.368    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.545     1.807    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.362     1.715    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.456ns (12.121%)  route 3.306ns (87.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.560    -2.395    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X51Y29         FDRE                                         r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.306     1.368    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.545     1.807    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.362     1.715    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.456ns (12.121%)  route 3.306ns (87.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.560    -2.395    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X51Y29         FDRE                                         r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.306     1.368    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.545     1.807    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y1           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -0.362     1.715    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.456ns (12.122%)  route 3.306ns (87.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.560    -2.395    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X51Y29         FDRE                                         r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.306     1.367    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y2           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.545     1.807    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y2           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.362     1.715    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.456ns (12.122%)  route 3.306ns (87.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.560    -2.395    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X51Y29         FDRE                                         r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.306     1.367    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y2           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.545     1.807    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y2           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.362     1.715    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.456ns (12.122%)  route 3.306ns (87.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 1.807 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.560    -2.395    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/clk
    SLICE_X51Y29         FDRE                                         r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[0].U_FIR_filter/mult_opA_reg[15]/Q
                         net (fo=90, routed)          3.306     1.367    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/A[15]
    DSP48_X1Y2           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.545     1.807    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X1Y2           DSP48E1                                      r  U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
                         clock pessimism              0.492     2.299    
                         clock uncertainty           -0.222     2.077    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.362     1.715    U_Audio_channel_right/U_FIR_interface/GEN_FILTER[3].U_FIR_filter/U_Mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg
  -------------------------------------------------------------------
                         required time                          1.715    
                         arrival time                          -1.367    
  -------------------------------------------------------------------
                         slack                                  0.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FIR_interface/FIR_dout_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.044%)  route 0.184ns (58.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.559    -0.845    U_Audio_channel_left/U_FIR_interface/clk
    SLICE_X29Y53         FDCE                                         r  U_Audio_channel_left/U_FIR_interface/FIR_dout_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.717 r  U_Audio_channel_left/U_FIR_interface/FIR_dout_reg[61]/Q
                         net (fo=1, routed)           0.184    -0.533    U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_band[13]
    SLICE_X36Y53         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.827    -1.271    U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/clk
    SLICE_X36Y53         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[13]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X36Y53         FDCE (Hold_fdce_C_D)         0.013    -0.568    U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[13]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_EQ_stage/GEN_EQ[0].U_EQ_volume/EQ_din_d_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_EQ_stage/GEN_EQ[0].U_EQ_volume/Volume_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.184%)  route 0.228ns (61.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.566    -0.838    U_Audio_channel_right/U_EQ_stage/GEN_EQ[0].U_EQ_volume/clk
    SLICE_X43Y2          FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[0].U_EQ_volume/EQ_din_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.697 r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[0].U_EQ_volume/EQ_din_d_reg[2]/Q
                         net (fo=1, routed)           0.228    -0.469    U_Audio_channel_right/U_EQ_stage/GEN_EQ[0].U_EQ_volume/EQ_din_d_reg_n_0_[2]
    SLICE_X35Y2          FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[0].U_EQ_volume/Volume_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.834    -1.265    U_Audio_channel_right/U_EQ_stage/GEN_EQ[0].U_EQ_volume/clk
    SLICE_X35Y2          FDCE                                         r  U_Audio_channel_right/U_EQ_stage/GEN_EQ[0].U_EQ_volume/Volume_data_reg[2]/C
                         clock pessimism              0.690    -0.575    
    SLICE_X35Y2          FDCE (Hold_fdce_C_D)         0.070    -0.505    U_Audio_channel_right/U_EQ_stage/GEN_EQ[0].U_EQ_volume/Volume_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FIR_interface/FIR_dout_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.482%)  route 0.235ns (62.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.559    -0.845    U_Audio_channel_left/U_FIR_interface/clk
    SLICE_X29Y53         FDCE                                         r  U_Audio_channel_left/U_FIR_interface/FIR_dout_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  U_Audio_channel_left/U_FIR_interface/FIR_dout_reg[62]/Q
                         net (fo=1, routed)           0.235    -0.469    U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_band[14]
    SLICE_X36Y53         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.827    -1.271    U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/clk
    SLICE_X36Y53         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[14]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X36Y53         FDCE (Hold_fdce_C_D)         0.070    -0.511    U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[14]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FIR_interface/FIR_dout_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.852%)  route 0.193ns (60.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.559    -0.845    U_Audio_channel_left/U_FIR_interface/clk
    SLICE_X29Y53         FDCE                                         r  U_Audio_channel_left/U_FIR_interface/FIR_dout_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.717 r  U_Audio_channel_left/U_FIR_interface/FIR_dout_reg[52]/Q
                         net (fo=1, routed)           0.193    -0.524    U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_band[4]
    SLICE_X38Y53         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.827    -1.271    U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/clk
    SLICE_X38Y53         FDCE                                         r  U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[4]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X38Y53         FDCE (Hold_fdce_C_D)         0.009    -0.572    U_Audio_channel_left/U_EQ_stage/GEN_EQ[3].U_EQ_volume/EQ_din_d_reg[4]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[3][2]/C
                            (rising edge-triggered cell FDPE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_EQ_stage/EQ_level_dout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.358%)  route 0.236ns (62.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.555    -0.849    U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/clk
    SLICE_X33Y27         FDPE                                         r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDPE (Prop_fdpe_C_Q)         0.141    -0.708 r  U_Audio_channel_right/U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[3][2]/Q
                         net (fo=3, routed)           0.236    -0.471    U_Audio_channel_right/U_EQ_stage/EQ_level_dout_net[17]
    SLICE_X37Y26         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/EQ_level_dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.819    -1.280    U_Audio_channel_right/U_EQ_stage/clk
    SLICE_X37Y26         FDCE                                         r  U_Audio_channel_right/U_EQ_stage/EQ_level_dout_reg[17]/C
                         clock pessimism              0.690    -0.590    
    SLICE_X37Y26         FDCE (Hold_fdce_C_D)         0.070    -0.520    U_Audio_channel_right/U_EQ_stage/EQ_level_dout_reg[17]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_din_dd_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.148ns (39.940%)  route 0.223ns (60.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.220ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.566    -0.838    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X10Y38         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_din_dd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDCE (Prop_fdce_C_Q)         0.148    -0.690 r  U_Audio_channel_left/U_FFT_Wrapper/FFT_din_dd_reg[8]/Q
                         net (fo=1, routed)           0.223    -0.467    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y14         RAMB18E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.878    -1.220    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.461    -0.759    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.243    -0.516    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.722%)  route 0.207ns (58.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.223ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.560    -0.844    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X8Y60          FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.148    -0.696 r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[9]/Q
                         net (fo=2, routed)           0.207    -0.489    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[25]
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.875    -1.223    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.441    -0.782    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                      0.243    -0.539    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VU_metre/VU_din_d_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.342%)  route 0.245ns (65.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.563    -0.841    U_Audio_channel_left/U_VU_metre/clk
    SLICE_X51Y50         FDCE                                         r  U_Audio_channel_left/U_VU_metre/VU_din_d_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.713 r  U_Audio_channel_left/U_VU_metre/VU_din_d_reg[61]/Q
                         net (fo=1, routed)           0.245    -0.468    U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y10         RAMB36E1                                     r  U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.874    -1.224    U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.461    -0.763    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.521    U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_din_dd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.350%)  route 0.228ns (60.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.220ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.566    -0.838    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X10Y38         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_din_dd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDCE (Prop_fdce_C_Q)         0.148    -0.690 r  U_Audio_channel_left/U_FFT_Wrapper/FFT_din_dd_reg[1]/Q
                         net (fo=1, routed)           0.228    -0.462    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y14         RAMB18E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.878    -1.220    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.461    -0.759    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.243    -0.516    U_Audio_channel_left/U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM0.U_RAM_Sample/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_VU_metre/VU_din_d_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.814%)  route 0.229ns (64.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.562    -0.842    U_Audio_channel_left/U_VU_metre/clk
    SLICE_X48Y53         FDCE                                         r  U_Audio_channel_left/U_VU_metre/VU_din_d_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.714 r  U_Audio_channel_left/U_VU_metre/VU_din_d_reg[58]/Q
                         net (fo=1, routed)           0.229    -0.484    U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y10         RAMB36E1                                     r  U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.874    -1.224    U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    -0.783    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243    -0.540    U_Audio_channel_left/U_VU_metre/GEN_RAM[3].U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_216_MMCM
Waveform(ns):       { 0.000 2.315 }
Period(ns):         4.630
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X0Y24     U_Audio_channel_left/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X0Y24     U_Audio_channel_left/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y19     U_Audio_channel_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y19     U_Audio_channel_left/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB36_X1Y7      U_Audio_channel_left/U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB36_X1Y7      U_Audio_channel_left/U_FIR_interface/RAM.U_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y7      U_Audio_channel_right/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y7      U_Audio_channel_right/U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y10     U_Audio_channel_right/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         4.630       2.054      RAMB18_X2Y10     U_Audio_channel_right/U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.630       208.730    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X38Y41     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.315       1.065      SLICE_X42Y35     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM
  To Clock:  clkfbout_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y19   MMCM_GEN.U_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
  To Clock:  MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_112_MMCM_112
  To Clock:  clk_112_MMCM_112

Setup :            0  Failing Endpoints,  Worst Slack        3.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.952ns (19.895%)  route 3.833ns (80.105%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 13.648 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X44Y35         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.456     5.509 r  U_I2S_Wrapper/counter_lrck_reg[7]/Q
                         net (fo=2, routed)           0.679     6.188    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[7]
    SLICE_X45Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.312 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.634     6.946    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.489     7.559    U_I2S_Wrapper/lrck_toggle
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.995     8.678    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.802 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.036     9.838    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.450    13.648    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism              0.258    13.907    
                         clock uncertainty           -0.259    13.647    
    SLICE_X52Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.114    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.952ns (19.895%)  route 3.833ns (80.105%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 13.648 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X44Y35         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.456     5.509 r  U_I2S_Wrapper/counter_lrck_reg[7]/Q
                         net (fo=2, routed)           0.679     6.188    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[7]
    SLICE_X45Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.312 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.634     6.946    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.489     7.559    U_I2S_Wrapper/lrck_toggle
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.995     8.678    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.802 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.036     9.838    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.450    13.648    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.258    13.907    
                         clock uncertainty           -0.259    13.647    
    SLICE_X52Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.114    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.952ns (19.895%)  route 3.833ns (80.105%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 13.648 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X44Y35         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.456     5.509 r  U_I2S_Wrapper/counter_lrck_reg[7]/Q
                         net (fo=2, routed)           0.679     6.188    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[7]
    SLICE_X45Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.312 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.634     6.946    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.489     7.559    U_I2S_Wrapper/lrck_toggle
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.995     8.678    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.802 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.036     9.838    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.450    13.648    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.258    13.907    
                         clock uncertainty           -0.259    13.647    
    SLICE_X52Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.114    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.952ns (19.895%)  route 3.833ns (80.105%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 13.648 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X44Y35         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.456     5.509 r  U_I2S_Wrapper/counter_lrck_reg[7]/Q
                         net (fo=2, routed)           0.679     6.188    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[7]
    SLICE_X45Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.312 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.634     6.946    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.489     7.559    U_I2S_Wrapper/lrck_toggle
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.995     8.678    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.802 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.036     9.838    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.450    13.648    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.258    13.907    
                         clock uncertainty           -0.259    13.647    
    SLICE_X52Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.114    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.952ns (19.895%)  route 3.833ns (80.105%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 13.648 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X44Y35         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.456     5.509 r  U_I2S_Wrapper/counter_lrck_reg[7]/Q
                         net (fo=2, routed)           0.679     6.188    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[7]
    SLICE_X45Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.312 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.634     6.946    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.489     7.559    U_I2S_Wrapper/lrck_toggle
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.995     8.678    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.802 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.036     9.838    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.450    13.648    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism              0.258    13.907    
                         clock uncertainty           -0.259    13.647    
    SLICE_X52Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.114    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.952ns (19.895%)  route 3.833ns (80.105%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 13.648 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X44Y35         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.456     5.509 r  U_I2S_Wrapper/counter_lrck_reg[7]/Q
                         net (fo=2, routed)           0.679     6.188    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[7]
    SLICE_X45Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.312 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.634     6.946    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.489     7.559    U_I2S_Wrapper/lrck_toggle
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.995     8.678    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.802 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.036     9.838    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.450    13.648    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.258    13.907    
                         clock uncertainty           -0.259    13.647    
    SLICE_X52Y35         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.114    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.952ns (19.895%)  route 3.833ns (80.105%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 13.648 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X44Y35         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.456     5.509 r  U_I2S_Wrapper/counter_lrck_reg[7]/Q
                         net (fo=2, routed)           0.679     6.188    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[7]
    SLICE_X45Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.312 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.634     6.946    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.489     7.559    U_I2S_Wrapper/lrck_toggle
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.995     8.678    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.802 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.036     9.838    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X52Y35         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.450    13.648    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X52Y35         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
                         clock pessimism              0.258    13.907    
                         clock uncertainty           -0.259    13.647    
    SLICE_X52Y35         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.114    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.952ns (19.895%)  route 3.833ns (80.105%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 13.648 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X44Y35         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.456     5.509 r  U_I2S_Wrapper/counter_lrck_reg[7]/Q
                         net (fo=2, routed)           0.679     6.188    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[7]
    SLICE_X45Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.312 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.634     6.946    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.489     7.559    U_I2S_Wrapper/lrck_toggle
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.995     8.678    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.802 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          1.036     9.838    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WE
    SLICE_X52Y35         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.450    13.648    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X52Y35         RAMS32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism              0.258    13.907    
                         clock uncertainty           -0.259    13.647    
    SLICE_X52Y35         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    13.114    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         13.114    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.952ns (20.269%)  route 3.745ns (79.731%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 13.651 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X44Y35         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.456     5.509 r  U_I2S_Wrapper/counter_lrck_reg[7]/Q
                         net (fo=2, routed)           0.679     6.188    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[7]
    SLICE_X45Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.312 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.634     6.946    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.489     7.559    U_I2S_Wrapper/lrck_toggle
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.995     8.678    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.802 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.947     9.750    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WE
    SLICE_X52Y39         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.453    13.651    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X52Y39         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
                         clock pessimism              0.258    13.910    
                         clock uncertainty           -0.259    13.650    
    SLICE_X52Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.117    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 U_I2S_Wrapper/counter_lrck_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (clk_112_MMCM_112 rise@8.889ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.952ns (20.269%)  route 3.745ns (79.731%))
  Logic Levels:           4  (LUT2=2 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 13.651 - 8.889 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.514ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.336     1.336    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.424 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968     3.392    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.488 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.564     5.053    U_I2S_Wrapper/clk
    SLICE_X44Y35         FDCE                                         r  U_I2S_Wrapper/counter_lrck_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDCE (Prop_fdce_C_Q)         0.456     5.509 r  U_I2S_Wrapper/counter_lrck_reg[7]/Q
                         net (fo=2, routed)           0.679     6.188    U_I2S_Wrapper/U_I2S_Receiver/counter_lrck_reg[7]
    SLICE_X45Y35         LUT4 (Prop_lut4_I0_O)        0.124     6.312 f  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2/O
                         net (fo=1, routed)           0.634     6.946    U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_2_n_0
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124     7.070 r  U_I2S_Wrapper/U_I2S_Receiver/I2S_new_sample_INST_0_i_1/O
                         net (fo=22, routed)          0.489     7.559    U_I2S_Wrapper/lrck_toggle
    SLICE_X43Y36         LUT2 (Prop_lut2_I1_O)        0.124     7.683 r  U_I2S_Wrapper/I2S_new_sample_INST_0/O
                         net (fo=42, routed)          0.995     8.678    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X45Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.802 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[4]_i_1/O
                         net (fo=63, routed)          0.947     9.750    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WE
    SLICE_X52Y39         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      8.889     8.889 r  
    F14                  IBUF                         0.000     8.889 r  IBUF_inst/O
                         net (fo=2, routed)           1.261    10.150    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.233 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    12.107    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    12.198 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         1.453    13.651    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X52Y39         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.258    13.910    
                         clock uncertainty           -0.259    13.650    
    SLICE_X52Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    13.117    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  3.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_right_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.564     1.768    U_I2S_Wrapper/clk
    SLICE_X53Y35         FDCE                                         r  U_I2S_Wrapper/MOSI_right_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.909 r  U_I2S_Wrapper/MOSI_right_reg[0]/Q
                         net (fo=1, routed)           0.056     1.965    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/DIA0
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.834     2.142    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.361     1.781    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.928    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_right_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.564     1.768    U_I2S_Wrapper/clk
    SLICE_X53Y36         FDCE                                         r  U_I2S_Wrapper/MOSI_right_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDCE (Prop_fdce_C_Q)         0.141     1.909 r  U_I2S_Wrapper/MOSI_right_reg[12]/Q
                         net (fo=1, routed)           0.056     1.965    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/DIA0
    SLICE_X52Y36         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.834     2.142    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X52Y36         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.361     1.781    
    SLICE_X52Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.928    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_left_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.566     1.770    U_I2S_Wrapper/clk
    SLICE_X51Y39         FDCE                                         r  U_I2S_Wrapper/MOSI_left_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.141     1.911 r  U_I2S_Wrapper/MOSI_left_reg[4]/Q
                         net (fo=1, routed)           0.102     2.013    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/DIB0
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.838     2.146    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X52Y40         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.359     1.787    
    SLICE_X52Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.933    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_right_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.565     1.769    U_I2S_Wrapper/clk
    SLICE_X51Y37         FDCE                                         r  U_I2S_Wrapper/MOSI_right_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.141     1.910 r  U_I2S_Wrapper/MOSI_right_reg[14]/Q
                         net (fo=1, routed)           0.099     2.010    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/DIB0
    SLICE_X52Y36         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.834     2.142    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X52Y36         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.359     1.783    
    SLICE_X52Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.929    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_right_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.564     1.768    U_I2S_Wrapper/clk
    SLICE_X51Y36         FDCE                                         r  U_I2S_Wrapper/MOSI_right_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141     1.909 r  U_I2S_Wrapper/MOSI_right_reg[15]/Q
                         net (fo=1, routed)           0.102     2.011    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/DIB1
    SLICE_X52Y36         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.834     2.142    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/WCLK
    SLICE_X52Y36         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.359     1.783    
    SLICE_X52Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.907    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MISO_full_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_I2S_Wrapper/U_I2S_Emitter/dout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_I2S_Wrapper/clk
    SLICE_X43Y36         FDCE                                         r  U_I2S_Wrapper/MISO_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     1.906 r  U_I2S_Wrapper/MISO_full_reg[2]/Q
                         net (fo=1, routed)           0.054     1.960    U_I2S_Wrapper/U_I2S_Emitter/Q[2]
    SLICE_X42Y36         LUT5 (Prop_lut5_I0_O)        0.045     2.005 r  U_I2S_Wrapper/U_I2S_Emitter/dout[10]_i_1/O
                         net (fo=1, routed)           0.000     2.005    U_I2S_Wrapper/U_I2S_Emitter/p_1_in[10]
    SLICE_X42Y36         FDCE                                         r  U_I2S_Wrapper/U_I2S_Emitter/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.830     2.138    U_I2S_Wrapper/U_I2S_Emitter/clk
    SLICE_X42Y36         FDCE                                         r  U_I2S_Wrapper/U_I2S_Emitter/dout_reg[10]/C
                         clock pessimism             -0.360     1.778    
    SLICE_X42Y36         FDCE (Hold_fdce_C_D)         0.121     1.899    U_I2S_Wrapper/U_I2S_Emitter/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MISO_full_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_I2S_Wrapper/U_I2S_Emitter/dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.561     1.765    U_I2S_Wrapper/clk
    SLICE_X43Y36         FDCE                                         r  U_I2S_Wrapper/MISO_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     1.906 r  U_I2S_Wrapper/MISO_full_reg[3]/Q
                         net (fo=1, routed)           0.056     1.962    U_I2S_Wrapper/U_I2S_Emitter/Q[3]
    SLICE_X42Y36         LUT5 (Prop_lut5_I0_O)        0.045     2.007 r  U_I2S_Wrapper/U_I2S_Emitter/dout[11]_i_1/O
                         net (fo=1, routed)           0.000     2.007    U_I2S_Wrapper/U_I2S_Emitter/p_1_in[11]
    SLICE_X42Y36         FDCE                                         r  U_I2S_Wrapper/U_I2S_Emitter/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.830     2.138    U_I2S_Wrapper/U_I2S_Emitter/clk
    SLICE_X42Y36         FDCE                                         r  U_I2S_Wrapper/U_I2S_Emitter/dout_reg[11]/C
                         clock pessimism             -0.360     1.778    
    SLICE_X42Y36         FDCE (Hold_fdce_C_D)         0.120     1.898    U_I2S_Wrapper/U_I2S_Emitter/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_I2S_Wrapper/MOSI_right_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.564     1.768    U_I2S_Wrapper/clk
    SLICE_X51Y36         FDCE                                         r  U_I2S_Wrapper/MOSI_right_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDCE (Prop_fdce_C_Q)         0.141     1.909 r  U_I2S_Wrapper/MOSI_right_reg[5]/Q
                         net (fo=1, routed)           0.100     2.010    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/DIC1
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.834     2.142    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X52Y35         RAMD32                                       r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.359     1.783    
    SLICE_X52Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.897    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.565     1.769    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.910 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.966    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X47Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.835     2.143    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.374     1.769    
    SLICE_X47Y40         FDRE (Hold_fdre_C_D)         0.075     1.844    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_112_MMCM_112 rise@0.000ns - clk_112_MMCM_112 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.522 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656     1.179    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.205 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.565     1.769    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y41         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDRE (Prop_fdre_C_Q)         0.141     1.910 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.966    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X45Y41         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_112_MMCM_112 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    MMCM_GEN_112.U_MMCM_112/inst/CLK12MHZ
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.570 r  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710     1.280    MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.309 r  MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/O
                         net (fo=415, routed)         0.835     2.143    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y41         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.374     1.769    
    SLICE_X45Y41         FDRE (Hold_fdre_C_D)         0.075     1.844    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_112_MMCM_112
Waveform(ns):       { 0.000 4.444 }
Period(ns):         8.889
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.889       6.734      BUFGCTRL_X0Y18   MMCM_GEN_112.U_MMCM_112/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.889       7.640      MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X41Y43     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X41Y43     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X41Y43     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X41Y43     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X41Y46     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X37Y38     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X36Y39     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.889       7.889      SLICE_X37Y39     U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.889       204.471    MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y40     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y40     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y40     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y40     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y40     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y40     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y40     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y40     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y35     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.444       3.194      SLICE_X52Y36     U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_112
  To Clock:  clkfbout_MMCM_112

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_112
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y2  MMCM_GEN_112.U_MMCM_112/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_108_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.318ns  (logic 2.454ns (73.955%)  route 0.864ns (26.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 6.329 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 2.272 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.597     2.272    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     4.726 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[24]
                         net (fo=1, routed)           0.864     5.590    U_Audio_channel_left/U_VGA_interface/NRM_dout[8]
    SLICE_X9Y51          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.438     6.329    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y51          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[8]/C
                         clock pessimism              0.329     6.658    
                         clock uncertainty           -0.360     6.298    
    SLICE_X9Y51          FDCE (Setup_fdce_C_D)       -0.062     6.236    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.236    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.371ns  (logic 2.454ns (72.794%)  route 0.917ns (27.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 6.401 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.600     2.275    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     4.729 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[27]
                         net (fo=1, routed)           0.917     5.646    U_Audio_channel_right/U_VGA_interface/NRM_dout[11]
    SLICE_X6Y29          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.509     6.401    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X6Y29          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[11]/C
                         clock pessimism              0.329     6.729    
                         clock uncertainty           -0.360     6.369    
    SLICE_X6Y29          FDCE (Setup_fdce_C_D)       -0.031     6.338    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.338    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.370ns  (logic 2.454ns (72.816%)  route 0.916ns (27.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 6.401 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.600     2.275    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     4.729 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           0.916     5.645    U_Audio_channel_right/U_VGA_interface/NRM_dout[15]
    SLICE_X6Y29          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.509     6.401    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X6Y29          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[15]/C
                         clock pessimism              0.329     6.729    
                         clock uncertainty           -0.360     6.369    
    SLICE_X6Y29          FDCE (Setup_fdce_C_D)       -0.028     6.341    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -5.645    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.370ns  (logic 2.454ns (72.825%)  route 0.916ns (27.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 6.401 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.600     2.275    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.454     4.729 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           0.916     5.644    U_Audio_channel_right/U_VGA_interface/NRM_dout[9]
    SLICE_X6Y29          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.509     6.401    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X6Y29          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[9]/C
                         clock pessimism              0.329     6.729    
                         clock uncertainty           -0.360     6.369    
    SLICE_X6Y29          FDCE (Setup_fdce_C_D)       -0.028     6.341    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[9]
  -------------------------------------------------------------------
                         required time                          6.341    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.275ns  (logic 2.454ns (74.932%)  route 0.821ns (25.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 6.395 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.600     2.275    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.729 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.821     5.550    U_Audio_channel_right/U_VGA_interface/NRM_dout[6]
    SLICE_X7Y25          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.503     6.395    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X7Y25          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[6]/C
                         clock pessimism              0.329     6.723    
                         clock uncertainty           -0.360     6.363    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)       -0.081     6.282    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.282    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.275ns  (logic 2.454ns (74.932%)  route 0.821ns (25.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.862ns = ( 6.397 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.600     2.275    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.454     4.729 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[28]
                         net (fo=1, routed)           0.821     5.550    U_Audio_channel_right/U_VGA_interface/NRM_dout[12]
    SLICE_X7Y26          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.505     6.397    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X7Y26          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[12]/C
                         clock pessimism              0.329     6.725    
                         clock uncertainty           -0.360     6.365    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)       -0.081     6.284    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.284    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.274ns  (logic 2.454ns (74.955%)  route 0.820ns (25.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 6.395 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.600     2.275    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.729 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=1, routed)           0.820     5.549    U_Audio_channel_right/U_VGA_interface/NRM_dout[4]
    SLICE_X7Y25          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.503     6.395    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X7Y25          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[4]/C
                         clock pessimism              0.329     6.723    
                         clock uncertainty           -0.360     6.363    
    SLICE_X7Y25          FDCE (Setup_fdce_C_D)       -0.067     6.296    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.296    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.274ns  (logic 2.454ns (74.955%)  route 0.820ns (25.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.862ns = ( 6.397 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.600     2.275    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     4.729 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[26]
                         net (fo=1, routed)           0.820     5.549    U_Audio_channel_right/U_VGA_interface/NRM_dout[10]
    SLICE_X7Y26          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.505     6.397    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X7Y26          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]/C
                         clock pessimism              0.329     6.725    
                         clock uncertainty           -0.360     6.365    
    SLICE_X7Y26          FDCE (Setup_fdce_C_D)       -0.067     6.298    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[10]
  -------------------------------------------------------------------
                         required time                          6.298    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.274ns  (logic 2.454ns (74.951%)  route 0.820ns (25.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.858ns = ( 6.401 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.355ns = ( 2.275 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.600     2.275    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454     4.729 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.820     5.549    U_Audio_channel_right/U_VGA_interface/NRM_dout[13]
    SLICE_X6Y29          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.509     6.401    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X6Y29          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[13]/C
                         clock pessimism              0.329     6.729    
                         clock uncertainty           -0.360     6.369    
    SLICE_X6Y29          FDCE (Setup_fdce_C_D)       -0.045     6.324    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[13]
  -------------------------------------------------------------------
                         required time                          6.324    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_108_MMCM rise@9.259ns - clk_216_MMCM rise@4.630ns)
  Data Path Delay:        3.153ns  (logic 2.454ns (77.836%)  route 0.699ns (22.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 6.328 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.357ns = ( 2.272 - 4.630 ) 
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     5.863    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -1.088 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     0.579    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.675 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.597     2.272    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     4.726 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=1, routed)           0.699     5.425    U_Audio_channel_left/U_VGA_interface/NRM_dout[15]
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.437     6.328    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[15]/C
                         clock pessimism              0.329     6.657    
                         clock uncertainty           -0.360     6.297    
    SLICE_X9Y53          FDCE (Setup_fdce_C_D)       -0.093     6.204    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -5.425    
  -------------------------------------------------------------------
                         slack                                  0.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.585ns (75.967%)  route 0.185ns (24.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.604    -0.799    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      0.585    -0.214 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[26]
                         net (fo=1, routed)           0.185    -0.029    U_Audio_channel_left/U_VGA_interface/NRM_dout[10]
    SLICE_X9Y51          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.833    -1.266    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y51          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[10]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)         0.078    -0.085    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.585ns (75.967%)  route 0.185ns (24.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.604    -0.799    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      0.585    -0.214 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.185    -0.029    U_Audio_channel_left/U_VGA_interface/NRM_dout[6]
    SLICE_X9Y51          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.833    -1.266    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y51          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[6]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)         0.075    -0.088    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.066%)  route 0.184ns (23.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.604    -0.799    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      0.585    -0.214 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[21]
                         net (fo=1, routed)           0.184    -0.030    U_Audio_channel_left/U_VGA_interface/NRM_dout[5]
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.831    -1.267    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[5]/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.360    -0.164    
    SLICE_X9Y53          FDCE (Hold_fdce_C_D)         0.075    -0.089    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.585ns (76.647%)  route 0.178ns (23.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.604    -0.799    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      0.585    -0.214 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[28]
                         net (fo=1, routed)           0.178    -0.036    U_Audio_channel_left/U_VGA_interface/NRM_dout[12]
    SLICE_X9Y51          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.833    -1.266    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y51          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[12]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)         0.047    -0.116    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.585ns (76.724%)  route 0.177ns (23.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.604    -0.799    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.585    -0.214 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.177    -0.037    U_Audio_channel_left/U_VGA_interface/NRM_dout[13]
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.831    -1.267    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[13]/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.360    -0.164    
    SLICE_X9Y53          FDCE (Hold_fdce_C_D)         0.047    -0.117    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.585ns (70.828%)  route 0.241ns (29.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.604    -0.799    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      0.585    -0.214 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           0.241     0.027    U_Audio_channel_left/U_VGA_interface/NRM_dout[9]
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.831    -1.267    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[9]/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.360    -0.164    
    SLICE_X9Y53          FDCE (Hold_fdce_C_D)         0.076    -0.088    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.585ns (70.914%)  route 0.240ns (29.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.604    -0.799    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      0.585    -0.214 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[19]
                         net (fo=1, routed)           0.240     0.026    U_Audio_channel_left/U_VGA_interface/NRM_dout[3]
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.831    -1.267    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[3]/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.360    -0.164    
    SLICE_X9Y53          FDCE (Hold_fdce_C_D)         0.072    -0.092    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_VGA_interface/NRM_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.585ns (71.237%)  route 0.236ns (28.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.600    -0.803    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.585    -0.218 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           0.236     0.018    U_Audio_channel_right/U_VGA_interface/NRM_dout[14]
    SLICE_X9Y27          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.825    -1.274    U_Audio_channel_right/U_VGA_interface/clk_108
    SLICE_X9Y27          FDCE                                         r  U_Audio_channel_right/U_VGA_interface/NRM_data_reg[14]/C
                         clock pessimism              0.743    -0.531    
                         clock uncertainty            0.360    -0.171    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.070    -0.101    U_Audio_channel_right/U_VGA_interface/NRM_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.585ns (70.828%)  route 0.241ns (29.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.604    -0.799    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.585    -0.214 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           0.241     0.027    U_Audio_channel_left/U_VGA_interface/NRM_dout[14]
    SLICE_X9Y51          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.833    -1.266    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y51          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[14]/C
                         clock pessimism              0.743    -0.523    
                         clock uncertainty            0.360    -0.163    
    SLICE_X9Y51          FDCE (Hold_fdce_C_D)         0.070    -0.093    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_VGA_interface/NRM_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.585ns (70.453%)  route 0.245ns (29.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.604    -0.799    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.585    -0.214 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           0.245     0.031    U_Audio_channel_left/U_VGA_interface/NRM_dout[7]
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.831    -1.267    U_Audio_channel_left/U_VGA_interface/clk_108
    SLICE_X9Y53          FDCE                                         r  U_Audio_channel_left/U_VGA_interface/NRM_data_reg[7]/C
                         clock pessimism              0.743    -0.524    
                         clock uncertainty            0.360    -0.164    
    SLICE_X9Y53          FDCE (Hold_fdce_C_D)         0.071    -0.093    U_Audio_channel_left/U_VGA_interface/NRM_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_108_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.704ns (21.564%)  route 2.561ns (78.436%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.930ns = ( 1.699 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.566    -2.388    U_VGA_controller/clk
    SLICE_X37Y42         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.932 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         2.248     0.315    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X9Y25          LUT5 (Prop_lut5_I0_O)        0.124     0.439 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.313     0.752    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.124     0.876 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.876    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X10Y25         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.437     1.699    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X10Y25         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.329     2.028    
                         clock uncertainty           -0.360     1.668    
    SLICE_X10Y25         FDCE (Setup_fdce_C_D)        0.077     1.745    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.745    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.704ns (22.960%)  route 2.362ns (77.040%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 1.767 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.566    -2.388    U_VGA_controller/clk
    SLICE_X37Y42         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.932 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         1.959     0.026    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X5Y50          LUT5 (Prop_lut5_I0_O)        0.124     0.150 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.403     0.554    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.124     0.678 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.678    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X5Y50          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.505     1.767    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X5Y50          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.329     2.095    
                         clock uncertainty           -0.360     1.735    
    SLICE_X5Y50          FDCE (Setup_fdce_C_D)        0.031     1.766    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.766    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.580ns (21.240%)  route 2.151ns (78.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 1.698 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.566    -2.388    U_VGA_controller/clk
    SLICE_X37Y42         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         2.151     0.218    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.124     0.342 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[1]
    SLICE_X9Y24          FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.436     1.698    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X9Y24          FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.329     2.027    
                         clock uncertainty           -0.360     1.667    
    SLICE_X9Y24          FDCE (Setup_fdce_C_D)        0.029     1.696    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.696    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.580ns (25.066%)  route 1.734ns (74.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 1.767 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.566    -2.388    U_VGA_controller/clk
    SLICE_X37Y42         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         1.734    -0.199    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X5Y50          LUT5 (Prop_lut5_I0_O)        0.124    -0.075 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/next_state[1]
    SLICE_X5Y50          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.505     1.767    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X5Y50          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.329     2.095    
                         clock uncertainty           -0.360     1.735    
    SLICE_X5Y50          FDCE (Setup_fdce_C_D)        0.031     1.766    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.766    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.828ns (15.183%)  route 4.626ns (84.817%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 1.746 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.568    -2.387    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.931 f  U_VGA_controller/h_addr_counter_reg[2]/Q
                         net (fo=59, routed)          1.660    -0.271    U_Audio_channel_right/U_VGA_interface/VGA_h_add[2]
    SLICE_X39Y39         LUT3 (Prop_lut3_I0_O)        0.124    -0.147 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.731     0.584    U_Audio_channel_right/U_VGA_interface/NRM_addr[1]_INST_0_i_1_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I3_O)        0.124     0.708 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[1]_INST_0/O
                         net (fo=1, routed)           1.643     2.352    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[1]
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.476 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_9/O
                         net (fo=1, routed)           0.591     3.067    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.484     6.375    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.704    
                         clock uncertainty           -0.360     6.344    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     5.778    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.778    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.828ns (15.889%)  route 4.383ns (84.111%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 1.746 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.568    -2.387    U_VGA_controller/clk
    SLICE_X37Y48         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.456    -1.931 r  U_VGA_controller/h_addr_counter_reg[6]/Q
                         net (fo=65, routed)          2.011     0.081    U_Audio_channel_right/U_VGA_interface/VGA_h_add[6]
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.124     0.205 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.606     0.811    U_Audio_channel_right/U_VGA_interface/NRM_addr[0]_INST_0_i_1_n_0
    SLICE_X33Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.935 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[0]_INST_0/O
                         net (fo=1, routed)           1.305     2.240    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[0]
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_10/O
                         net (fo=1, routed)           0.461     2.825    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.484     6.375    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.704    
                         clock uncertainty           -0.360     6.344    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     5.778    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.778    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.704ns (13.979%)  route 4.332ns (86.021%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 1.746 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.568    -2.387    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.931 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=69, routed)          2.613     0.682    U_Audio_channel_right/U_VGA_interface/VGA_h_add[3]
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.124     0.806 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[2]_INST_0/O
                         net (fo=1, routed)           1.116     1.922    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[2]
    SLICE_X10Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.046 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_8/O
                         net (fo=1, routed)           0.603     2.650    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.484     6.375    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.704    
                         clock uncertainty           -0.360     6.344    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     5.778    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.778    
                         arrival time                          -2.650    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.828ns (16.737%)  route 4.119ns (83.263%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.889ns = ( 1.741 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.568    -2.387    U_VGA_controller/clk
    SLICE_X37Y48         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.456    -1.931 r  U_VGA_controller/h_addr_counter_reg[7]/Q
                         net (fo=57, routed)          1.156    -0.775    U_Audio_channel_left/U_VGA_interface/VGA_h_add[7]
    SLICE_X34Y55         LUT2 (Prop_lut2_I1_O)        0.124    -0.651 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.992     0.341    U_Audio_channel_left/U_VGA_interface/NRM_addr[0]_INST_0_i_1_n_0
    SLICE_X33Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[0]_INST_0/O
                         net (fo=1, routed)           1.289     1.754    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I5_O)        0.124     1.878 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_10/O
                         net (fo=1, routed)           0.683     2.561    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.479     6.371    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.699    
                         clock uncertainty           -0.360     6.339    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     5.773    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.773    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        4.929ns  (logic 0.704ns (14.282%)  route 4.225ns (85.718%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 1.746 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.568    -2.387    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.931 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=69, routed)          2.615     0.684    U_Audio_channel_right/U_VGA_interface/VGA_h_add[3]
    SLICE_X13Y31         LUT5 (Prop_lut5_I4_O)        0.124     0.808 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[3]_INST_0/O
                         net (fo=1, routed)           0.962     1.770    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[3]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124     1.894 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_7/O
                         net (fo=1, routed)           0.648     2.543    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.484     6.375    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.704    
                         clock uncertainty           -0.360     6.344    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     5.778    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.778    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 U_VGA_controller/h_addr_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_216_MMCM rise@9.259ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.704ns (14.638%)  route 4.105ns (85.362%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 1.746 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         1.568    -2.387    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.456    -1.931 r  U_VGA_controller/h_addr_counter_reg[3]/Q
                         net (fo=69, routed)          2.678     0.747    U_Audio_channel_right/U_VGA_interface/VGA_h_add[3]
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124     0.871 r  U_Audio_channel_right/U_VGA_interface/NRM_addr[5]_INST_0/O
                         net (fo=1, routed)           0.826     1.697    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[5]
    SLICE_X10Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.821 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_5/O
                         net (fo=1, routed)           0.602     2.423    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      9.259     9.259 r  
    F14                  IBUF                         0.000     9.259 r  IBUF_inst/O
                         net (fo=2, routed)           1.162    10.421    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     3.213 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     4.800    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.891 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.484     6.375    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.329     6.704    
                         clock uncertainty           -0.360     6.344    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     5.778    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.778    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                  3.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.186ns (20.024%)  route 0.743ns (79.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.564    -0.840    U_VGA_controller/clk
    SLICE_X37Y42         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.699 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         0.743     0.044    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X5Y50          LUT5 (Prop_lut5_I0_O)        0.045     0.089 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.089    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/next_state[1]
    SLICE_X5Y50          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.861    -1.238    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X5Y50          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.743    -0.495    
                         clock uncertainty            0.360    -0.135    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.092    -0.043    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.231ns (19.360%)  route 0.962ns (80.640%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.564    -0.840    U_VGA_controller/clk
    SLICE_X37Y42         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.699 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         0.827     0.128    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X5Y50          LUT5 (Prop_lut5_I0_O)        0.045     0.173 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.135     0.308    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.045     0.353 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X5Y50          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.861    -1.238    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X5Y50          FDCE                                         r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.743    -0.495    
                         clock uncertainty            0.360    -0.135    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.092    -0.043    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.066%)  route 0.972ns (83.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.564    -0.840    U_VGA_controller/clk
    SLICE_X37Y42         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.699 r  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         0.972     0.273    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.045     0.318 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[1]
    SLICE_X9Y24          FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.822    -1.277    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X9Y24          FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.743    -0.534    
                         clock uncertainty            0.360    -0.174    
    SLICE_X9Y24          FDCE (Hold_fdce_C_D)         0.091    -0.083    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 U_VGA_controller/VGA_new_frame_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_108_MMCM rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.231ns (17.179%)  route 1.114ns (82.821%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.564    -0.840    U_VGA_controller/clk
    SLICE_X37Y42         FDCE                                         r  U_VGA_controller/VGA_new_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.699 f  U_VGA_controller/VGA_new_frame_reg/Q
                         net (fo=106, routed)         0.998     0.299    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/NRM_start
    SLICE_X9Y25          LUT5 (Prop_lut5_I0_O)        0.045     0.344 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2/O
                         net (fo=1, routed)           0.116     0.460    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_2_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.045     0.505 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.505    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/next_state[0]
    SLICE_X10Y25         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.822    -1.277    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/clk
    SLICE_X10Y25         FDCE                                         r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.743    -0.534    
                         clock uncertainty            0.360    -0.174    
    SLICE_X10Y25         FDCE (Hold_fdce_C_D)         0.120    -0.054    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_FSM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             14.066ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.077ns  (logic 0.186ns (17.273%)  route 0.891ns (82.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.566    17.681    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141    17.822 r  U_VGA_controller/h_addr_counter_reg[0]/Q
                         net (fo=36, routed)          0.670    18.492    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[8]
    SLICE_X9Y50          LUT6 (Prop_lut6_I5_O)        0.045    18.537 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_2/O
                         net (fo=1, routed)           0.221    18.757    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.874     3.405    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.148    
                         clock uncertainty            0.360     4.508    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     4.691    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                          18.757    
  -------------------------------------------------------------------
                         slack                                 14.066    

Slack (MET) :             14.262ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.272ns  (logic 0.231ns (18.160%)  route 1.041ns (81.840%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.566    17.681    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141    17.822 r  U_VGA_controller/h_addr_counter_reg[1]/Q
                         net (fo=59, routed)          0.679    18.501    U_Audio_channel_left/U_VGA_interface/VGA_h_add[1]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.045    18.546 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[6]_INST_0/O
                         net (fo=1, routed)           0.149    18.694    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[6]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.045    18.739 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_4/O
                         net (fo=1, routed)           0.213    18.953    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.874     3.405    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.148    
                         clock uncertainty            0.360     4.508    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     4.691    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                          18.953    
  -------------------------------------------------------------------
                         slack                                 14.262    

Slack (MET) :             14.286ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.297ns  (logic 0.231ns (17.813%)  route 1.066ns (82.187%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.566    17.681    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141    17.822 r  U_VGA_controller/h_addr_counter_reg[1]/Q
                         net (fo=59, routed)          0.574    18.396    U_Audio_channel_left/U_VGA_interface/VGA_h_add[1]
    SLICE_X14Y51         LUT5 (Prop_lut5_I3_O)        0.045    18.441 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[3]_INST_0/O
                         net (fo=1, routed)           0.281    18.722    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[3]
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.045    18.767 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_7/O
                         net (fo=1, routed)           0.211    18.977    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.874     3.405    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.148    
                         clock uncertainty            0.360     4.508    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     4.691    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                          18.977    
  -------------------------------------------------------------------
                         slack                                 14.286    

Slack (MET) :             14.293ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.303ns  (logic 0.231ns (17.729%)  route 1.072ns (82.271%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.566    17.681    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141    17.822 r  U_VGA_controller/h_addr_counter_reg[1]/Q
                         net (fo=59, routed)          0.643    18.464    U_Audio_channel_left/U_VGA_interface/VGA_h_add[1]
    SLICE_X12Y52         LUT4 (Prop_lut4_I2_O)        0.045    18.509 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[4]_INST_0/O
                         net (fo=1, routed)           0.271    18.781    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[4]
    SLICE_X8Y52          LUT6 (Prop_lut6_I5_O)        0.045    18.826 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_6/O
                         net (fo=1, routed)           0.158    18.984    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.874     3.405    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.148    
                         clock uncertainty            0.360     4.508    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     4.691    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                          18.984    
  -------------------------------------------------------------------
                         slack                                 14.293    

Slack (MET) :             14.296ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.307ns  (logic 0.231ns (17.678%)  route 1.076ns (82.322%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.566    17.681    U_VGA_controller/clk
    SLICE_X37Y48         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141    17.822 r  U_VGA_controller/h_addr_counter_reg[6]/Q
                         net (fo=65, routed)          0.558    18.380    U_Audio_channel_left/U_VGA_interface/VGA_h_add[6]
    SLICE_X14Y52         LUT6 (Prop_lut6_I0_O)        0.045    18.425 r  U_Audio_channel_left/U_VGA_interface/NRM_addr[2]_INST_0/O
                         net (fo=1, routed)           0.360    18.785    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[2]
    SLICE_X9Y52          LUT6 (Prop_lut6_I5_O)        0.045    18.830 r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_8/O
                         net (fo=1, routed)           0.158    18.987    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.874     3.405    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.148    
                         clock uncertainty            0.360     4.508    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     4.691    U_Audio_channel_left/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                          18.987    
  -------------------------------------------------------------------
                         slack                                 14.296    

Slack (MET) :             14.381ns  (arrival time - required time)
  Source:                 U_VGA_controller/h_addr_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_MMCM  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -13.889ns  (clk_216_MMCM rise@4.630ns - clk_108_MMCM rise@18.518ns)
  Data Path Delay:        1.386ns  (logic 0.186ns (13.421%)  route 1.200ns (86.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 2  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_MMCM rise edge)
                                                     18.518    18.518 r  
    F14                  IBUF                         0.000    18.518 r  IBUF_inst/O
                         net (fo=2, routed)           0.440    18.959    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.359    16.600 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    17.089    MMCM_GEN.U_MMCM/inst/clk_108_MMCM
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    17.115 r  MMCM_GEN.U_MMCM/inst/clkout2_buf/O
                         net (fo=417, routed)         0.566    17.681    U_VGA_controller/clk
    SLICE_X37Y47         FDCE                                         r  U_VGA_controller/h_addr_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141    17.822 r  U_VGA_controller/h_addr_counter_reg[0]/Q
                         net (fo=36, routed)          0.981    18.802    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/NRM_addr_r[8]
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.045    18.847 r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_Normalizer/RAM.U_RAM_NRM_i_2/O
                         net (fo=1, routed)           0.219    19.066    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     5.110    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141     1.969 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.502    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.531 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.868     3.399    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.743     4.142    
                         clock uncertainty            0.360     4.502    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     4.685    U_Audio_channel_right/U_NRM_Wrapper/U_NRM_RAM_Wrapper/RAM.U_RAM_NRM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.685    
                         arrival time                          19.066    
  -------------------------------------------------------------------
                         slack                                 14.381    





---------------------------------------------------------------------------------------------------
From Clock:  clk_112_MMCM_112
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        7.470ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.372ns  (logic 0.456ns (33.245%)  route 0.916ns (66.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.916     1.372    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X46Y37         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)       -0.047     8.842    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.537%)  route 0.641ns (60.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.641     1.060    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y44         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)       -0.270     8.619    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.591ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.908%)  route 0.747ns (62.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.747     1.203    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X41Y45         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  7.591    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.224ns  (logic 0.456ns (37.259%)  route 0.768ns (62.741%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.768     1.224    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X46Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X46Y40         FDRE (Setup_fdre_C_D)       -0.047     8.842    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.020ns  (logic 0.419ns (41.092%)  route 0.601ns (58.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.601     1.020    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X46Y36         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X46Y36         FDRE (Setup_fdre_C_D)       -0.222     8.667    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.749%)  route 0.721ns (61.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.721     1.177    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X42Y46         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X42Y46         FDRE (Setup_fdre_C_D)       -0.047     8.842    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.842    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        0.995ns  (logic 0.419ns (42.097%)  route 0.576ns (57.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.576     0.995    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X46Y38         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)       -0.220     8.669    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.133%)  route 0.489ns (53.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.489     0.908    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X41Y42         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)       -0.267     8.622    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.622    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.498%)  route 0.617ns (57.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.617     1.073    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X47Y37         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             clk_216_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.889ns  (MaxDelay Path 8.889ns)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.145%)  route 0.601ns (56.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.889ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.601     1.057    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X40Y43         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.889     8.889    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)       -0.095     8.794    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  7.737    





---------------------------------------------------------------------------------------------------
From Clock:  clk_216_MMCM
  To Clock:  clk_112_MMCM_112

Setup :            0  Failing Endpoints,  Worst Slack        3.218ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.365ns  (logic 0.456ns (33.407%)  route 0.909ns (66.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.909     1.365    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X46Y41         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X46Y41         FDRE (Setup_fdre_C_D)       -0.047     4.583    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.237ns  (logic 0.518ns (41.873%)  route 0.719ns (58.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.719     1.237    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X40Y39         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.078ns  (logic 0.478ns (44.324%)  route 0.600ns (55.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.600     1.078    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y39         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)       -0.224     4.406    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.406    
                         arrival time                          -1.078    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.151ns  (logic 0.518ns (45.019%)  route 0.633ns (54.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.633     1.151    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X37Y38         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X37Y38         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.133ns  (logic 0.518ns (45.729%)  route 0.615ns (54.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.615     1.133    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X37Y39         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        0.916ns  (logic 0.478ns (52.191%)  route 0.438ns (47.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.438     0.916    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X36Y39         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)       -0.266     4.364    U_Audio_Interface/U_FIFO_32bit_MISO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.364    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.361%)  route 0.620ns (57.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.620     1.076    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X44Y41         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X44Y41         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.435%)  route 0.446ns (51.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.446     0.865    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X45Y41         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X45Y41         FDRE (Setup_fdre_C_D)       -0.267     4.363    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.363    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.781%)  route 0.440ns (51.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.440     0.859    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X47Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)       -0.270     4.360    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.360    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_112_MMCM_112  {rise@0.000ns fall@4.444ns period=8.889ns})
  Path Group:             clk_112_MMCM_112
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.630ns  (MaxDelay Path 4.630ns)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.753%)  route 0.563ns (55.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.630ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39                                      0.000     0.000 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.563     1.019    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X45Y40         FDRE                                         r  U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.630     4.630    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.095     4.535    U_Audio_Interface/U_FIFO_32bit_MOSI/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  3.516    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_216_MMCM
  To Clock:  clk_216_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.773ns (27.319%)  route 2.056ns (72.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 1.703 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.558    -2.397    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X14Y20         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.478    -1.919 f  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[0]/Q
                         net (fo=4, routed)           0.760    -1.158    U_Audio_channel_left/U_FFT_Wrapper/FFT_rate[0]
    SLICE_X15Y21         LUT2 (Prop_lut2_I0_O)        0.295    -0.863 f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.296     0.433    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_LDC_i_1_n_0
    SLICE_X14Y21         FDPE                                         f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.441     1.703    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X14Y21         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_P/C
                         clock pessimism              0.506     2.209    
                         clock uncertainty           -0.222     1.987    
    SLICE_X14Y21         FDPE (Recov_fdpe_C_PRE)     -0.361     1.626    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_P
  -------------------------------------------------------------------
                         required time                          1.626    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.774ns (33.069%)  route 1.567ns (66.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 1.709 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.566    -2.389    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.478    -1.911 f  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[6]/Q
                         net (fo=4, routed)           1.025    -0.885    U_Audio_channel_right/U_FFT_Wrapper/FFT_rate[6]
    SLICE_X13Y15         LUT2 (Prop_lut2_I0_O)        0.296    -0.589 f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.541    -0.048    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_LDC_i_1_n_0
    SLICE_X13Y15         FDPE                                         f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.447     1.709    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X13Y15         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_P/C
                         clock pessimism              0.506     2.215    
                         clock uncertainty           -0.222     1.993    
    SLICE_X13Y15         FDPE (Recov_fdpe_C_PRE)     -0.359     1.634    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_P
  -------------------------------------------------------------------
                         required time                          1.634    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.642ns (28.880%)  route 1.581ns (71.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 1.700 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.558    -2.397    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X14Y20         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.879 r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[1]/Q
                         net (fo=3, routed)           0.823    -1.056    U_Audio_channel_left/U_FFT_Wrapper/FFT_rate[1]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.124    -0.932 f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.758    -0.173    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[1]_LDC_i_2_n_0
    SLICE_X15Y23         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.438     1.700    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X15Y23         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[1]_C/C
                         clock pessimism              0.506     2.206    
                         clock uncertainty           -0.222     1.984    
    SLICE_X15Y23         FDCE (Recov_fdce_C_CLR)     -0.405     1.579    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[1]_C
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.774ns (34.798%)  route 1.450ns (65.202%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 1.710 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.566    -2.389    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.478    -1.911 r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[6]/Q
                         net (fo=4, routed)           0.833    -1.077    U_Audio_channel_right/U_FFT_Wrapper/FFT_rate[6]
    SLICE_X13Y14         LUT2 (Prop_lut2_I1_O)        0.296    -0.781 f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.617    -0.164    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_LDC_i_2_n_0
    SLICE_X13Y14         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.448     1.710    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X13Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_C/C
                         clock pessimism              0.506     2.216    
                         clock uncertainty           -0.222     1.994    
    SLICE_X13Y14         FDCE (Recov_fdce_C_CLR)     -0.405     1.589    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[6]_C
  -------------------------------------------------------------------
                         required time                          1.589    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.773ns (35.438%)  route 1.408ns (64.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.919ns = ( 1.710 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.566    -2.389    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.478    -1.911 r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[4]/Q
                         net (fo=3, routed)           0.777    -1.134    U_Audio_channel_right/U_FFT_Wrapper/FFT_rate[4]
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.295    -0.839 f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.632    -0.207    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[4]_LDC_i_2_n_0
    SLICE_X11Y15         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.448     1.710    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X11Y15         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[4]_C/C
                         clock pessimism              0.492     2.202    
                         clock uncertainty           -0.222     1.980    
    SLICE_X11Y15         FDCE (Recov_fdce_C_CLR)     -0.405     1.575    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[4]_C
  -------------------------------------------------------------------
                         required time                          1.575    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.642ns (29.807%)  route 1.512ns (70.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 1.707 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.563    -2.391    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y16         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[7]/Q
                         net (fo=4, routed)           0.984    -0.890    U_Audio_channel_right/U_FFT_Wrapper/FFT_rate[7]
    SLICE_X13Y16         LUT2 (Prop_lut2_I1_O)        0.124    -0.766 f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.528    -0.238    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[7]_LDC_i_2_n_0
    SLICE_X13Y17         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.445     1.707    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X13Y17         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[7]_C/C
                         clock pessimism              0.506     2.213    
                         clock uncertainty           -0.222     1.991    
    SLICE_X13Y17         FDCE (Recov_fdce_C_CLR)     -0.405     1.586    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[7]_C
  -------------------------------------------------------------------
                         required time                          1.586    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.642ns (31.602%)  route 1.389ns (68.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 1.709 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.566    -2.389    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.518    -1.871 r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[2]/Q
                         net (fo=3, routed)           0.523    -1.347    U_Audio_channel_right/U_FFT_Wrapper/FFT_rate[2]
    SLICE_X14Y15         LUT2 (Prop_lut2_I1_O)        0.124    -1.223 f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.866    -0.357    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_LDC_i_2_n_0
    SLICE_X15Y15         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.447     1.709    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X15Y15         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_C/C
                         clock pessimism              0.506     2.215    
                         clock uncertainty           -0.222     1.993    
    SLICE_X15Y15         FDCE (Recov_fdce_C_CLR)     -0.405     1.588    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_C
  -------------------------------------------------------------------
                         required time                          1.588    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.642ns (32.409%)  route 1.339ns (67.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 1.701 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.558    -2.397    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X14Y20         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.518    -1.879 r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[2]/Q
                         net (fo=3, routed)           0.442    -1.436    U_Audio_channel_left/U_FFT_Wrapper/FFT_rate[2]
    SLICE_X13Y21         LUT2 (Prop_lut2_I1_O)        0.124    -1.312 f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.897    -0.416    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[2]_LDC_i_2_n_0
    SLICE_X13Y27         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.439     1.701    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X13Y27         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[2]_C/C
                         clock pessimism              0.492     2.193    
                         clock uncertainty           -0.222     1.971    
    SLICE_X13Y27         FDCE (Recov_fdce_C_CLR)     -0.405     1.566    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[2]_C
  -------------------------------------------------------------------
                         required time                          1.566    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.773ns (39.940%)  route 1.162ns (60.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.926ns = ( 1.703 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.396ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.558    -2.397    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X14Y20         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.478    -1.919 r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[0]/Q
                         net (fo=4, routed)           0.763    -1.155    U_Audio_channel_left/U_FFT_Wrapper/FFT_rate[0]
    SLICE_X15Y21         LUT2 (Prop_lut2_I1_O)        0.295    -0.860 f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.399    -0.461    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_LDC_i_2_n_0
    SLICE_X15Y21         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.441     1.703    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X15Y21         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_C/C
                         clock pessimism              0.506     2.209    
                         clock uncertainty           -0.222     1.987    
    SLICE_X15Y21         FDCE (Recov_fdce_C_CLR)     -0.405     1.582    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[0]_C
  -------------------------------------------------------------------
                         required time                          1.582    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.630ns  (clk_216_MMCM rise@4.630ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.580ns (28.901%)  route 1.427ns (71.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 1.704 - 4.630 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.438ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.560    -2.395    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X15Y18         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[4]/Q
                         net (fo=3, routed)           0.850    -1.088    U_Audio_channel_left/U_FFT_Wrapper/FFT_rate[4]
    SLICE_X14Y19         LUT2 (Prop_lut2_I1_O)        0.124    -0.964 f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.577    -0.388    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_LDC_i_2_n_0
    SLICE_X14Y19         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      4.630     4.630 r  
    F14                  IBUF                         0.000     4.630 r  IBUF_inst/O
                         net (fo=2, routed)           1.162     5.792    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -1.416 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     0.171    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.262 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        1.442     1.704    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X14Y19         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_C/C
                         clock pessimism              0.506     2.210    
                         clock uncertainty           -0.222     1.988    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.319     1.669    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_C
  -------------------------------------------------------------------
                         required time                          1.669    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  2.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.517%)  route 0.297ns (61.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.561    -0.843    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X15Y18         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.702 f  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[4]/Q
                         net (fo=3, routed)           0.113    -0.589    U_Audio_channel_left/U_FFT_Wrapper/FFT_rate[4]
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.045    -0.544 f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.184    -0.360    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_LDC_i_1_n_0
    SLICE_X12Y18         FDPE                                         f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.829    -1.270    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X12Y18         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_P/C
                         clock pessimism              0.441    -0.829    
    SLICE_X12Y18         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.900    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.163%)  route 0.328ns (63.837%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.561    -0.843    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X15Y18         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[3]/Q
                         net (fo=3, routed)           0.197    -0.505    U_Audio_channel_left/U_FFT_Wrapper/FFT_rate[3]
    SLICE_X13Y19         LUT2 (Prop_lut2_I1_O)        0.045    -0.460 f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.131    -0.329    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[3]_LDC_i_2_n_0
    SLICE_X12Y19         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.828    -1.271    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X12Y19         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[3]_C/C
                         clock pessimism              0.441    -0.830    
    SLICE_X12Y19         FDCE (Remov_fdce_C_CLR)     -0.067    -0.897    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.015%)  route 0.330ns (63.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.561    -0.843    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X15Y18         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.702 f  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[5]/Q
                         net (fo=4, routed)           0.129    -0.572    U_Audio_channel_left/U_FFT_Wrapper/FFT_rate[5]
    SLICE_X15Y17         LUT2 (Prop_lut2_I0_O)        0.045    -0.527 f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.201    -0.326    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_LDC_i_1_n_0
    SLICE_X14Y17         FDPE                                         f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.830    -1.269    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X14Y17         FDPE                                         r  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_P/C
                         clock pessimism              0.441    -0.828    
    SLICE_X14Y17         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.899    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.899    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.135%)  route 0.325ns (60.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.564    -0.840    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.676 r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[1]/Q
                         net (fo=3, routed)           0.134    -0.542    U_Audio_channel_right/U_FFT_Wrapper/FFT_rate[1]
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.045    -0.497 f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.191    -0.306    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_LDC_i_2_n_0
    SLICE_X14Y12         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.834    -1.265    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y12         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_C/C
                         clock pessimism              0.441    -0.824    
    SLICE_X14Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.891    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.891    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.157%)  route 0.325ns (60.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.564    -0.840    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.676 r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[3]/Q
                         net (fo=3, routed)           0.137    -0.539    U_Audio_channel_right/U_FFT_Wrapper/FFT_rate[3]
    SLICE_X12Y14         LUT2 (Prop_lut2_I1_O)        0.045    -0.494 f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.187    -0.306    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[3]_LDC_i_2_n_0
    SLICE_X12Y15         FDCE                                         f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.832    -1.267    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X12Y15         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[3]_C/C
                         clock pessimism              0.441    -0.826    
    SLICE_X12Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.893    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.893    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.438%)  route 0.339ns (64.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.561    -0.843    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X15Y18         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[5]/Q
                         net (fo=4, routed)           0.129    -0.572    U_Audio_channel_left/U_FFT_Wrapper/FFT_rate[5]
    SLICE_X13Y18         LUT2 (Prop_lut2_I1_O)        0.045    -0.527 f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.209    -0.318    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_LDC_i_2_n_0
    SLICE_X13Y18         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.829    -1.270    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X13Y18         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_C/C
                         clock pessimism              0.441    -0.829    
    SLICE_X13Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.921    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.921    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.209ns (36.975%)  route 0.356ns (63.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.559    -0.845    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X14Y20         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.681 r  U_Audio_channel_left/U_FFT_Wrapper/FFT_rate_reg[6]/Q
                         net (fo=4, routed)           0.225    -0.456    U_Audio_channel_left/U_FFT_Wrapper/FFT_rate[6]
    SLICE_X15Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.411 f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.131    -0.280    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[6]_LDC_i_2_n_0
    SLICE_X14Y22         FDCE                                         f  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.825    -1.274    U_Audio_channel_left/U_FFT_Wrapper/clk
    SLICE_X14Y22         FDCE                                         r  U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[6]_C/C
                         clock pessimism              0.441    -0.833    
    SLICE_X14Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.900    U_Audio_channel_left/U_FFT_Wrapper/counter_sample_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.900    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.385%)  route 0.350ns (62.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.564    -0.840    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.676 f  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[1]/Q
                         net (fo=3, routed)           0.134    -0.542    U_Audio_channel_right/U_FFT_Wrapper/FFT_rate[1]
    SLICE_X14Y12         LUT2 (Prop_lut2_I0_O)        0.045    -0.497 f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.216    -0.281    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_LDC_i_1_n_0
    SLICE_X15Y12         FDPE                                         f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.834    -1.265    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X15Y12         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_P/C
                         clock pessimism              0.441    -0.824    
    SLICE_X15Y12         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.919    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.919    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.209ns (36.834%)  route 0.358ns (63.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.564    -0.840    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.676 f  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[0]/Q
                         net (fo=4, routed)           0.157    -0.519    U_Audio_channel_right/U_FFT_Wrapper/FFT_rate[0]
    SLICE_X15Y13         LUT2 (Prop_lut2_I0_O)        0.045    -0.474 f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.201    -0.272    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[0]_LDC_i_1_n_0
    SLICE_X15Y13         FDPE                                         f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.833    -1.266    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X15Y13         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[0]_P/C
                         clock pessimism              0.441    -0.825    
    SLICE_X15Y13         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.920    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.920    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Destination:            U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_216_MMCM  {rise@0.000ns fall@2.315ns period=4.630ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_216_MMCM rise@0.000ns - clk_216_MMCM rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.209ns (35.320%)  route 0.383ns (64.680%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.564    -0.840    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y14         FDCE                                         r  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.676 f  U_Audio_channel_right/U_FFT_Wrapper/FFT_rate_reg[2]/Q
                         net (fo=3, routed)           0.191    -0.484    U_Audio_channel_right/U_FFT_Wrapper/FFT_rate[2]
    SLICE_X14Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.439 f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.191    -0.248    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_LDC_i_1_n_0
    SLICE_X14Y15         FDPE                                         f  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_216_MMCM rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    MMCM_GEN.U_MMCM/inst/CLK12MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  MMCM_GEN.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    MMCM_GEN.U_MMCM/inst/clk_216_MMCM
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  MMCM_GEN.U_MMCM/inst/clkout1_buf/O
                         net (fo=6854, routed)        0.832    -1.267    U_Audio_channel_right/U_FFT_Wrapper/clk
    SLICE_X14Y15         FDPE                                         r  U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_P/C
                         clock pessimism              0.441    -0.826    
    SLICE_X14Y15         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.897    U_Audio_channel_right/U_FFT_Wrapper/counter_sample_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.649    





