part=xcu200-fsgd2104-2-e

[hls]
flow_target=vitis
package.output.format=ip_catalog
package.output.syn=false
syn.file=../src/bhtree_hls.cpp
syn.file=../include/bhtree_config_hls.h
syn.file=../include/bhtree_types_hls.h
clock=10ns
clock_uncertainty=2ns
syn.top=create_bhtree_kernel
syn.cflags=-I/home/abeane/Projects/BHTreeFPGA/hw/include