/* Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCS4) Path("/home/evg/Stm32CubeIDE/STM32F407-DISCOVERY_W5500_INTRON/FPGA/FPGA-16-04-2024/output_files/") File("DCE01_3.pof") MfrSpec(OpMask(7) Child_OpMask(1 7));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
