#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 28 13:18:25 2025
# Process ID: 29280
# Current directory: C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32856 C:\Users\USER\Desktop\ML_DSA_syn_new\IMP2\NTT\NTT.xpr
# Log file: C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/vivado.log
# Journal file: C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT\vivado.jou
# Running On: LAPTOP-2P71OMBV, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1502.980 ; gain = 169.805
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
WARNING: [VRFC 10-3380] identifier 'BU_7_out_data_u' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:31]
WARNING: [VRFC 10-3380] identifier 'BU_7_out_data_d' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:32]
WARNING: [VRFC 10-3380] identifier 'BU_7_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:33]
WARNING: [VRFC 10-3380] identifier 'RU_1_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:42]
WARNING: [VRFC 10-3380] identifier 'RU_1_out_data_u' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:43]
WARNING: [VRFC 10-3380] identifier 'RU_1_out_data_d' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:44]
WARNING: [VRFC 10-3380] identifier 'RU_2_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:84]
WARNING: [VRFC 10-3380] identifier 'RU_2_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:86]
WARNING: [VRFC 10-3380] identifier 'RU_2_out_data_u' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:87]
WARNING: [VRFC 10-3380] identifier 'RU_2_out_data_d' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:88]
WARNING: [VRFC 10-3380] identifier 'RU_3_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:165]
WARNING: [VRFC 10-3380] identifier 'RU_3_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:167]
WARNING: [VRFC 10-3380] identifier 'RU_3_out_data_u' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:168]
WARNING: [VRFC 10-3380] identifier 'RU_3_out_data_d' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:169]
WARNING: [VRFC 10-3380] identifier 'RU_4_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:246]
WARNING: [VRFC 10-3380] identifier 'RU_4_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:248]
WARNING: [VRFC 10-3380] identifier 'RU_4_out_data_u' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:249]
WARNING: [VRFC 10-3380] identifier 'RU_4_out_data_d' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:250]
WARNING: [VRFC 10-3380] identifier 'RU_5_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:327]
WARNING: [VRFC 10-3380] identifier 'RU_5_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:329]
WARNING: [VRFC 10-3380] identifier 'RU_5_out_data_u' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:330]
WARNING: [VRFC 10-3380] identifier 'RU_5_out_data_d' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:331]
WARNING: [VRFC 10-3380] identifier 'RU_6_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:408]
WARNING: [VRFC 10-3380] identifier 'RU_6_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:410]
WARNING: [VRFC 10-3380] identifier 'RU_6_out_data_u' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:411]
WARNING: [VRFC 10-3380] identifier 'RU_6_out_data_d' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:412]
WARNING: [VRFC 10-3380] identifier 'RU_7_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:488]
WARNING: [VRFC 10-3380] identifier 'RU_7_o_valid' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:490]
WARNING: [VRFC 10-3380] identifier 'RU_7_out_data_u' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:491]
WARNING: [VRFC 10-3380] identifier 'RU_7_out_data_d' is used before its declaration [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:492]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:193]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:285]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:355]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:366]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:436]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:527]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:598]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:609]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:104]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:185]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:266]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:347]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:428]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:508]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:590]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="../../...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1535.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NTT_tb_behav -key {Behavioral:sim_1:Functional:NTT_tb} -tclbatch {NTT_tb.tcl} -view {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT_tb_time_synth.wcfg} -view {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/INTT.wcfg} -view {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT_INTT.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT_tb_time_synth.wcfg
WARNING: Simulation object /NTT_tb/dut/BU_0/BU_0_out_data_d was not found in the design.
WARNING: Simulation object /NTT_tb/dut/BU_1/BU_1_out_data_d was not found in the design.
WARNING: Simulation object /NTT_tb/dut/BU_2/BU_2_out_data_d was not found in the design.
WARNING: Simulation object /NTT_tb/dut/BU_3/BU_3_out_data_d was not found in the design.
WARNING: Simulation object /NTT_tb/dut/BU_4/BU_4_out_data_d was not found in the design.
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/INTT.wcfg
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT_INTT.wcfg
source NTT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NTT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1611.625 ; gain = 75.918
run 200 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:218]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:280]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:353]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:404]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:415]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:466]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:477]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:528]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:539]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:592]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:603]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:210]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:272]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:334]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:396]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:458]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:520]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:584]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="../../...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2321.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2321.570 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.570 ; gain = 0.000
run 200 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:226]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:288]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:412]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:423]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:474]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:485]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:536]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:547]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:600]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:611]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:218]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:280]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:342]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:404]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:466]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:528]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:592]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="../../...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2321.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2321.570 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.570 ; gain = 0.000
run 200 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:233]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:295]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:419]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:430]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:481]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:492]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:554]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:607]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:618]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:225]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:287]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:349]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:411]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:473]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:535]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:599]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="../../...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2321.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2321.570 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.570 ; gain = 0.000
run 200 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:233]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:295]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:419]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:430]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:481]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:492]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:554]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:607]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:618]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:225]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:287]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:349]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:411]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:473]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:535]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:599]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="../../...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2321.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2321.570 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2321.570 ; gain = 0.000
run 200 us
restart
INFO: [Wavedata 42-604] Simulation restarted
run 200 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:246]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:308]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:432]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:443]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:494]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:505]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:556]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:567]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:620]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:631]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:238]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:300]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:362]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:424]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:486]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:548]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:612]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="../../...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2321.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2321.570 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2321.570 ; gain = 0.000
run 200 us
current_wave_config {INTT.wcfg}
INTT.wcfg
add_wave {{/NTT_tb/dut/cnt_i}} {{/NTT_tb/dut/cnt_o}} 
current_wave_config {NTT_INTT.wcfg}
NTT_INTT.wcfg
add_wave {{/NTT_tb/dut/cnt_i}} {{/NTT_tb/dut/cnt_o}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 200 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:246]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:308]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:432]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:443]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:494]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:505]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:556]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:567]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:620]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:631]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:238]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:300]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:362]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:424]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:486]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:548]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:612]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="../../...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2419.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2419.188 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2419.188 ; gain = 97.617
run 200 us
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT_INTT.wcfg}
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/INTT.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:246]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:308]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:432]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:443]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:494]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:505]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:556]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:567]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:620]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:631]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:238]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:300]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:362]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:424]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:486]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:548]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:612]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.CONTR(depth=32)
Compiling module xil_defaultlib.rom(LENGTH=4,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.CONTR(depth=16)
Compiling module xil_defaultlib.rom(LENGTH=8,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.CONTR(depth=8)
Compiling module xil_defaultlib.rom(LENGTH=16,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.CONTR(depth=4)
Compiling module xil_defaultlib.rom(LENGTH=32,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.CONTR(depth=2)
Compiling module xil_defaultlib.rom(LENGTH=64,INIT_FILE="../../....
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.CONTR(depth=1)
Compiling module xil_defaultlib.rom(LENGTH=128,INIT_FILE="../../...
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2709.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2709.000 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2709.000 ; gain = 0.000
run 200 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:246]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:308]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:432]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:443]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:494]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:505]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:556]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:567]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:620]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:631]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:238]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:300]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:362]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:424]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:486]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:548]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:612]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2709.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 28 15:26:01 2025...
