 Timing Path to mult/tempResult_reg[63]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_223/A3                NOR3_X1       Rise  1.8470 0.0000 0.0640                      1.6163                                                    | 
|    mult/i_12/i_223/ZN                NOR3_X1       Fall  1.8730 0.0260 0.0200             0.936903 3.61496  4.55186           1       100                    | 
|    mult/i_12/i_207/A4                NOR4_X2       Fall  1.8730 0.0000 0.0200                      3.49679                                                   | 
|    mult/i_12/i_207/ZN                NOR4_X2       Rise  1.9610 0.0880 0.0470             0.522955 3.87976  4.40271           2       100                    | 
|    mult/i_12/i_205/B1                AOI21_X1      Rise  1.9610 0.0000 0.0470                      1.647                                                     | 
|    mult/i_12/i_205/ZN                AOI21_X1      Fall  1.9960 0.0350 0.0220             1.13311  4.86825  6.00136           3       100                    | 
|    mult/i_12/i_204/A                 INV_X1        Fall  1.9960 0.0000 0.0220                      1.54936                                                   | 
|    mult/i_12/i_204/ZN                INV_X1        Rise  2.0200 0.0240 0.0130             0.475663 3.33789  3.81355           2       100                    | 
|    mult/i_12/i_198/A3                NAND3_X1      Rise  2.0200 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_198/ZN                NAND3_X1      Fall  2.0420 0.0220 0.0120             0.258015 1.63022  1.88824           1       100                    | 
|    mult/i_12/i_197/A                 OAI221_X1     Fall  2.0420 0.0000 0.0120                      1.53966                                                   | 
|    mult/i_12/i_197/ZN                OAI221_X1     Rise  2.0670 0.0250 0.0390             0.268016 2.23214  2.50016           1       100                    | 
|    mult/i_12/i_195/A                 XOR2_X1       Rise  2.0670 0.0000 0.0390                      2.23214                                                   | 
|    mult/i_12/i_195/Z                 XOR2_X1       Rise  2.1170 0.0500 0.0190             0.216335 0.97463  1.19096           1       100                    | 
|    mult/i_12/p_1[63]                               Rise  2.1170 0.0000                                                                                       | 
|    mult/i_0_67/A2                    AND2_X1       Rise  2.1170 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_67/ZN                    AND2_X1       Rise  2.1500 0.0330 0.0090             0.272267 1.14029  1.41256           1       100                    | 
|    mult/tempResult_reg[63]/D         DFF_X1        Rise  2.1500 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[63]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[63]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0260 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -2.1500        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[62]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_223/A3                NOR3_X1       Rise  1.8470 0.0000 0.0640                      1.6163                                                    | 
|    mult/i_12/i_223/ZN                NOR3_X1       Fall  1.8730 0.0260 0.0200             0.936903 3.61496  4.55186           1       100                    | 
|    mult/i_12/i_207/A4                NOR4_X2       Fall  1.8730 0.0000 0.0200                      3.49679                                                   | 
|    mult/i_12/i_207/ZN                NOR4_X2       Rise  1.9610 0.0880 0.0470             0.522955 3.87976  4.40271           2       100                    | 
|    mult/i_12/i_205/B1                AOI21_X1      Rise  1.9610 0.0000 0.0470                      1.647                                                     | 
|    mult/i_12/i_205/ZN                AOI21_X1      Fall  1.9960 0.0350 0.0220             1.13311  4.86825  6.00136           3       100                    | 
|    mult/i_12/i_193/B1                AOI22_X1      Fall  1.9960 0.0000 0.0220                      1.55298                                                   | 
|    mult/i_12/i_193/ZN                AOI22_X1      Rise  2.0470 0.0510 0.0290             0.301779 2.41145  2.71323           1       100                    | 
|    mult/i_12/i_192/B                 XOR2_X1       Rise  2.0470 0.0000 0.0290                      2.36355                                                   | 
|    mult/i_12/i_192/Z                 XOR2_X1       Rise  2.0940 0.0470 0.0200             0.246791 0.97463  1.22142           1       100                    | 
|    mult/i_12/p_1[62]                               Rise  2.0940 0.0000                                                                                       | 
|    mult/i_0_66/A2                    AND2_X1       Rise  2.0940 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_66/ZN                    AND2_X1       Rise  2.1290 0.0350 0.0100             0.755863 1.14029  1.89615           1       100                    | 
|    mult/tempResult_reg[62]/D         DFF_X1        Rise  2.1290 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[62]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[62]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0270 2.1780 | 
| data required time                        |  2.1780        | 
|                                           |                | 
| data required time                        |  2.1780        | 
| data arrival time                         | -2.1290        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.0530        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[58]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_188/B1                OAI21_X1      Rise  1.8470 0.0000 0.0640                      1.66205                                                   | 
|    mult/i_12/i_188/ZN                OAI21_X1      Fall  1.8780 0.0310 0.0230             0.41679  3.84836  4.26515           2       100                    | 
|    mult/i_12/i_186/B2                OAI22_X1      Fall  1.8780 0.0000 0.0230                      1.55047                                                   | 
|    mult/i_12/i_186/ZN                OAI22_X1      Rise  1.9400 0.0620 0.0430             0.984674 3.35061  4.33528           2       100                    | 
|    mult/i_12/i_185/A                 INV_X1        Rise  1.9400 0.0000 0.0430                      1.70023                                                   | 
|    mult/i_12/i_185/ZN                INV_X1        Fall  1.9570 0.0170 0.0140             0.403847 3.84775  4.2516            2       100                    | 
|    mult/i_12/i_179/B2                OAI22_X1      Fall  1.9570 0.0000 0.0140                      1.55047                                                   | 
|    mult/i_12/i_179/ZN                OAI22_X1      Rise  2.0090 0.0520 0.0360             0.472924 2.57361  3.04653           1       100                    | 
|    mult/i_12/i_178/B                 XNOR2_X1      Rise  2.0090 0.0000 0.0360                      2.57361                                                   | 
|    mult/i_12/i_178/ZN                XNOR2_X1      Rise  2.0530 0.0440 0.0170             0.388396 0.97463  1.36303           1       100                    | 
|    mult/i_12/p_1[58]                               Rise  2.0530 0.0000                                                                                       | 
|    mult/i_0_62/A2                    AND2_X1       Rise  2.0530 0.0000 0.0170                      0.97463                                                   | 
|    mult/i_0_62/ZN                    AND2_X1       Rise  2.0850 0.0320 0.0090             0.166243 1.14029  1.30653           1       100                    | 
|    mult/tempResult_reg[58]/D         DFF_X1        Rise  2.0850 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[58]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[58]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0260 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -2.0850        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.0990        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[61]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_223/A3                NOR3_X1       Rise  1.8470 0.0000 0.0640                      1.6163                                                    | 
|    mult/i_12/i_223/ZN                NOR3_X1       Fall  1.8730 0.0260 0.0200             0.936903 3.61496  4.55186           1       100                    | 
|    mult/i_12/i_207/A4                NOR4_X2       Fall  1.8730 0.0000 0.0200                      3.49679                                                   | 
|    mult/i_12/i_207/ZN                NOR4_X2       Rise  1.9610 0.0880 0.0470             0.522955 3.87976  4.40271           2       100                    | 
|    mult/i_12/i_205/B1                AOI21_X1      Rise  1.9610 0.0000 0.0470                      1.647                                                     | 
|    mult/i_12/i_205/ZN                AOI21_X1      Fall  1.9960 0.0350 0.0220             1.13311  4.86825  6.00136           3       100                    | 
|    mult/i_12/i_191/B1                AOI22_X1      Fall  1.9960 0.0000 0.0220                      1.55298                                                   | 
|    mult/i_12/i_191/ZN                AOI22_X1      Rise  2.0400 0.0440 0.0220             0.255595 0.97463  1.23022           1       100                    | 
|    mult/i_12/p_1[61]                               Rise  2.0400 0.0000                                                                                       | 
|    mult/i_0_65/A2                    AND2_X1       Rise  2.0400 0.0000 0.0220                      0.97463                                                   | 
|    mult/i_0_65/ZN                    AND2_X1       Rise  2.0740 0.0340 0.0090             0.263446 1.14029  1.40374           1       100                    | 
|    mult/tempResult_reg[61]/D         DFF_X1        Rise  2.0740 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[61]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[61]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0260 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -2.0740        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[59]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_188/B1                OAI21_X1      Rise  1.8470 0.0000 0.0640                      1.66205                                                   | 
|    mult/i_12/i_188/ZN                OAI21_X1      Fall  1.8780 0.0310 0.0230             0.41679  3.84836  4.26515           2       100                    | 
|    mult/i_12/i_186/B2                OAI22_X1      Fall  1.8780 0.0000 0.0230                      1.55047                                                   | 
|    mult/i_12/i_186/ZN                OAI22_X1      Rise  1.9400 0.0620 0.0430             0.984674 3.35061  4.33528           2       100                    | 
|    mult/i_12/i_183/A3                NAND3_X1      Rise  1.9400 0.0000 0.0430                      1.65038                                                   | 
|    mult/i_12/i_183/ZN                NAND3_X1      Fall  1.9660 0.0260 0.0130             0.193362 1.67072  1.86408           1       100                    | 
|    mult/i_12/i_182/A                 OAI21_X1      Fall  1.9660 0.0000 0.0130                      1.51857                                                   | 
|    mult/i_12/i_182/ZN                OAI21_X1      Rise  1.9910 0.0250 0.0240             0.319639 2.57361  2.89325           1       100                    | 
|    mult/i_12/i_181/B                 XNOR2_X1      Rise  1.9910 0.0000 0.0240                      2.57361                                                   | 
|    mult/i_12/i_181/ZN                XNOR2_X1      Rise  2.0320 0.0410 0.0170             0.208774 0.97463  1.1834            1       100                    | 
|    mult/i_12/p_1[59]                               Rise  2.0320 0.0000                                                                                       | 
|    mult/i_0_63/A2                    AND2_X1       Rise  2.0320 0.0000 0.0170                      0.97463                                                   | 
|    mult/i_0_63/ZN                    AND2_X1       Rise  2.0640 0.0320 0.0090             0.161718 1.14029  1.30201           1       100                    | 
|    mult/tempResult_reg[59]/D         DFF_X1        Rise  2.0640 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[59]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[59]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0260 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -2.0640        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[55]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_173/B1                AOI21_X1      Rise  1.8470 0.0000 0.0640                      1.647                                                     | 
|    mult/i_12/i_173/ZN                AOI21_X1      Fall  1.8810 0.0340 0.0240             1.39185  3.80404  5.19589           2       100                    | 
|    mult/i_12/i_172/B2                OAI21_X1      Fall  1.8810 0.0000 0.0240                      1.55833                                                   | 
|    mult/i_12/i_172/ZN                OAI21_X1      Rise  1.9200 0.0390 0.0200             0.261579 1.70023  1.96181           1       100                    | 
|    mult/i_12/i_171/A                 INV_X1        Rise  1.9200 0.0000 0.0200                      1.70023                                                   | 
|    mult/i_12/i_171/ZN                INV_X1        Fall  1.9340 0.0140 0.0090             0.466197 3.80404  4.27023           2       100                    | 
|    mult/i_12/i_169/B2                OAI21_X1      Fall  1.9340 0.0000 0.0090                      1.55833                                                   | 
|    mult/i_12/i_169/ZN                OAI21_X1      Rise  1.9710 0.0370 0.0230             0.17906  2.57361  2.75267           1       100                    | 
|    mult/i_12/i_168/B                 XNOR2_X1      Rise  1.9710 0.0000 0.0230                      2.57361                                                   | 
|    mult/i_12/i_168/ZN                XNOR2_X1      Rise  2.0120 0.0410 0.0170             0.330868 0.97463  1.3055            1       100                    | 
|    mult/i_12/p_1[55]                               Rise  2.0120 0.0000                                                                                       | 
|    mult/i_0_59/A2                    AND2_X1       Rise  2.0120 0.0000 0.0170                      0.97463                                                   | 
|    mult/i_0_59/ZN                    AND2_X1       Rise  2.0450 0.0330 0.0090             0.219913 1.14029  1.3602            1       100                    | 
|    mult/tempResult_reg[55]/D         DFF_X1        Rise  2.0450 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[55]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[55]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0260 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -2.0450        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.1390        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[60]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_223/A3                NOR3_X1       Rise  1.8470 0.0000 0.0640                      1.6163                                                    | 
|    mult/i_12/i_223/ZN                NOR3_X1       Fall  1.8730 0.0260 0.0200             0.936903 3.61496  4.55186           1       100                    | 
|    mult/i_12/i_207/A4                NOR4_X2       Fall  1.8730 0.0000 0.0200                      3.49679                                                   | 
|    mult/i_12/i_207/ZN                NOR4_X2       Rise  1.9610 0.0880 0.0470             0.522955 3.87976  4.40271           2       100                    | 
|    mult/i_12/i_190/A                 XNOR2_X1      Rise  1.9610 0.0000 0.0470                      2.23275                                                   | 
|    mult/i_12/i_190/ZN                XNOR2_X1      Rise  2.0080 0.0470 0.0180             0.567407 0.97463  1.54204           1       100                    | 
|    mult/i_12/p_1[60]                               Rise  2.0080 0.0000                                                                                       | 
|    mult/i_0_64/A2                    AND2_X1       Rise  2.0080 0.0000 0.0180                      0.97463                                                   | 
|    mult/i_0_64/ZN                    AND2_X1       Rise  2.0410 0.0330 0.0090             0.412142 1.14029  1.55243           1       100                    | 
|    mult/tempResult_reg[60]/D         DFF_X1        Rise  2.0410 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[60]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[60]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0260 2.1790 | 
| data required time                        |  2.1790        | 
|                                           |                | 
| data required time                        |  2.1790        | 
| data arrival time                         | -2.0410        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.1420        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[57]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_188/B1                OAI21_X1      Rise  1.8470 0.0000 0.0640                      1.66205                                                   | 
|    mult/i_12/i_188/ZN                OAI21_X1      Fall  1.8780 0.0310 0.0230             0.41679  3.84836  4.26515           2       100                    | 
|    mult/i_12/i_186/B2                OAI22_X1      Fall  1.8780 0.0000 0.0230                      1.55047                                                   | 
|    mult/i_12/i_186/ZN                OAI22_X1      Rise  1.9400 0.0620 0.0430             0.984674 3.35061  4.33528           2       100                    | 
|    mult/i_12/i_185/A                 INV_X1        Rise  1.9400 0.0000 0.0430                      1.70023                                                   | 
|    mult/i_12/i_185/ZN                INV_X1        Fall  1.9570 0.0170 0.0140             0.403847 3.84775  4.2516            2       100                    | 
|    mult/i_12/i_177/A                 XOR2_X1       Fall  1.9570 0.0000 0.0140                      2.18123                                                   | 
|    mult/i_12/i_177/Z                 XOR2_X1       Fall  2.0080 0.0510 0.0110             0.327637 0.97463  1.30227           1       100                    | 
|    mult/i_12/p_1[57]                               Fall  2.0080 0.0000                                                                                       | 
|    mult/i_0_61/A2                    AND2_X1       Fall  2.0080 0.0000 0.0110                      0.894119                                                  | 
|    mult/i_0_61/ZN                    AND2_X1       Fall  2.0390 0.0310 0.0070             0.230341 1.14029  1.37063           1       100                    | 
|    mult/tempResult_reg[57]/D         DFF_X1        Fall  2.0390 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[57]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[57]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0250 2.1810 | 
| data required time                        |  2.1810        | 
|                                           |                | 
| data required time                        |  2.1810        | 
| data arrival time                         | -2.0390        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.1460        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[54]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_173/B1                AOI21_X1      Rise  1.8470 0.0000 0.0640                      1.647                                                     | 
|    mult/i_12/i_173/ZN                AOI21_X1      Fall  1.8810 0.0340 0.0240             1.39185  3.80404  5.19589           2       100                    | 
|    mult/i_12/i_172/B2                OAI21_X1      Fall  1.8810 0.0000 0.0240                      1.55833                                                   | 
|    mult/i_12/i_172/ZN                OAI21_X1      Rise  1.9200 0.0390 0.0200             0.261579 1.70023  1.96181           1       100                    | 
|    mult/i_12/i_171/A                 INV_X1        Rise  1.9200 0.0000 0.0200                      1.70023                                                   | 
|    mult/i_12/i_171/ZN                INV_X1        Fall  1.9340 0.0140 0.0090             0.466197 3.80404  4.27023           2       100                    | 
|    mult/i_12/i_166/A                 XOR2_X1       Fall  1.9340 0.0000 0.0090                      2.18123                                                   | 
|    mult/i_12/i_166/Z                 XOR2_X1       Fall  1.9830 0.0490 0.0110             0.336908 0.97463  1.31154           1       100                    | 
|    mult/i_12/p_1[54]                               Fall  1.9830 0.0000                                                                                       | 
|    mult/i_0_58/A2                    AND2_X1       Fall  1.9830 0.0000 0.0110                      0.894119                                                  | 
|    mult/i_0_58/ZN                    AND2_X1       Fall  2.0140 0.0310 0.0070             0.203223 1.14029  1.34351           1       100                    | 
|    mult/tempResult_reg[54]/D         DFF_X1        Fall  2.0140 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[54]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[54]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0250 2.1810 | 
| data required time                        |  2.1810        | 
|                                           |                | 
| data required time                        |  2.1810        | 
| data arrival time                         | -2.0140        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.1710        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[53]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_173/B1                AOI21_X1      Rise  1.8470 0.0000 0.0640                      1.647                                                     | 
|    mult/i_12/i_173/ZN                AOI21_X1      Fall  1.8810 0.0340 0.0240             1.39185  3.80404  5.19589           2       100                    | 
|    mult/i_12/i_165/A                 XOR2_X1       Fall  1.8810 0.0000 0.0240                      2.18123                                                   | 
|    mult/i_12/i_165/Z                 XOR2_X1       Fall  1.9370 0.0560 0.0130             0.206849 0.97463  1.18148           1       100                    | 
|    mult/i_12/p_1[53]                               Fall  1.9370 0.0000                                                                                       | 
|    mult/i_0_57/A2                    AND2_X1       Fall  1.9370 0.0000 0.0130                      0.894119                                                  | 
|    mult/i_0_57/ZN                    AND2_X1       Fall  1.9690 0.0320 0.0070             0.21209  1.14029  1.35238           1       100                    | 
|    mult/tempResult_reg[53]/D         DFF_X1        Fall  1.9690 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[53]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[53]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0250 2.1810 | 
| data required time                        |  2.1810        | 
|                                           |                | 
| data required time                        |  2.1810        | 
| data arrival time                         | -1.9690        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.2160        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[56]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_188/B1                OAI21_X1      Rise  1.8470 0.0000 0.0640                      1.66205                                                   | 
|    mult/i_12/i_188/ZN                OAI21_X1      Fall  1.8780 0.0310 0.0230             0.41679  3.84836  4.26515           2       100                    | 
|    mult/i_12/i_176/A                 XNOR2_X1      Fall  1.8780 0.0000 0.0230                      2.12585                                                   | 
|    mult/i_12/i_176/ZN                XNOR2_X1      Fall  1.9210 0.0430 0.0120             0.341949 0.97463  1.31658           1       100                    | 
|    mult/i_12/p_1[56]                               Fall  1.9210 0.0000                                                                                       | 
|    mult/i_0_60/A2                    AND2_X1       Fall  1.9210 0.0000 0.0120                      0.894119                                                  | 
|    mult/i_0_60/ZN                    AND2_X1       Fall  1.9530 0.0320 0.0070             0.406604 1.14029  1.54689           1       100                    | 
|    mult/tempResult_reg[56]/D         DFF_X1        Fall  1.9530 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[56]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[56]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0250 2.1810 | 
| data required time                        |  2.1810        | 
|                                           |                | 
| data required time                        |  2.1810        | 
| data arrival time                         | -1.9530        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.2320        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[46]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Rise  1.6010 0.0000 0.0450                      1.66205                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Fall  1.6240 0.0230 0.0160             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Fall  1.6240 0.0000 0.0160                      1.54936                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Rise  1.6660 0.0420 0.0300             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_148/B2                OAI21_X1      Rise  1.6720 0.0060 0.0300    0.0050            1.57189                                                   | 
|    mult/i_12/i_148/ZN                OAI21_X1      Fall  1.6940 0.0220 0.0150             0.238534 1.70023  1.93876           1       100                    | 
|    mult/i_12/i_147/A                 INV_X1        Fall  1.6940 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_147/ZN                INV_X1        Rise  1.7220 0.0280 0.0180             1.30613  5.48089  6.78702           3       100                    | 
|    mult/i_12/i_146/B2                OAI21_X1      Rise  1.7220 0.0000 0.0180                      1.57189                                                   | 
|    mult/i_12/i_146/ZN                OAI21_X1      Fall  1.7480 0.0260 0.0190             1.01479  3.84836  4.86315           2       100                    | 
|    mult/i_12/i_144/B2                OAI22_X1      Fall  1.7480 0.0000 0.0190                      1.55047                                                   | 
|    mult/i_12/i_144/ZN                OAI22_X1      Rise  1.8070 0.0590 0.0410             0.67044  3.35061  4.02105           2       100                    | 
|    mult/i_12/i_143/A                 INV_X1        Rise  1.8070 0.0000 0.0410                      1.70023                                                   | 
|    mult/i_12/i_143/ZN                INV_X1        Fall  1.8250 0.0180 0.0140             0.665226 3.84775  4.51298           2       100                    | 
|    mult/i_12/i_137/B2                OAI22_X1      Fall  1.8250 0.0000 0.0140                      1.55047                                                   | 
|    mult/i_12/i_137/ZN                OAI22_X1      Rise  1.8770 0.0520 0.0360             0.501014 2.57361  3.07462           1       100                    | 
|    mult/i_12/i_136/B                 XNOR2_X1      Rise  1.8770 0.0000 0.0360                      2.57361                                                   | 
|    mult/i_12/i_136/ZN                XNOR2_X1      Rise  1.9210 0.0440 0.0170             0.305934 0.97463  1.28056           1       100                    | 
|    mult/i_12/p_1[46]                               Rise  1.9210 0.0000                                                                                       | 
|    mult/i_0_50/A2                    AND2_X1       Rise  1.9210 0.0000 0.0170                      0.97463                                                   | 
|    mult/i_0_50/ZN                    AND2_X1       Rise  1.9540 0.0330 0.0100             0.219457 1.14029  1.35975           1       100                    | 
|    mult/tempResult_reg[46]/D         DFF_X1        Rise  1.9540 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[46]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[46]/CK        DFF_X1        Rise  0.2150 0.0080 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2150 2.2150 | 
| library setup check                       | -0.0270 2.1880 | 
| data required time                        |  2.1880        | 
|                                           |                | 
| data required time                        |  2.1880        | 
| data arrival time                         | -1.9540        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.2380        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[52]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_344/A3                NOR3_X1       Rise  1.5040 0.0000 0.0480                      1.6163                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Fall  1.5280 0.0240 0.0170             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Fall  1.5280 0.0000 0.0170                      3.31987                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Rise  1.6010 0.0730 0.0450             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Rise  1.6010 0.0000 0.0450                      1.6163                                                    | 
|    mult/i_12/i_282/ZN                NOR3_X1       Fall  1.6230 0.0220 0.0160             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Fall  1.6230 0.0000 0.0160                      3.31987                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Rise  1.7080 0.0850 0.0560             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_247/A3                NOR3_X1       Rise  1.7170 0.0090 0.0560    0.0080            1.6163                                                    | 
|    mult/i_12/i_247/ZN                NOR3_X1       Fall  1.7410 0.0240 0.0180             0.517957 3.61496  4.13291           1       100                    | 
|    mult/i_12/i_239/A4                NOR4_X2       Fall  1.7410 0.0000 0.0180                      3.49679                                                   | 
|    mult/i_12/i_239/ZN                NOR4_X2       Rise  1.8470 0.1060 0.0640             0.747703 7.1575   7.9052            4       100                    | 
|    mult/i_12/i_164/A                 XOR2_X1       Rise  1.8470 0.0000 0.0640                      2.23214                                                   | 
|    mult/i_12/i_164/Z                 XOR2_X1       Rise  1.9040 0.0570 0.0240             1.26301  0.97463  2.23764           1       100                    | 
|    mult/i_12/p_1[52]                               Rise  1.9040 0.0000                                                                                       | 
|    mult/i_0_56/A2                    AND2_X1       Rise  1.9060 0.0020 0.0240    0.0020            0.97463                                                   | 
|    mult/i_0_56/ZN                    AND2_X1       Rise  1.9400 0.0340 0.0090             0.153374 1.14029  1.29366           1       100                    | 
|    mult/tempResult_reg[52]/D         DFF_X1        Rise  1.9400 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[52]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[52]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0260 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -1.9400        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.2440        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[51]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Fall  1.6210 0.0000 0.0180                      1.55272                                                   | 
|    mult/i_12/i_282/ZN                NOR3_X1       Rise  1.6890 0.0680 0.0400             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Rise  1.6890 0.0000 0.0400                      3.44279                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Fall  1.7150 0.0260 0.0210             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_161/B1                AOI21_X1      Fall  1.7160 0.0010 0.0210                      1.44682                                                   | 
|    mult/i_12/i_161/ZN                AOI21_X1      Rise  1.7630 0.0470 0.0360             0.911222 3.93237  4.8436            2       100                    | 
|    mult/i_12/i_160/A                 INV_X1        Rise  1.7650 0.0020 0.0360    0.0020            1.70023                                                   | 
|    mult/i_12/i_160/ZN                INV_X1        Fall  1.7760 0.0110 0.0100             0.316944 1.67685  1.9938            1       100                    | 
|    mult/i_12/i_159/B2                AOI21_X1      Fall  1.7760 0.0000 0.0100                      1.40993                                                   | 
|    mult/i_12/i_159/ZN                AOI21_X1      Rise  1.8240 0.0480 0.0370             1.05172  3.84775  4.89948           2       100                    | 
|    mult/i_12/i_157/B2                OAI22_X1      Rise  1.8240 0.0000 0.0370                      1.61561                                                   | 
|    mult/i_12/i_157/ZN                OAI22_X1      Fall  1.8560 0.0320 0.0210             0.408496 2.57361  2.9821            1       100                    | 
|    mult/i_12/i_156/B                 XNOR2_X1      Fall  1.8560 0.0000 0.0210                      2.36817                                                   | 
|    mult/i_12/i_156/ZN                XNOR2_X1      Fall  1.9000 0.0440 0.0140             0.642057 0.97463  1.61669           1       100                    | 
|    mult/i_12/p_1[51]                               Fall  1.9000 0.0000                                                                                       | 
|    mult/i_0_55/A2                    AND2_X1       Fall  1.9000 0.0000 0.0140                      0.894119                                                  | 
|    mult/i_0_55/ZN                    AND2_X1       Fall  1.9330 0.0330 0.0070             0.272715 1.14029  1.413             1       100                    | 
|    mult/tempResult_reg[51]/D         DFF_X1        Fall  1.9330 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[51]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[51]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0250 2.1810 | 
| data required time                        |  2.1810        | 
|                                           |                | 
| data required time                        |  2.1810        | 
| data arrival time                         | -1.9330        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.2520        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[47]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Fall  1.6210 0.0000 0.0180                      1.45983                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Rise  1.6550 0.0340 0.0220             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Rise  1.6550 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Fall  1.6810 0.0260 0.0160             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_148/B2                OAI21_X1      Fall  1.6820 0.0010 0.0160                      1.55833                                                   | 
|    mult/i_12/i_148/ZN                OAI21_X1      Rise  1.7180 0.0360 0.0190             0.238534 1.70023  1.93876           1       100                    | 
|    mult/i_12/i_147/A                 INV_X1        Rise  1.7180 0.0000 0.0190                      1.70023                                                   | 
|    mult/i_12/i_147/ZN                INV_X1        Fall  1.7360 0.0180 0.0100             1.30613  5.48089  6.78702           3       100                    | 
|    mult/i_12/i_146/B2                OAI21_X1      Fall  1.7360 0.0000 0.0100                      1.55833                                                   | 
|    mult/i_12/i_146/ZN                OAI21_X1      Rise  1.7840 0.0480 0.0330             1.01479  3.84836  4.86315           2       100                    | 
|    mult/i_12/i_144/B2                OAI22_X1      Rise  1.7860 0.0020 0.0330    0.0020            1.61561                                                   | 
|    mult/i_12/i_144/ZN                OAI22_X1      Fall  1.8190 0.0330 0.0240             0.67044  3.35061  4.02105           2       100                    | 
|    mult/i_12/i_141/A3                NAND3_X1      Fall  1.8190 0.0000 0.0240                      1.48627                                                   | 
|    mult/i_12/i_141/ZN                NAND3_X1      Rise  1.8460 0.0270 0.0140             0.137043 1.67072  1.80776           1       100                    | 
|    mult/i_12/i_140/A                 OAI21_X1      Rise  1.8460 0.0000 0.0140                      1.67072                                                   | 
|    mult/i_12/i_140/ZN                OAI21_X1      Fall  1.8680 0.0220 0.0110             0.307075 2.57361  2.88068           1       100                    | 
|    mult/i_12/i_139/B                 XNOR2_X1      Fall  1.8680 0.0000 0.0110                      2.36817                                                   | 
|    mult/i_12/i_139/ZN                XNOR2_X1      Fall  1.9060 0.0380 0.0110             0.306694 0.97463  1.28132           1       100                    | 
|    mult/i_12/p_1[47]                               Fall  1.9060 0.0000                                                                                       | 
|    mult/i_0_51/A2                    AND2_X1       Fall  1.9060 0.0000 0.0110                      0.894119                                                  | 
|    mult/i_0_51/ZN                    AND2_X1       Fall  1.9370 0.0310 0.0070             0.299412 1.14029  1.4397            1       100                    | 
|    mult/tempResult_reg[47]/D         DFF_X1        Fall  1.9370 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[47]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[47]/CK        DFF_X1        Rise  0.2140 0.0070 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2140 2.2140 | 
| library setup check                       | -0.0240 2.1900 | 
| data required time                        |  2.1900        | 
|                                           |                | 
| data required time                        |  2.1900        | 
| data arrival time                         | -1.9370        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.2570        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[45]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Fall  1.6210 0.0000 0.0180                      1.45983                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Rise  1.6550 0.0340 0.0220             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Rise  1.6550 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Fall  1.6810 0.0260 0.0160             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_148/B2                OAI21_X1      Fall  1.6820 0.0010 0.0160                      1.55833                                                   | 
|    mult/i_12/i_148/ZN                OAI21_X1      Rise  1.7180 0.0360 0.0190             0.238534 1.70023  1.93876           1       100                    | 
|    mult/i_12/i_147/A                 INV_X1        Rise  1.7180 0.0000 0.0190                      1.70023                                                   | 
|    mult/i_12/i_147/ZN                INV_X1        Fall  1.7360 0.0180 0.0100             1.30613  5.48089  6.78702           3       100                    | 
|    mult/i_12/i_146/B2                OAI21_X1      Fall  1.7360 0.0000 0.0100                      1.55833                                                   | 
|    mult/i_12/i_146/ZN                OAI21_X1      Rise  1.7840 0.0480 0.0330             1.01479  3.84836  4.86315           2       100                    | 
|    mult/i_12/i_144/B2                OAI22_X1      Rise  1.7860 0.0020 0.0330    0.0020            1.61561                                                   | 
|    mult/i_12/i_144/ZN                OAI22_X1      Fall  1.8190 0.0330 0.0240             0.67044  3.35061  4.02105           2       100                    | 
|    mult/i_12/i_143/A                 INV_X1        Fall  1.8190 0.0000 0.0240                      1.54936                                                   | 
|    mult/i_12/i_143/ZN                INV_X1        Rise  1.8460 0.0270 0.0150             0.665226 3.84775  4.51298           2       100                    | 
|    mult/i_12/i_135/A                 XOR2_X1       Rise  1.8460 0.0000 0.0150                      2.23214                                                   | 
|    mult/i_12/i_135/Z                 XOR2_X1       Rise  1.8910 0.0450 0.0190             0.156853 0.97463  1.13148           1       100                    | 
|    mult/i_12/p_1[45]                               Rise  1.8910 0.0000                                                                                       | 
|    mult/i_0_49/A2                    AND2_X1       Rise  1.8910 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_49/ZN                    AND2_X1       Rise  1.9240 0.0330 0.0100             0.343723 1.14029  1.48401           1       100                    | 
|    mult/tempResult_reg[45]/D         DFF_X1        Rise  1.9240 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[45]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[45]/CK        DFF_X1        Rise  0.2150 0.0080 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2150 2.2150 | 
| library setup check                       | -0.0270 2.1880 | 
| data required time                        |  2.1880        | 
|                                           |                | 
| data required time                        |  2.1880        | 
| data arrival time                         | -1.9240        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.2680        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[43]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Fall  1.6210 0.0000 0.0180                      1.45983                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Rise  1.6550 0.0340 0.0220             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Rise  1.6550 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Fall  1.6810 0.0260 0.0160             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_148/B2                OAI21_X1      Fall  1.6820 0.0010 0.0160                      1.55833                                                   | 
|    mult/i_12/i_148/ZN                OAI21_X1      Rise  1.7180 0.0360 0.0190             0.238534 1.70023  1.93876           1       100                    | 
|    mult/i_12/i_147/A                 INV_X1        Rise  1.7180 0.0000 0.0190                      1.70023                                                   | 
|    mult/i_12/i_147/ZN                INV_X1        Fall  1.7360 0.0180 0.0100             1.30613  5.48089  6.78702           3       100                    | 
|    mult/i_12/i_131/B2                AOI21_X1      Fall  1.7360 0.0000 0.0100                      1.40993                                                   | 
|    mult/i_12/i_131/ZN                AOI21_X1      Rise  1.7830 0.0470 0.0360             0.952869 3.80404  4.75691           2       100                    | 
|    mult/i_12/i_130/B2                OAI21_X1      Rise  1.7830 0.0000 0.0360                      1.57189                                                   | 
|    mult/i_12/i_130/ZN                OAI21_X1      Fall  1.8080 0.0250 0.0150             0.484159 1.70023  2.18439           1       100                    | 
|    mult/i_12/i_129/A                 INV_X1        Fall  1.8080 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_129/ZN                INV_X1        Rise  1.8300 0.0220 0.0130             0.44946  3.80404  4.2535            2       100                    | 
|    mult/i_12/i_127/B2                OAI21_X1      Rise  1.8300 0.0000 0.0130                      1.57189                                                   | 
|    mult/i_12/i_127/ZN                OAI21_X1      Fall  1.8500 0.0200 0.0110             0.266872 2.57361  2.84048           1       100                    | 
|    mult/i_12/i_126/B                 XNOR2_X1      Fall  1.8500 0.0000 0.0110                      2.36817                                                   | 
|    mult/i_12/i_126/ZN                XNOR2_X1      Fall  1.8900 0.0400 0.0120             1.18422  0.97463  2.15885           1       100                    | 
|    mult/i_12/p_1[43]                               Fall  1.8900 0.0000                                                                                       | 
|    mult/i_0_47/A2                    AND2_X1       Fall  1.8900 0.0000 0.0120                      0.894119                                                  | 
|    mult/i_0_47/ZN                    AND2_X1       Fall  1.9220 0.0320 0.0070             0.337509 1.14029  1.4778            1       100                    | 
|    mult/tempResult_reg[43]/D         DFF_X1        Fall  1.9220 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[43]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[43]/CK        DFF_X1        Rise  0.2120 0.0050 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2120 2.2120 | 
| library setup check                       | -0.0240 2.1880 | 
| data required time                        |  2.1880        | 
|                                           |                | 
| data required time                        |  2.1880        | 
| data arrival time                         | -1.9220        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.2700        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[50]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Fall  1.6210 0.0000 0.0180                      1.55272                                                   | 
|    mult/i_12/i_282/ZN                NOR3_X1       Rise  1.6890 0.0680 0.0400             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Rise  1.6890 0.0000 0.0400                      3.44279                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Fall  1.7150 0.0260 0.0210             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_161/B1                AOI21_X1      Fall  1.7160 0.0010 0.0210                      1.44682                                                   | 
|    mult/i_12/i_161/ZN                AOI21_X1      Rise  1.7630 0.0470 0.0360             0.911222 3.93237  4.8436            2       100                    | 
|    mult/i_12/i_160/A                 INV_X1        Rise  1.7650 0.0020 0.0360    0.0020            1.70023                                                   | 
|    mult/i_12/i_160/ZN                INV_X1        Fall  1.7760 0.0110 0.0100             0.316944 1.67685  1.9938            1       100                    | 
|    mult/i_12/i_159/B2                AOI21_X1      Fall  1.7760 0.0000 0.0100                      1.40993                                                   | 
|    mult/i_12/i_159/ZN                AOI21_X1      Rise  1.8240 0.0480 0.0370             1.05172  3.84775  4.89948           2       100                    | 
|    mult/i_12/i_154/A                 XOR2_X1       Rise  1.8240 0.0000 0.0370                      2.23214                                                   | 
|    mult/i_12/i_154/Z                 XOR2_X1       Rise  1.8740 0.0500 0.0200             0.302625 0.97463  1.27726           1       100                    | 
|    mult/i_12/p_1[50]                               Rise  1.8740 0.0000                                                                                       | 
|    mult/i_0_54/A2                    AND2_X1       Rise  1.8740 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_54/ZN                    AND2_X1       Rise  1.9080 0.0340 0.0090             0.288376 1.14029  1.42867           1       100                    | 
|    mult/tempResult_reg[50]/D         DFF_X1        Rise  1.9080 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[50]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[50]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0260 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -1.9080        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.2760        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[42]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Fall  1.6210 0.0000 0.0180                      1.45983                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Rise  1.6550 0.0340 0.0220             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Rise  1.6550 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Fall  1.6810 0.0260 0.0160             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_148/B2                OAI21_X1      Fall  1.6820 0.0010 0.0160                      1.55833                                                   | 
|    mult/i_12/i_148/ZN                OAI21_X1      Rise  1.7180 0.0360 0.0190             0.238534 1.70023  1.93876           1       100                    | 
|    mult/i_12/i_147/A                 INV_X1        Rise  1.7180 0.0000 0.0190                      1.70023                                                   | 
|    mult/i_12/i_147/ZN                INV_X1        Fall  1.7360 0.0180 0.0100             1.30613  5.48089  6.78702           3       100                    | 
|    mult/i_12/i_131/B2                AOI21_X1      Fall  1.7360 0.0000 0.0100                      1.40993                                                   | 
|    mult/i_12/i_131/ZN                AOI21_X1      Rise  1.7830 0.0470 0.0360             0.952869 3.80404  4.75691           2       100                    | 
|    mult/i_12/i_130/B2                OAI21_X1      Rise  1.7830 0.0000 0.0360                      1.57189                                                   | 
|    mult/i_12/i_130/ZN                OAI21_X1      Fall  1.8080 0.0250 0.0150             0.484159 1.70023  2.18439           1       100                    | 
|    mult/i_12/i_129/A                 INV_X1        Fall  1.8080 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_129/ZN                INV_X1        Rise  1.8300 0.0220 0.0130             0.44946  3.80404  4.2535            2       100                    | 
|    mult/i_12/i_124/A                 XOR2_X1       Rise  1.8300 0.0000 0.0130                      2.23214                                                   | 
|    mult/i_12/i_124/Z                 XOR2_X1       Rise  1.8750 0.0450 0.0190             0.140582 0.97463  1.11521           1       100                    | 
|    mult/i_12/p_1[42]                               Rise  1.8750 0.0000                                                                                       | 
|    mult/i_0_46/A2                    AND2_X1       Rise  1.8750 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_46/ZN                    AND2_X1       Rise  1.9080 0.0330 0.0100             0.113586 1.14029  1.25388           1       100                    | 
|    mult/tempResult_reg[42]/D         DFF_X1        Rise  1.9080 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[42]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[42]/CK        DFF_X1        Rise  0.2110 0.0040 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2110 2.2110 | 
| library setup check                       | -0.0270 2.1840 | 
| data required time                        |  2.1840        | 
|                                           |                | 
| data required time                        |  2.1840        | 
| data arrival time                         | -1.9080        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.2800        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[31]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_94/B2                 OAI21_X1      Fall  1.5660 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_94/ZN                 OAI21_X1      Rise  1.6030 0.0370 0.0230             0.922091 1.70023  2.62232           1       100                    | 
|    mult/i_12/i_93/A                  INV_X1        Rise  1.6030 0.0000 0.0230                      1.70023                                                   | 
|    mult/i_12/i_93/ZN                 INV_X1        Fall  1.6220 0.0190 0.0110             1.45968  5.48089  6.94057           3       100                    | 
|    mult/i_12/i_92/B2                 OAI21_X1      Fall  1.6220 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_92/ZN                 OAI21_X1      Rise  1.6570 0.0350 0.0200             0.439113 1.70023  2.13934           1       100                    | 
|    mult/i_12/i_91/A                  INV_X1        Rise  1.6570 0.0000 0.0200                      1.70023                                                   | 
|    mult/i_12/i_91/ZN                 INV_X1        Fall  1.6720 0.0150 0.0090             0.945552 3.909    4.85455           2       100                    | 
|    mult/i_12/i_89/B2                 AOI21_X1      Fall  1.6720 0.0000 0.0090                      1.40993                                                   | 
|    mult/i_12/i_89/ZN                 AOI21_X1      Rise  1.7190 0.0470 0.0360             0.978254 3.80404  4.78229           2       100                    | 
|    mult/i_12/i_88/B2                 OAI21_X1      Rise  1.7190 0.0000 0.0360                      1.57189                                                   | 
|    mult/i_12/i_88/ZN                 OAI21_X1      Fall  1.7430 0.0240 0.0150             0.347018 1.70023  2.04725           1       100                    | 
|    mult/i_12/i_87/A                  INV_X1        Fall  1.7430 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_87/ZN                 INV_X1        Rise  1.7660 0.0230 0.0130             0.598759 3.80404  4.4028            2       100                    | 
|    mult/i_12/i_85/B2                 OAI21_X1      Rise  1.7660 0.0000 0.0130                      1.57189                                                   | 
|    mult/i_12/i_85/ZN                 OAI21_X1      Fall  1.7860 0.0200 0.0110             0.343349 2.41145  2.7548            1       100                    | 
|    mult/i_12/i_84/B                  XOR2_X1       Fall  1.7860 0.0000 0.0110                      2.41145                                                   | 
|    mult/i_12/i_84/Z                  XOR2_X1       Fall  1.8410 0.0550 0.0110             0.309169 0.97463  1.2838            1       100                    | 
|    mult/i_12/p_1[31]                               Fall  1.8410 0.0000                                                                                       | 
|    mult/i_0_35/A2                    AND2_X1       Fall  1.8410 0.0000 0.0110                      0.894119                                                  | 
|    mult/i_0_35/ZN                    AND2_X1       Fall  1.8720 0.0310 0.0070             0.310328 1.14029  1.45062           1       100                    | 
|    mult/tempResult_reg[31]/D         DFF_X1        Fall  1.8720 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[31]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0250 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -1.8720        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3120        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[41]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Fall  1.6210 0.0000 0.0180                      1.45983                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Rise  1.6550 0.0340 0.0220             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Rise  1.6550 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Fall  1.6810 0.0260 0.0160             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_148/B2                OAI21_X1      Fall  1.6820 0.0010 0.0160                      1.55833                                                   | 
|    mult/i_12/i_148/ZN                OAI21_X1      Rise  1.7180 0.0360 0.0190             0.238534 1.70023  1.93876           1       100                    | 
|    mult/i_12/i_147/A                 INV_X1        Rise  1.7180 0.0000 0.0190                      1.70023                                                   | 
|    mult/i_12/i_147/ZN                INV_X1        Fall  1.7360 0.0180 0.0100             1.30613  5.48089  6.78702           3       100                    | 
|    mult/i_12/i_131/B2                AOI21_X1      Fall  1.7360 0.0000 0.0100                      1.40993                                                   | 
|    mult/i_12/i_131/ZN                AOI21_X1      Rise  1.7830 0.0470 0.0360             0.952869 3.80404  4.75691           2       100                    | 
|    mult/i_12/i_123/A                 XOR2_X1       Rise  1.7830 0.0000 0.0360                      2.23214                                                   | 
|    mult/i_12/i_123/Z                 XOR2_X1       Rise  1.8330 0.0500 0.0200             0.359812 0.97463  1.33444           1       100                    | 
|    mult/i_12/p_1[41]                               Rise  1.8330 0.0000                                                                                       | 
|    mult/i_0_45/A2                    AND2_X1       Rise  1.8330 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_45/ZN                    AND2_X1       Rise  1.8670 0.0340 0.0100             0.516306 1.14029  1.6566            1       100                    | 
|    mult/tempResult_reg[41]/D         DFF_X1        Rise  1.8670 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[41]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[41]/CK        DFF_X1        Rise  0.2150 0.0080 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2150 2.2150 | 
| library setup check                       | -0.0270 2.1880 | 
| data required time                        |  2.1880        | 
|                                           |                | 
| data required time                        |  2.1880        | 
| data arrival time                         | -1.8670        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3250        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[39]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Fall  1.6210 0.0000 0.0180                      1.45983                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Rise  1.6550 0.0340 0.0220             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Rise  1.6550 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Fall  1.6810 0.0260 0.0160             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_119/B2                AOI21_X1      Fall  1.6820 0.0010 0.0160                      1.40993                                                   | 
|    mult/i_12/i_119/ZN                AOI21_X1      Rise  1.7310 0.0490 0.0360             0.984707 3.80404  4.78874           2       100                    | 
|    mult/i_12/i_118/B2                OAI21_X1      Rise  1.7310 0.0000 0.0360                      1.57189                                                   | 
|    mult/i_12/i_118/ZN                OAI21_X1      Fall  1.7550 0.0240 0.0150             0.327282 1.70023  2.02751           1       100                    | 
|    mult/i_12/i_117/A                 INV_X1        Fall  1.7550 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_117/ZN                INV_X1        Rise  1.7770 0.0220 0.0130             0.467855 3.80404  4.27189           2       100                    | 
|    mult/i_12/i_115/B2                OAI21_X1      Rise  1.7770 0.0000 0.0130                      1.57189                                                   | 
|    mult/i_12/i_115/ZN                OAI21_X1      Fall  1.7970 0.0200 0.0110             0.273324 2.57361  2.84693           1       100                    | 
|    mult/i_12/i_114/B                 XNOR2_X1      Fall  1.7970 0.0000 0.0110                      2.36817                                                   | 
|    mult/i_12/i_114/ZN                XNOR2_X1      Fall  1.8360 0.0390 0.0110             0.43066  0.97463  1.40529           1       100                    | 
|    mult/i_12/p_1[39]                               Fall  1.8360 0.0000                                                                                       | 
|    mult/i_0_43/A2                    AND2_X1       Fall  1.8360 0.0000 0.0110                      0.894119                                                  | 
|    mult/i_0_43/ZN                    AND2_X1       Fall  1.8670 0.0310 0.0060             0.162723 1.14029  1.30301           1       100                    | 
|    mult/tempResult_reg[39]/D         DFF_X1        Fall  1.8670 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[39]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[39]/CK        DFF_X1        Rise  0.2150 0.0080 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2150 2.2150 | 
| library setup check                       | -0.0240 2.1910 | 
| data required time                        |  2.1910        | 
|                                           |                | 
| data required time                        |  2.1910        | 
| data arrival time                         | -1.8670        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3280        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[44]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Fall  1.6210 0.0000 0.0180                      1.45983                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Rise  1.6550 0.0340 0.0220             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Rise  1.6550 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Fall  1.6810 0.0260 0.0160             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_148/B2                OAI21_X1      Fall  1.6820 0.0010 0.0160                      1.55833                                                   | 
|    mult/i_12/i_148/ZN                OAI21_X1      Rise  1.7180 0.0360 0.0190             0.238534 1.70023  1.93876           1       100                    | 
|    mult/i_12/i_147/A                 INV_X1        Rise  1.7180 0.0000 0.0190                      1.70023                                                   | 
|    mult/i_12/i_147/ZN                INV_X1        Fall  1.7360 0.0180 0.0100             1.30613  5.48089  6.78702           3       100                    | 
|    mult/i_12/i_146/B2                OAI21_X1      Fall  1.7360 0.0000 0.0100                      1.55833                                                   | 
|    mult/i_12/i_146/ZN                OAI21_X1      Rise  1.7840 0.0480 0.0330             1.01479  3.84836  4.86315           2       100                    | 
|    mult/i_12/i_134/A                 XNOR2_X1      Rise  1.7860 0.0020 0.0330    0.0020            2.23275                                                   | 
|    mult/i_12/i_134/ZN                XNOR2_X1      Rise  1.8290 0.0430 0.0170             0.194326 0.97463  1.16896           1       100                    | 
|    mult/i_12/p_1[44]                               Rise  1.8290 0.0000                                                                                       | 
|    mult/i_0_48/A2                    AND2_X1       Rise  1.8290 0.0000 0.0170                      0.97463                                                   | 
|    mult/i_0_48/ZN                    AND2_X1       Rise  1.8620 0.0330 0.0100             0.344349 1.14029  1.48464           1       100                    | 
|    mult/tempResult_reg[44]/D         DFF_X1        Rise  1.8620 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[44]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[44]/CK        DFF_X1        Rise  0.2140 0.0070 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2140 2.2140 | 
| library setup check                       | -0.0270 2.1870 | 
| data required time                        |  2.1870        | 
|                                           |                | 
| data required time                        |  2.1870        | 
| data arrival time                         | -1.8620        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3290        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[38]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Fall  1.6210 0.0000 0.0180                      1.45983                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Rise  1.6550 0.0340 0.0220             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Rise  1.6550 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Fall  1.6810 0.0260 0.0160             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_119/B2                AOI21_X1      Fall  1.6820 0.0010 0.0160                      1.40993                                                   | 
|    mult/i_12/i_119/ZN                AOI21_X1      Rise  1.7310 0.0490 0.0360             0.984707 3.80404  4.78874           2       100                    | 
|    mult/i_12/i_118/B2                OAI21_X1      Rise  1.7310 0.0000 0.0360                      1.57189                                                   | 
|    mult/i_12/i_118/ZN                OAI21_X1      Fall  1.7550 0.0240 0.0150             0.327282 1.70023  2.02751           1       100                    | 
|    mult/i_12/i_117/A                 INV_X1        Fall  1.7550 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_117/ZN                INV_X1        Rise  1.7770 0.0220 0.0130             0.467855 3.80404  4.27189           2       100                    | 
|    mult/i_12/i_112/A                 XOR2_X1       Rise  1.7770 0.0000 0.0130                      2.23214                                                   | 
|    mult/i_12/i_112/Z                 XOR2_X1       Rise  1.8220 0.0450 0.0200             0.301735 0.97463  1.27636           1       100                    | 
|    mult/i_12/p_1[38]                               Rise  1.8220 0.0000                                                                                       | 
|    mult/i_0_42/A2                    AND2_X1       Rise  1.8220 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_42/ZN                    AND2_X1       Rise  1.8560 0.0340 0.0100             0.354414 1.14029  1.4947            1       100                    | 
|    mult/tempResult_reg[38]/D         DFF_X1        Rise  1.8560 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[38]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[38]/CK        DFF_X1        Rise  0.2150 0.0080 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2150 2.2150 | 
| library setup check                       | -0.0270 2.1880 | 
| data required time                        |  2.1880        | 
|                                           |                | 
| data required time                        |  2.1880        | 
| data arrival time                         | -1.8560        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3360        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[49]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Fall  1.6210 0.0000 0.0180                      1.55272                                                   | 
|    mult/i_12/i_282/ZN                NOR3_X1       Rise  1.6890 0.0680 0.0400             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Rise  1.6890 0.0000 0.0400                      3.44279                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Fall  1.7150 0.0260 0.0210             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_161/B1                AOI21_X1      Fall  1.7160 0.0010 0.0210                      1.44682                                                   | 
|    mult/i_12/i_161/ZN                AOI21_X1      Rise  1.7630 0.0470 0.0360             0.911222 3.93237  4.8436            2       100                    | 
|    mult/i_12/i_153/A                 XOR2_X1       Rise  1.7650 0.0020 0.0360    0.0020            2.23214                                                   | 
|    mult/i_12/i_153/Z                 XOR2_X1       Rise  1.8140 0.0490 0.0190             0.153073 0.97463  1.1277            1       100                    | 
|    mult/i_12/p_1[49]                               Rise  1.8140 0.0000                                                                                       | 
|    mult/i_0_53/A2                    AND2_X1       Rise  1.8140 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_53/ZN                    AND2_X1       Rise  1.8470 0.0330 0.0090             0.163391 1.14029  1.30368           1       100                    | 
|    mult/tempResult_reg[49]/D         DFF_X1        Rise  1.8470 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[49]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[49]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0260 2.1790 | 
| data required time                        |  2.1790        | 
|                                           |                | 
| data required time                        |  2.1790        | 
| data arrival time                         | -1.8470        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3360        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[30]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_94/B2                 OAI21_X1      Fall  1.5660 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_94/ZN                 OAI21_X1      Rise  1.6030 0.0370 0.0230             0.922091 1.70023  2.62232           1       100                    | 
|    mult/i_12/i_93/A                  INV_X1        Rise  1.6030 0.0000 0.0230                      1.70023                                                   | 
|    mult/i_12/i_93/ZN                 INV_X1        Fall  1.6220 0.0190 0.0110             1.45968  5.48089  6.94057           3       100                    | 
|    mult/i_12/i_92/B2                 OAI21_X1      Fall  1.6220 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_92/ZN                 OAI21_X1      Rise  1.6570 0.0350 0.0200             0.439113 1.70023  2.13934           1       100                    | 
|    mult/i_12/i_91/A                  INV_X1        Rise  1.6570 0.0000 0.0200                      1.70023                                                   | 
|    mult/i_12/i_91/ZN                 INV_X1        Fall  1.6720 0.0150 0.0090             0.945552 3.909    4.85455           2       100                    | 
|    mult/i_12/i_89/B2                 AOI21_X1      Fall  1.6720 0.0000 0.0090                      1.40993                                                   | 
|    mult/i_12/i_89/ZN                 AOI21_X1      Rise  1.7190 0.0470 0.0360             0.978254 3.80404  4.78229           2       100                    | 
|    mult/i_12/i_88/B2                 OAI21_X1      Rise  1.7190 0.0000 0.0360                      1.57189                                                   | 
|    mult/i_12/i_88/ZN                 OAI21_X1      Fall  1.7430 0.0240 0.0150             0.347018 1.70023  2.04725           1       100                    | 
|    mult/i_12/i_87/A                  INV_X1        Fall  1.7430 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_87/ZN                 INV_X1        Rise  1.7660 0.0230 0.0130             0.598759 3.80404  4.4028            2       100                    | 
|    mult/i_12/i_82/A                  XOR2_X1       Rise  1.7660 0.0000 0.0130                      2.23214                                                   | 
|    mult/i_12/i_82/Z                  XOR2_X1       Rise  1.8110 0.0450 0.0190             0.185937 0.97463  1.16057           1       100                    | 
|    mult/i_12/p_1[30]                               Rise  1.8110 0.0000                                                                                       | 
|    mult/i_0_34/A2                    AND2_X1       Rise  1.8110 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_34/ZN                    AND2_X1       Rise  1.8450 0.0340 0.0100             0.626281 1.14029  1.76657           1       100                    | 
|    mult/tempResult_reg[30]/D         DFF_X1        Rise  1.8450 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[30]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0270 2.1780 | 
| data required time                        |  2.1780        | 
|                                           |                | 
| data required time                        |  2.1780        | 
| data arrival time                         | -1.8450        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3370        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[27]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_94/B2                 OAI21_X1      Fall  1.5660 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_94/ZN                 OAI21_X1      Rise  1.6030 0.0370 0.0230             0.922091 1.70023  2.62232           1       100                    | 
|    mult/i_12/i_93/A                  INV_X1        Rise  1.6030 0.0000 0.0230                      1.70023                                                   | 
|    mult/i_12/i_93/ZN                 INV_X1        Fall  1.6220 0.0190 0.0110             1.45968  5.48089  6.94057           3       100                    | 
|    mult/i_12/i_77/B2                 AOI21_X1      Fall  1.6220 0.0000 0.0110                      1.40993                                                   | 
|    mult/i_12/i_77/ZN                 AOI21_X1      Rise  1.6690 0.0470 0.0350             0.87142  3.80404  4.67546           2       100                    | 
|    mult/i_12/i_76/B2                 OAI21_X1      Rise  1.6690 0.0000 0.0350                      1.57189                                                   | 
|    mult/i_12/i_76/ZN                 OAI21_X1      Fall  1.6930 0.0240 0.0150             0.525581 1.70023  2.22581           1       100                    | 
|    mult/i_12/i_75/A                  INV_X1        Fall  1.6930 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_75/ZN                 INV_X1        Rise  1.7160 0.0230 0.0130             0.614049 3.80404  4.41809           2       100                    | 
|    mult/i_12/i_73/B2                 OAI21_X1      Rise  1.7160 0.0000 0.0130                      1.57189                                                   | 
|    mult/i_12/i_73/ZN                 OAI21_X1      Fall  1.7360 0.0200 0.0110             0.307095 2.57361  2.8807            1       100                    | 
|    mult/i_12/i_72/B                  XNOR2_X1      Fall  1.7360 0.0000 0.0110                      2.36817                                                   | 
|    mult/i_12/i_72/ZN                 XNOR2_X1      Fall  1.7760 0.0400 0.0120             0.871958 0.97463  1.84659           1       100                    | 
|    mult/i_12/p_1[27]                               Fall  1.7760 0.0000                                                                                       | 
|    mult/i_0_31/A2                    AND2_X1       Fall  1.7760 0.0000 0.0120                      0.894119                                                  | 
|    mult/i_0_31/ZN                    AND2_X1       Fall  1.8080 0.0320 0.0070             0.331175 1.14029  1.47147           1       100                    | 
|    mult/tempResult_reg[27]/D         DFF_X1        Fall  1.8080 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[27]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0250 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -1.8080        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3760        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[40]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Fall  1.6210 0.0000 0.0180                      1.45983                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Rise  1.6550 0.0340 0.0220             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Rise  1.6550 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Fall  1.6810 0.0260 0.0160             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_148/B2                OAI21_X1      Fall  1.6820 0.0010 0.0160                      1.55833                                                   | 
|    mult/i_12/i_148/ZN                OAI21_X1      Rise  1.7180 0.0360 0.0190             0.238534 1.70023  1.93876           1       100                    | 
|    mult/i_12/i_147/A                 INV_X1        Rise  1.7180 0.0000 0.0190                      1.70023                                                   | 
|    mult/i_12/i_147/ZN                INV_X1        Fall  1.7360 0.0180 0.0100             1.30613  5.48089  6.78702           3       100                    | 
|    mult/i_12/i_122/A                 XOR2_X1       Fall  1.7360 0.0000 0.0100                      2.18123                                                   | 
|    mult/i_12/i_122/Z                 XOR2_X1       Fall  1.7860 0.0500 0.0110             0.321259 0.97463  1.29589           1       100                    | 
|    mult/i_12/p_1[40]                               Fall  1.7860 0.0000                                                                                       | 
|    mult/i_0_44/A2                    AND2_X1       Fall  1.7860 0.0000 0.0110                      0.894119                                                  | 
|    mult/i_0_44/ZN                    AND2_X1       Fall  1.8180 0.0320 0.0070             0.536058 1.14029  1.67635           1       100                    | 
|    mult/tempResult_reg[40]/D         DFF_X1        Fall  1.8180 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[40]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[40]/CK        DFF_X1        Rise  0.2150 0.0080 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2150 2.2150 | 
| library setup check                       | -0.0240 2.1910 | 
| data required time                        |  2.1910        | 
|                                           |                | 
| data required time                        |  2.1910        | 
| data arrival time                         | -1.8180        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3770        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[37]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Fall  1.6210 0.0000 0.0180                      1.45983                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Rise  1.6550 0.0340 0.0220             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Rise  1.6550 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Fall  1.6810 0.0260 0.0160             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_119/B2                AOI21_X1      Fall  1.6820 0.0010 0.0160                      1.40993                                                   | 
|    mult/i_12/i_119/ZN                AOI21_X1      Rise  1.7310 0.0490 0.0360             0.984707 3.80404  4.78874           2       100                    | 
|    mult/i_12/i_111/A                 XOR2_X1       Rise  1.7310 0.0000 0.0360                      2.23214                                                   | 
|    mult/i_12/i_111/Z                 XOR2_X1       Rise  1.7800 0.0490 0.0190             0.249363 0.97463  1.22399           1       100                    | 
|    mult/i_12/p_1[37]                               Rise  1.7800 0.0000                                                                                       | 
|    mult/i_0_41/A2                    AND2_X1       Rise  1.7800 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_41/ZN                    AND2_X1       Rise  1.8130 0.0330 0.0100             0.346995 1.14029  1.48728           1       100                    | 
|    mult/tempResult_reg[37]/D         DFF_X1        Rise  1.8130 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[37]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[37]/CK        DFF_X1        Rise  0.2150 0.0080 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2150 2.2150 | 
| library setup check                       | -0.0270 2.1880 | 
| data required time                        |  2.1880        | 
|                                           |                | 
| data required time                        |  2.1880        | 
| data arrival time                         | -1.8130        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3790        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[48]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_282/A3                NOR3_X1       Fall  1.6210 0.0000 0.0180                      1.55272                                                   | 
|    mult/i_12/i_282/ZN                NOR3_X1       Rise  1.6890 0.0680 0.0400             0.182534 3.44279  3.62533           1       100                    | 
|    mult/i_12/i_253/A3                NOR3_X2       Rise  1.6890 0.0000 0.0400                      3.44279                                                   | 
|    mult/i_12/i_253/ZN                NOR3_X2       Fall  1.7150 0.0260 0.0210             5.95748  5.49545  11.4529           3       100                    | 
|    mult/i_12/i_152/A                 XOR2_X1       Fall  1.7160 0.0010 0.0210                      2.18123                                                   | 
|    mult/i_12/i_152/Z                 XOR2_X1       Fall  1.7700 0.0540 0.0160             0.332942 0.97463  1.30757           1       100                    | 
|    mult/i_12/p_1[48]                               Fall  1.7700 0.0000                                                                                       | 
|    mult/i_0_52/A2                    AND2_X1       Fall  1.7700 0.0000 0.0160                      0.894119                                                  | 
|    mult/i_0_52/ZN                    AND2_X1       Fall  1.8040 0.0340 0.0070             0.337765 1.14029  1.47805           1       100                    | 
|    mult/tempResult_reg[48]/D         DFF_X1        Fall  1.8040 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[48]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[48]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0250 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -1.8040        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3800        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[29]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_94/B2                 OAI21_X1      Fall  1.5660 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_94/ZN                 OAI21_X1      Rise  1.6030 0.0370 0.0230             0.922091 1.70023  2.62232           1       100                    | 
|    mult/i_12/i_93/A                  INV_X1        Rise  1.6030 0.0000 0.0230                      1.70023                                                   | 
|    mult/i_12/i_93/ZN                 INV_X1        Fall  1.6220 0.0190 0.0110             1.45968  5.48089  6.94057           3       100                    | 
|    mult/i_12/i_92/B2                 OAI21_X1      Fall  1.6220 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_92/ZN                 OAI21_X1      Rise  1.6570 0.0350 0.0200             0.439113 1.70023  2.13934           1       100                    | 
|    mult/i_12/i_91/A                  INV_X1        Rise  1.6570 0.0000 0.0200                      1.70023                                                   | 
|    mult/i_12/i_91/ZN                 INV_X1        Fall  1.6720 0.0150 0.0090             0.945552 3.909    4.85455           2       100                    | 
|    mult/i_12/i_89/B2                 AOI21_X1      Fall  1.6720 0.0000 0.0090                      1.40993                                                   | 
|    mult/i_12/i_89/ZN                 AOI21_X1      Rise  1.7190 0.0470 0.0360             0.978254 3.80404  4.78229           2       100                    | 
|    mult/i_12/i_81/A                  XOR2_X1       Rise  1.7190 0.0000 0.0360                      2.23214                                                   | 
|    mult/i_12/i_81/Z                  XOR2_X1       Rise  1.7690 0.0500 0.0200             0.312745 0.97463  1.28737           1       100                    | 
|    mult/i_12/p_1[29]                               Rise  1.7690 0.0000                                                                                       | 
|    mult/i_0_33/A2                    AND2_X1       Rise  1.7690 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_33/ZN                    AND2_X1       Rise  1.8030 0.0340 0.0090             0.4123   1.14029  1.55259           1       100                    | 
|    mult/tempResult_reg[29]/D         DFF_X1        Rise  1.8030 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[29]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0260 2.1790 | 
| data required time                        |  2.1790        | 
|                                           |                | 
| data required time                        |  2.1790        | 
| data arrival time                         | -1.8030        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3800        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[26]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_94/B2                 OAI21_X1      Fall  1.5660 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_94/ZN                 OAI21_X1      Rise  1.6030 0.0370 0.0230             0.922091 1.70023  2.62232           1       100                    | 
|    mult/i_12/i_93/A                  INV_X1        Rise  1.6030 0.0000 0.0230                      1.70023                                                   | 
|    mult/i_12/i_93/ZN                 INV_X1        Fall  1.6220 0.0190 0.0110             1.45968  5.48089  6.94057           3       100                    | 
|    mult/i_12/i_77/B2                 AOI21_X1      Fall  1.6220 0.0000 0.0110                      1.40993                                                   | 
|    mult/i_12/i_77/ZN                 AOI21_X1      Rise  1.6690 0.0470 0.0350             0.87142  3.80404  4.67546           2       100                    | 
|    mult/i_12/i_76/B2                 OAI21_X1      Rise  1.6690 0.0000 0.0350                      1.57189                                                   | 
|    mult/i_12/i_76/ZN                 OAI21_X1      Fall  1.6930 0.0240 0.0150             0.525581 1.70023  2.22581           1       100                    | 
|    mult/i_12/i_75/A                  INV_X1        Fall  1.6930 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_75/ZN                 INV_X1        Rise  1.7160 0.0230 0.0130             0.614049 3.80404  4.41809           2       100                    | 
|    mult/i_12/i_70/A                  XOR2_X1       Rise  1.7160 0.0000 0.0130                      2.23214                                                   | 
|    mult/i_12/i_70/Z                  XOR2_X1       Rise  1.7610 0.0450 0.0200             0.288137 0.97463  1.26277           1       100                    | 
|    mult/i_12/p_1[26]                               Rise  1.7610 0.0000                                                                                       | 
|    mult/i_0_30/A2                    AND2_X1       Rise  1.7610 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_30/ZN                    AND2_X1       Rise  1.7950 0.0340 0.0090             0.281413 1.14029  1.4217            1       100                    | 
|    mult/tempResult_reg[26]/D         DFF_X1        Rise  1.7950 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[26]/CK        DFF_X1        Rise  0.2040 0.0010 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2040 2.2040 | 
| library setup check                       | -0.0260 2.1780 | 
| data required time                        |  2.1780        | 
|                                           |                | 
| data required time                        |  2.1780        | 
| data arrival time                         | -1.7950        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3870        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[35]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_107/B1                AOI21_X1      Fall  1.6210 0.0000 0.0180                      1.44682                                                   | 
|    mult/i_12/i_107/ZN                AOI21_X1      Rise  1.6680 0.0470 0.0370             1.24612  3.80404  5.05016           2       100                    | 
|    mult/i_12/i_106/B2                OAI21_X1      Rise  1.6680 0.0000 0.0370                      1.57189                                                   | 
|    mult/i_12/i_106/ZN                OAI21_X1      Fall  1.6920 0.0240 0.0150             0.278464 1.70023  1.97869           1       100                    | 
|    mult/i_12/i_105/A                 INV_X1        Fall  1.6920 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_105/ZN                INV_X1        Rise  1.7140 0.0220 0.0130             0.401199 3.80404  4.20524           2       100                    | 
|    mult/i_12/i_103/B2                OAI21_X1      Rise  1.7140 0.0000 0.0130                      1.57189                                                   | 
|    mult/i_12/i_103/ZN                OAI21_X1      Fall  1.7340 0.0200 0.0120             0.448055 2.57361  3.02166           1       100                    | 
|    mult/i_12/i_102/B                 XNOR2_X1      Fall  1.7340 0.0000 0.0120                      2.36817                                                   | 
|    mult/i_12/i_102/ZN                XNOR2_X1      Fall  1.7730 0.0390 0.0110             0.231505 0.97463  1.20614           1       100                    | 
|    mult/i_12/p_1[35]                               Fall  1.7730 0.0000                                                                                       | 
|    mult/i_0_39/A2                    AND2_X1       Fall  1.7730 0.0000 0.0110                      0.894119                                                  | 
|    mult/i_0_39/ZN                    AND2_X1       Fall  1.8040 0.0310 0.0070             0.377675 1.14029  1.51797           1       100                    | 
|    mult/tempResult_reg[35]/D         DFF_X1        Fall  1.8040 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[35]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[35]/CK        DFF_X1        Rise  0.2160 0.0090 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2160 2.2160 | 
| library setup check                       | -0.0240 2.1920 | 
| data required time                        |  2.1920        | 
|                                           |                | 
| data required time                        |  2.1920        | 
| data arrival time                         | -1.8040        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3920        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[34]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_107/B1                AOI21_X1      Fall  1.6210 0.0000 0.0180                      1.44682                                                   | 
|    mult/i_12/i_107/ZN                AOI21_X1      Rise  1.6680 0.0470 0.0370             1.24612  3.80404  5.05016           2       100                    | 
|    mult/i_12/i_106/B2                OAI21_X1      Rise  1.6680 0.0000 0.0370                      1.57189                                                   | 
|    mult/i_12/i_106/ZN                OAI21_X1      Fall  1.6920 0.0240 0.0150             0.278464 1.70023  1.97869           1       100                    | 
|    mult/i_12/i_105/A                 INV_X1        Fall  1.6920 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_105/ZN                INV_X1        Rise  1.7140 0.0220 0.0130             0.401199 3.80404  4.20524           2       100                    | 
|    mult/i_12/i_100/A                 XOR2_X1       Rise  1.7140 0.0000 0.0130                      2.23214                                                   | 
|    mult/i_12/i_100/Z                 XOR2_X1       Rise  1.7600 0.0460 0.0200             0.333944 0.97463  1.30857           1       100                    | 
|    mult/i_12/p_1[34]                               Rise  1.7600 0.0000                                                                                       | 
|    mult/i_0_38/A2                    AND2_X1       Rise  1.7600 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_38/ZN                    AND2_X1       Rise  1.7940 0.0340 0.0090             0.314656 1.14029  1.45495           1       100                    | 
|    mult/tempResult_reg[34]/D         DFF_X1        Rise  1.7940 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[34]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[34]/CK        DFF_X1        Rise  0.2160 0.0090 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2160 2.2160 | 
| library setup check                       | -0.0270 2.1890 | 
| data required time                        |  2.1890        | 
|                                           |                | 
| data required time                        |  2.1890        | 
| data arrival time                         | -1.7940        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.3990        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[28]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_94/B2                 OAI21_X1      Fall  1.5660 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_94/ZN                 OAI21_X1      Rise  1.6030 0.0370 0.0230             0.922091 1.70023  2.62232           1       100                    | 
|    mult/i_12/i_93/A                  INV_X1        Rise  1.6030 0.0000 0.0230                      1.70023                                                   | 
|    mult/i_12/i_93/ZN                 INV_X1        Fall  1.6220 0.0190 0.0110             1.45968  5.48089  6.94057           3       100                    | 
|    mult/i_12/i_92/B2                 OAI21_X1      Fall  1.6220 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_92/ZN                 OAI21_X1      Rise  1.6570 0.0350 0.0200             0.439113 1.70023  2.13934           1       100                    | 
|    mult/i_12/i_91/A                  INV_X1        Rise  1.6570 0.0000 0.0200                      1.70023                                                   | 
|    mult/i_12/i_91/ZN                 INV_X1        Fall  1.6720 0.0150 0.0090             0.945552 3.909    4.85455           2       100                    | 
|    mult/i_12/i_80/A                  XOR2_X1       Fall  1.6720 0.0000 0.0090                      2.18123                                                   | 
|    mult/i_12/i_80/Z                  XOR2_X1       Fall  1.7230 0.0510 0.0120             1.24808  0.97463  2.22271           1       100                    | 
|    mult/i_12/p_1[28]                               Fall  1.7230 0.0000                                                                                       | 
|    mult/i_0_32/A2                    AND2_X1       Fall  1.7230 0.0000 0.0120                      0.894119                                                  | 
|    mult/i_0_32/ZN                    AND2_X1       Fall  1.7550 0.0320 0.0070             0.256652 1.14029  1.39694           1       100                    | 
|    mult/tempResult_reg[28]/D         DFF_X1        Fall  1.7550 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[28]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0250 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -1.7550        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.4290        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[36]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_150/B1                OAI21_X1      Fall  1.6210 0.0000 0.0180                      1.45983                                                   | 
|    mult/i_12/i_150/ZN                OAI21_X1      Rise  1.6550 0.0340 0.0220             0.801767 1.70023  2.502             1       100                    | 
|    mult/i_12/i_149/A                 INV_X1        Rise  1.6550 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_149/ZN                INV_X1        Fall  1.6810 0.0260 0.0160             6.71096  5.48089  12.1918           3       100                    | 
|    mult/i_12/i_110/A                 XOR2_X1       Fall  1.6820 0.0010 0.0160                      2.18123                                                   | 
|    mult/i_12/i_110/Z                 XOR2_X1       Fall  1.7340 0.0520 0.0110             0.200589 0.97463  1.17522           1       100                    | 
|    mult/i_12/p_1[36]                               Fall  1.7340 0.0000                                                                                       | 
|    mult/i_0_40/A2                    AND2_X1       Fall  1.7340 0.0000 0.0110                      0.894119                                                  | 
|    mult/i_0_40/ZN                    AND2_X1       Fall  1.7650 0.0310 0.0070             0.341905 1.14029  1.4822            1       100                    | 
|    mult/tempResult_reg[36]/D         DFF_X1        Fall  1.7650 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[36]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[36]/CK        DFF_X1        Rise  0.2150 0.0080 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2150 2.2150 | 
| library setup check                       | -0.0240 2.1910 | 
| data required time                        |  2.1910        | 
|                                           |                | 
| data required time                        |  2.1910        | 
| data arrival time                         | -1.7650        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.4300        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[23]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_65/B2                 AOI21_X1      Fall  1.5660 0.0000 0.0110                      1.40993                                                   | 
|    mult/i_12/i_65/ZN                 AOI21_X1      Rise  1.6120 0.0460 0.0340             0.628863 3.80404  4.4329            2       100                    | 
|    mult/i_12/i_64/B2                 OAI21_X1      Rise  1.6120 0.0000 0.0340                      1.57189                                                   | 
|    mult/i_12/i_64/ZN                 OAI21_X1      Fall  1.6360 0.0240 0.0140             0.425612 1.70023  2.12584           1       100                    | 
|    mult/i_12/i_63/A                  INV_X1        Fall  1.6360 0.0000 0.0140                      1.54936                                                   | 
|    mult/i_12/i_63/ZN                 INV_X1        Rise  1.6590 0.0230 0.0140             1.03439  3.80404  4.83843           2       100                    | 
|    mult/i_12/i_61/B2                 OAI21_X1      Rise  1.6590 0.0000 0.0140                      1.57189                                                   | 
|    mult/i_12/i_61/ZN                 OAI21_X1      Fall  1.6800 0.0210 0.0120             0.406765 2.57361  2.98037           1       100                    | 
|    mult/i_12/i_60/B                  XNOR2_X1      Fall  1.6810 0.0010 0.0120    0.0010            2.36817                                                   | 
|    mult/i_12/i_60/ZN                 XNOR2_X1      Fall  1.7210 0.0400 0.0120             0.93448  0.97463  1.90911           1       100                    | 
|    mult/i_12/p_1[23]                               Fall  1.7210 0.0000                                                                                       | 
|    mult/i_0_27/A2                    AND2_X1       Fall  1.7210 0.0000 0.0120                      0.894119                                                  | 
|    mult/i_0_27/ZN                    AND2_X1       Fall  1.7530 0.0320 0.0070             0.273299 1.14029  1.41359           1       100                    | 
|    mult/tempResult_reg[23]/D         DFF_X1        Fall  1.7530 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[23]/CK        DFF_X1        Rise  0.2040 0.0010 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2040 2.2040 | 
| library setup check                       | -0.0250 2.1790 | 
| data required time                        |  2.1790        | 
|                                           |                | 
| data required time                        |  2.1790        | 
| data arrival time                         | -1.7530        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.4300        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[25]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_94/B2                 OAI21_X1      Fall  1.5660 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_94/ZN                 OAI21_X1      Rise  1.6030 0.0370 0.0230             0.922091 1.70023  2.62232           1       100                    | 
|    mult/i_12/i_93/A                  INV_X1        Rise  1.6030 0.0000 0.0230                      1.70023                                                   | 
|    mult/i_12/i_93/ZN                 INV_X1        Fall  1.6220 0.0190 0.0110             1.45968  5.48089  6.94057           3       100                    | 
|    mult/i_12/i_77/B2                 AOI21_X1      Fall  1.6220 0.0000 0.0110                      1.40993                                                   | 
|    mult/i_12/i_77/ZN                 AOI21_X1      Rise  1.6690 0.0470 0.0350             0.87142  3.80404  4.67546           2       100                    | 
|    mult/i_12/i_69/A                  XOR2_X1       Rise  1.6690 0.0000 0.0350                      2.23214                                                   | 
|    mult/i_12/i_69/Z                  XOR2_X1       Rise  1.7190 0.0500 0.0200             0.319175 0.97463  1.2938            1       100                    | 
|    mult/i_12/p_1[25]                               Rise  1.7190 0.0000                                                                                       | 
|    mult/i_0_29/A2                    AND2_X1       Rise  1.7190 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_29/ZN                    AND2_X1       Rise  1.7530 0.0340 0.0090             0.363072 1.14029  1.50336           1       100                    | 
|    mult/tempResult_reg[25]/D         DFF_X1        Rise  1.7530 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[25]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0260 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -1.7530        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.4310        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[33]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_107/B1                AOI21_X1      Fall  1.6210 0.0000 0.0180                      1.44682                                                   | 
|    mult/i_12/i_107/ZN                AOI21_X1      Rise  1.6680 0.0470 0.0370             1.24612  3.80404  5.05016           2       100                    | 
|    mult/i_12/i_99/A                  XOR2_X1       Rise  1.6680 0.0000 0.0370                      2.23214                                                   | 
|    mult/i_12/i_99/Z                  XOR2_X1       Rise  1.7180 0.0500 0.0190             0.257703 0.97463  1.23233           1       100                    | 
|    mult/i_12/p_1[33]                               Rise  1.7180 0.0000                                                                                       | 
|    mult/i_0_37/A2                    AND2_X1       Rise  1.7180 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_37/ZN                    AND2_X1       Rise  1.7510 0.0330 0.0090             0.221751 1.14029  1.36204           1       100                    | 
|    mult/tempResult_reg[33]/D         DFF_X1        Rise  1.7510 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[33]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[33]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0260 2.1790 | 
| data required time                        |  2.1790        | 
|                                           |                | 
| data required time                        |  2.1790        | 
| data arrival time                         | -1.7510        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.4320        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[22]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_65/B2                 AOI21_X1      Fall  1.5660 0.0000 0.0110                      1.40993                                                   | 
|    mult/i_12/i_65/ZN                 AOI21_X1      Rise  1.6120 0.0460 0.0340             0.628863 3.80404  4.4329            2       100                    | 
|    mult/i_12/i_64/B2                 OAI21_X1      Rise  1.6120 0.0000 0.0340                      1.57189                                                   | 
|    mult/i_12/i_64/ZN                 OAI21_X1      Fall  1.6360 0.0240 0.0140             0.425612 1.70023  2.12584           1       100                    | 
|    mult/i_12/i_63/A                  INV_X1        Fall  1.6360 0.0000 0.0140                      1.54936                                                   | 
|    mult/i_12/i_63/ZN                 INV_X1        Rise  1.6590 0.0230 0.0140             1.03439  3.80404  4.83843           2       100                    | 
|    mult/i_12/i_58/A                  XOR2_X1       Rise  1.6590 0.0000 0.0140                      2.23214                                                   | 
|    mult/i_12/i_58/Z                  XOR2_X1       Rise  1.7050 0.0460 0.0190             0.263973 0.97463  1.2386            1       100                    | 
|    mult/i_12/p_1[22]                               Rise  1.7050 0.0000                                                                                       | 
|    mult/i_0_26/A2                    AND2_X1       Rise  1.7050 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_26/ZN                    AND2_X1       Rise  1.7380 0.0330 0.0090             0.207065 1.14029  1.34735           1       100                    | 
|    mult/tempResult_reg[22]/D         DFF_X1        Rise  1.7380 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[22]/CK        DFF_X1        Rise  0.2040 0.0010 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2040 2.2040 | 
| library setup check                       | -0.0260 2.1780 | 
| data required time                        |  2.1780        | 
|                                           |                | 
| data required time                        |  2.1780        | 
| data arrival time                         | -1.7380        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.4440        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[32]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_312/B2                   AOI22_X1      Rise  0.9210 0.0140 0.0820                      1.62303                                                   | 
|    mult/i_0_312/ZN                   AOI22_X1      Fall  0.9550 0.0340 0.0270             0.179303 1.6642   1.8435            1       100                    | 
|    mult/i_0_313/A2                   NAND2_X1      Fall  0.9550 0.0000 0.0270                      1.50228                                                   | 
|    mult/i_0_313/ZN                   NAND2_X1      Rise  1.0210 0.0660 0.0510             13.957   5.01915  18.9762           3       100                    | 
|    mult/i_0_314/B1                   OAI22_X1      Rise  1.0340 0.0130 0.0510    0.0080            1.66545                                                   | 
|    mult/i_0_314/ZN                   OAI22_X1      Fall  1.0680 0.0340 0.0250             0.719159 3.33649  4.05565           2       100                    | 
|    mult/i_0_315/A1                   OAI22_X1      Fall  1.0680 0.0000 0.0250                      1.45808                                                   | 
|    mult/i_0_315/ZN                   OAI22_X1      Rise  1.1190 0.0510 0.0460             1.85233  3.16802  5.02035           2       100                    | 
|    mult/i_0_316/B1                   AOI22_X1      Rise  1.1220 0.0030 0.0460    0.0030            1.58401                                                   | 
|    mult/i_0_316/ZN                   AOI22_X1      Fall  1.1620 0.0400 0.0330             1.92544  3.3309   5.25633           2       100                    | 
|    mult/i_0_331/B1                   OAI22_X1      Fall  1.1620 0.0000 0.0330                      1.40838                                                   | 
|    mult/i_0_331/ZN                   OAI22_X1      Rise  1.2610 0.0990 0.0840             8.44995  3.3135   11.7635           2       100                    | 
|    mult/i_12/p_0[25]                               Rise  1.2610 0.0000                                                                                       | 
|    mult/i_12/i_362/A1                NOR2_X1       Rise  1.3070 0.0460 0.0840    0.0450            1.71447                                                   | 
|    mult/i_12/i_362/ZN                NOR2_X1       Fall  1.3250 0.0180 0.0210             0.486575 3.4147   3.90128           2       100                    | 
|    mult/i_12/i_361/A                 INV_X1        Fall  1.3250 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_361/ZN                INV_X1        Rise  1.3490 0.0240 0.0130             0.738272 3.32109  4.05936           2       100                    | 
|    mult/i_12/i_358/A3                NAND3_X1      Rise  1.3490 0.0000 0.0130                      1.65038                                                   | 
|    mult/i_12/i_358/ZN                NAND3_X1      Fall  1.3750 0.0260 0.0150             0.747179 2.57317  3.32035           2       100                    | 
|    mult/i_12/i_356/A1                OR2_X1        Fall  1.3750 0.0000 0.0150                      0.792385                                                  | 
|    mult/i_12/i_356/ZN                OR2_X1        Fall  1.4280 0.0530 0.0120             1.41133  2.60399  4.01532           2       100                    | 
|    mult/i_12/i_355/A2                OR2_X1        Fall  1.4280 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_355/ZN                OR2_X1        Fall  1.4840 0.0560 0.0120             1.28977  2.55941  3.84918           2       100                    | 
|    mult/i_12/i_354/A2                OR2_X1        Fall  1.4840 0.0000 0.0120                      0.895446                                                  | 
|    mult/i_12/i_354/ZN                OR2_X1        Fall  1.5420 0.0580 0.0130             1.56469  3.34016  4.90484           2       100                    | 
|    mult/i_12/i_344/A1                NOR3_X1       Fall  1.5420 0.0000 0.0130                      1.4005                                                    | 
|    mult/i_12/i_344/ZN                NOR3_X1       Rise  1.5980 0.0560 0.0450             0.897516 3.44279  4.34031           1       100                    | 
|    mult/i_12/i_318/A3                NOR3_X2       Rise  1.5980 0.0000 0.0450                      3.44279                                                   | 
|    mult/i_12/i_318/ZN                NOR3_X2       Fall  1.6210 0.0230 0.0180             1.15358  7.1575   8.31108           4       100                    | 
|    mult/i_12/i_98/A                  XOR2_X1       Fall  1.6210 0.0000 0.0180                      2.18123                                                   | 
|    mult/i_12/i_98/Z                  XOR2_X1       Fall  1.6750 0.0540 0.0150             0.672642 0.97463  1.64727           1       100                    | 
|    mult/i_12/p_1[32]                               Fall  1.6750 0.0000                                                                                       | 
|    mult/i_0_36/A2                    AND2_X1       Fall  1.6750 0.0000 0.0150                      0.894119                                                  | 
|    mult/i_0_36/ZN                    AND2_X1       Fall  1.7090 0.0340 0.0080             0.703221 1.14029  1.84351           1       100                    | 
|    mult/tempResult_reg[32]/D         DFF_X1        Fall  1.7090 0.0000 0.0080                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[32]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[32]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0250 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -1.7090        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.4750        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[24]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_94/B2                 OAI21_X1      Fall  1.5660 0.0000 0.0110                      1.55833                                                   | 
|    mult/i_12/i_94/ZN                 OAI21_X1      Rise  1.6030 0.0370 0.0230             0.922091 1.70023  2.62232           1       100                    | 
|    mult/i_12/i_93/A                  INV_X1        Rise  1.6030 0.0000 0.0230                      1.70023                                                   | 
|    mult/i_12/i_93/ZN                 INV_X1        Fall  1.6220 0.0190 0.0110             1.45968  5.48089  6.94057           3       100                    | 
|    mult/i_12/i_68/A                  XOR2_X1       Fall  1.6220 0.0000 0.0110                      2.18123                                                   | 
|    mult/i_12/i_68/Z                  XOR2_X1       Fall  1.6720 0.0500 0.0110             0.238335 0.97463  1.21296           1       100                    | 
|    mult/i_12/p_1[24]                               Fall  1.6720 0.0000                                                                                       | 
|    mult/i_0_28/A2                    AND2_X1       Fall  1.6720 0.0000 0.0110                      0.894119                                                  | 
|    mult/i_0_28/ZN                    AND2_X1       Fall  1.7030 0.0310 0.0070             0.241002 1.14029  1.38129           1       100                    | 
|    mult/tempResult_reg[24]/D         DFF_X1        Fall  1.7030 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[24]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0250 2.1800 | 
| data required time                        |  2.1800        | 
|                                           |                | 
| data required time                        |  2.1800        | 
| data arrival time                         | -1.7030        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.4810        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[21]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_65/B2                 AOI21_X1      Fall  1.5660 0.0000 0.0110                      1.40993                                                   | 
|    mult/i_12/i_65/ZN                 AOI21_X1      Rise  1.6120 0.0460 0.0340             0.628863 3.80404  4.4329            2       100                    | 
|    mult/i_12/i_57/A                  XOR2_X1       Rise  1.6120 0.0000 0.0340                      2.23214                                                   | 
|    mult/i_12/i_57/Z                  XOR2_X1       Rise  1.6610 0.0490 0.0190             0.15694  0.97463  1.13157           1       100                    | 
|    mult/i_12/p_1[21]                               Rise  1.6610 0.0000                                                                                       | 
|    mult/i_0_25/A2                    AND2_X1       Rise  1.6610 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_25/ZN                    AND2_X1       Rise  1.6940 0.0330 0.0090             0.224855 1.14029  1.36514           1       100                    | 
|    mult/tempResult_reg[21]/D         DFF_X1        Rise  1.6940 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[21]/CK        DFF_X1        Rise  0.2050 0.0020 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2050 2.2050 | 
| library setup check                       | -0.0260 2.1790 | 
| data required time                        |  2.1790        | 
|                                           |                | 
| data required time                        |  2.1790        | 
| data arrival time                         | -1.6940        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.4890        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[19]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_135/A1                   OAI22_X2      Fall  0.7390 0.0000 0.0320                      2.70837                                                   | 
|    mult/i_0_135/ZN                   OAI22_X2      Rise  0.8070 0.0680 0.0590             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Rise  0.8070 0.0000 0.0590                      6.77306                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Fall  0.8530 0.0460 0.0310             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Fall  0.8530 0.0000 0.0310                      3.2137                                                    | 
|    mult/i_0_159/ZN                   AOI221_X2     Rise  0.9610 0.1080 0.0690             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_184/A                    INV_X1        Rise  0.9610 0.0000 0.0690                      1.70023                                                   | 
|    mult/i_0_184/ZN                   INV_X1        Fall  0.9860 0.0250 0.0210             1.55272  4.99081  6.54352           3       100                    | 
|    mult/i_0_188/A1                   AOI22_X1      Fall  0.9860 0.0000 0.0210                      1.50384                                                   | 
|    mult/i_0_188/ZN                   AOI22_X1      Rise  1.0360 0.0500 0.0370             1.05744  3.34209  4.39953           2       100                    | 
|    mult/i_0_189/A1                   OAI22_X1      Rise  1.0360 0.0000 0.0370                      1.67104                                                   | 
|    mult/i_0_189/ZN                   OAI22_X1      Fall  1.0750 0.0390 0.0250             1.01808  6.53934  7.55742           3       100                    | 
|    mult/i_12/p_0[5]                                Fall  1.0750 0.0000                                                                                       | 
|    mult/i_12/i_423/A1                NOR2_X2       Fall  1.0750 0.0000 0.0250                      2.69887                                                   | 
|    mult/i_12/i_423/ZN                NOR2_X2       Rise  1.1100 0.0350 0.0210             0.86711  4.17426  5.04137           3       100                    | 
|    mult/i_12/i_421/A3                OR3_X1        Rise  1.1100 0.0000 0.0210                      0.921561                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Rise  1.1480 0.0380 0.0130             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Rise  1.1480 0.0000 0.0130                      1.76357                                                   | 
|    mult/i_12/i_419/ZN                NOR3_X1       Fall  1.1610 0.0130 0.0110             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Fall  1.1610 0.0000 0.0110                      3.49679                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Rise  1.2580 0.0970 0.0580             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Rise  1.2580 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_405/ZN                NOR3_X1       Fall  1.2820 0.0240 0.0190             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Fall  1.2820 0.0000 0.0190                      3.49679                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Rise  1.3820 0.1000 0.0580             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Rise  1.3820 0.0000 0.0580                      1.6163                                                    | 
|    mult/i_12/i_391/ZN                NOR3_X1       Fall  1.4120 0.0300 0.0210             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Fall  1.4120 0.0000 0.0210                      5.80025                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Rise  1.5040 0.0920 0.0480             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_53/B1                 AOI21_X1      Rise  1.5040 0.0000 0.0480                      1.647                                                     | 
|    mult/i_12/i_53/ZN                 AOI21_X1      Fall  1.5350 0.0310 0.0200             0.971012 3.80404  4.77505           2       100                    | 
|    mult/i_12/i_52/B2                 OAI21_X1      Fall  1.5350 0.0000 0.0200                      1.55833                                                   | 
|    mult/i_12/i_52/ZN                 OAI21_X1      Rise  1.5730 0.0380 0.0200             0.393715 1.70023  2.09394           1       100                    | 
|    mult/i_12/i_51/A                  INV_X1        Rise  1.5730 0.0000 0.0200                      1.70023                                                   | 
|    mult/i_12/i_51/ZN                 INV_X1        Fall  1.5880 0.0150 0.0090             0.577855 3.80404  4.38189           2       100                    | 
|    mult/i_12/i_49/B2                 OAI21_X1      Fall  1.5880 0.0000 0.0090                      1.55833                                                   | 
|    mult/i_12/i_49/ZN                 OAI21_X1      Rise  1.6250 0.0370 0.0230             0.162477 2.57361  2.73609           1       100                    | 
|    mult/i_12/i_48/B                  XNOR2_X1      Rise  1.6250 0.0000 0.0230                      2.57361                                                   | 
|    mult/i_12/i_48/ZN                 XNOR2_X1      Rise  1.6660 0.0410 0.0170             0.252991 0.97463  1.22762           1       100                    | 
|    mult/i_12/p_1[19]                               Rise  1.6660 0.0000                                                                                       | 
|    mult/i_0_23/A2                    AND2_X1       Rise  1.6660 0.0000 0.0170                      0.97463                                                   | 
|    mult/i_0_23/ZN                    AND2_X1       Rise  1.6990 0.0330 0.0100             0.195004 1.14029  1.33529           1       100                    | 
|    mult/tempResult_reg[19]/D         DFF_X1        Rise  1.6990 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[19]/CK        DFF_X1        Rise  0.2160 0.0090 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2160 2.2160 | 
| library setup check                       | -0.0270 2.1890 | 
| data required time                        |  2.1890        | 
|                                           |                | 
| data required time                        |  2.1890        | 
| data arrival time                         | -1.6990        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.4940        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[18]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_53/B1                 AOI21_X1      Fall  1.5110 0.0000 0.0190                      1.44682                                                   | 
|    mult/i_12/i_53/ZN                 AOI21_X1      Rise  1.5570 0.0460 0.0360             0.971012 3.80404  4.77505           2       100                    | 
|    mult/i_12/i_52/B2                 OAI21_X1      Rise  1.5570 0.0000 0.0360                      1.57189                                                   | 
|    mult/i_12/i_52/ZN                 OAI21_X1      Fall  1.5810 0.0240 0.0150             0.393715 1.70023  2.09394           1       100                    | 
|    mult/i_12/i_51/A                  INV_X1        Fall  1.5810 0.0000 0.0150                      1.54936                                                   | 
|    mult/i_12/i_51/ZN                 INV_X1        Rise  1.6040 0.0230 0.0130             0.577855 3.80404  4.38189           2       100                    | 
|    mult/i_12/i_46/A                  XOR2_X1       Rise  1.6040 0.0000 0.0130                      2.23214                                                   | 
|    mult/i_12/i_46/Z                  XOR2_X1       Rise  1.6500 0.0460 0.0200             0.318972 0.97463  1.2936            1       100                    | 
|    mult/i_12/p_1[18]                               Rise  1.6500 0.0000                                                                                       | 
|    mult/i_0_22/A2                    AND2_X1       Rise  1.6500 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_22/ZN                    AND2_X1       Rise  1.6840 0.0340 0.0100             0.547671 1.14029  1.68796           1       100                    | 
|    mult/tempResult_reg[18]/D         DFF_X1        Rise  1.6840 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[18]/CK        DFF_X1        Rise  0.2160 0.0090 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2160 2.2160 | 
| library setup check                       | -0.0270 2.1890 | 
| data required time                        |  2.1890        | 
|                                           |                | 
| data required time                        |  2.1890        | 
| data arrival time                         | -1.6840        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.5090        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[20]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_96/B1                 OAI21_X1      Fall  1.5110 0.0000 0.0190                      1.45983                                                   | 
|    mult/i_12/i_96/ZN                 OAI21_X1      Rise  1.5460 0.0350 0.0220             0.819387 1.70023  2.51962           1       100                    | 
|    mult/i_12/i_95/A                  INV_X1        Rise  1.5460 0.0000 0.0220                      1.70023                                                   | 
|    mult/i_12/i_95/ZN                 INV_X1        Fall  1.5660 0.0200 0.0110             1.79506  5.48089  7.27595           3       100                    | 
|    mult/i_12/i_56/A                  XOR2_X1       Fall  1.5660 0.0000 0.0110                      2.18123                                                   | 
|    mult/i_12/i_56/Z                  XOR2_X1       Fall  1.6160 0.0500 0.0110             0.36144  0.97463  1.33607           1       100                    | 
|    mult/i_12/p_1[20]                               Fall  1.6160 0.0000                                                                                       | 
|    mult/i_0_24/A2                    AND2_X1       Fall  1.6160 0.0000 0.0110                      0.894119                                                  | 
|    mult/i_0_24/ZN                    AND2_X1       Fall  1.6470 0.0310 0.0070             0.305274 1.14029  1.44556           1       100                    | 
|    mult/tempResult_reg[20]/D         DFF_X1        Fall  1.6470 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_42/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_42/Z           CLKBUF_X3     Rise  0.2030 0.0700 0.0440 24.4143  27.4061  51.8204           32      100      F    K        | 
|    mult/tempResult_reg[20]/CK        DFF_X1        Rise  0.2060 0.0030 0.0440          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2060 2.2060 | 
| library setup check                       | -0.0250 2.1810 | 
| data required time                        |  2.1810        | 
|                                           |                | 
| data required time                        |  2.1810        | 
| data arrival time                         | -1.6470        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.5380        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[17]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_53/B1                 AOI21_X1      Fall  1.5110 0.0000 0.0190                      1.44682                                                   | 
|    mult/i_12/i_53/ZN                 AOI21_X1      Rise  1.5570 0.0460 0.0360             0.971012 3.80404  4.77505           2       100                    | 
|    mult/i_12/i_45/A                  XOR2_X1       Rise  1.5570 0.0000 0.0360                      2.23214                                                   | 
|    mult/i_12/i_45/Z                  XOR2_X1       Rise  1.6060 0.0490 0.0190             0.166628 0.97463  1.14126           1       100                    | 
|    mult/i_12/p_1[17]                               Rise  1.6060 0.0000                                                                                       | 
|    mult/i_0_21/A2                    AND2_X1       Rise  1.6060 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_21/ZN                    AND2_X1       Rise  1.6400 0.0340 0.0100             0.36576  1.14029  1.50605           1       100                    | 
|    mult/tempResult_reg[17]/D         DFF_X1        Rise  1.6400 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[17]/CK        DFF_X1        Rise  0.2150 0.0080 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2150 2.2150 | 
| library setup check                       | -0.0270 2.1880 | 
| data required time                        |  2.1880        | 
|                                           |                | 
| data required time                        |  2.1880        | 
| data arrival time                         | -1.6400        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.5520        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[15]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_41/B1                 AOI21_X1      Fall  1.3980 0.0000 0.0160                      1.44682                                                   | 
|    mult/i_12/i_41/ZN                 AOI21_X1      Rise  1.4420 0.0440 0.0350             0.682969 3.93237  4.61534           2       100                    | 
|    mult/i_12/i_40/A                  INV_X1        Rise  1.4420 0.0000 0.0350                      1.70023                                                   | 
|    mult/i_12/i_40/ZN                 INV_X1        Fall  1.4520 0.0100 0.0090             0.137539 1.67685  1.81439           1       100                    | 
|    mult/i_12/i_39/B2                 AOI21_X1      Fall  1.4520 0.0000 0.0090                      1.40993                                                   | 
|    mult/i_12/i_39/ZN                 AOI21_X1      Rise  1.4980 0.0460 0.0350             0.804757 3.84775  4.65251           2       100                    | 
|    mult/i_12/i_37/B2                 OAI22_X1      Rise  1.4980 0.0000 0.0350                      1.61561                                                   | 
|    mult/i_12/i_37/ZN                 OAI22_X1      Fall  1.5290 0.0310 0.0200             0.442717 2.57361  3.01632           1       100                    | 
|    mult/i_12/i_36/B                  XNOR2_X1      Fall  1.5290 0.0000 0.0200                      2.36817                                                   | 
|    mult/i_12/i_36/ZN                 XNOR2_X1      Fall  1.5720 0.0430 0.0140             0.439664 0.97463  1.41429           1       100                    | 
|    mult/i_12/p_1[15]                               Fall  1.5720 0.0000                                                                                       | 
|    mult/i_0_19/A2                    AND2_X1       Fall  1.5720 0.0000 0.0140                      0.894119                                                  | 
|    mult/i_0_19/ZN                    AND2_X1       Fall  1.6050 0.0330 0.0070             0.332177 1.14029  1.47247           1       100                    | 
|    mult/tempResult_reg[15]/D         DFF_X1        Fall  1.6050 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[15]/CK        DFF_X1        Rise  0.2140 0.0070 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2140 2.2140 | 
| library setup check                       | -0.0240 2.1900 | 
| data required time                        |  2.1900        | 
|                                           |                | 
| data required time                        |  2.1900        | 
| data arrival time                         | -1.6050        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.5890        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[16]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_391/A3                NOR3_X1       Fall  1.3980 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_391/ZN                NOR3_X1       Rise  1.4890 0.0910 0.0620             0.629265 6.02656  6.65583           1       100                    | 
|    mult/i_12/i_383/A4                NOR4_X4       Rise  1.4890 0.0000 0.0620                      6.02656                                                   | 
|    mult/i_12/i_383/ZN                NOR4_X4       Fall  1.5110 0.0220 0.0190             1.64767  7.1575   8.80517           4       100                    | 
|    mult/i_12/i_44/A                  XOR2_X1       Fall  1.5110 0.0000 0.0190                      2.18123                                                   | 
|    mult/i_12/i_44/Z                  XOR2_X1       Fall  1.5640 0.0530 0.0150             0.286867 0.97463  1.2615            1       100                    | 
|    mult/i_12/p_1[16]                               Fall  1.5640 0.0000                                                                                       | 
|    mult/i_0_20/A2                    AND2_X1       Fall  1.5640 0.0000 0.0150                      0.894119                                                  | 
|    mult/i_0_20/ZN                    AND2_X1       Fall  1.5980 0.0340 0.0070             0.609703 1.14029  1.74999           1       100                    | 
|    mult/tempResult_reg[16]/D         DFF_X1        Fall  1.5980 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[16]/CK        DFF_X1        Rise  0.2150 0.0080 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2150 2.2150 | 
| library setup check                       | -0.0240 2.1910 | 
| data required time                        |  2.1910        | 
|                                           |                | 
| data required time                        |  2.1910        | 
| data arrival time                         | -1.5980        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.5970        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[14]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_41/B1                 AOI21_X1      Fall  1.3980 0.0000 0.0160                      1.44682                                                   | 
|    mult/i_12/i_41/ZN                 AOI21_X1      Rise  1.4420 0.0440 0.0350             0.682969 3.93237  4.61534           2       100                    | 
|    mult/i_12/i_40/A                  INV_X1        Rise  1.4420 0.0000 0.0350                      1.70023                                                   | 
|    mult/i_12/i_40/ZN                 INV_X1        Fall  1.4520 0.0100 0.0090             0.137539 1.67685  1.81439           1       100                    | 
|    mult/i_12/i_39/B2                 AOI21_X1      Fall  1.4520 0.0000 0.0090                      1.40993                                                   | 
|    mult/i_12/i_39/ZN                 AOI21_X1      Rise  1.4980 0.0460 0.0350             0.804757 3.84775  4.65251           2       100                    | 
|    mult/i_12/i_34/A                  XOR2_X1       Rise  1.4980 0.0000 0.0350                      2.23214                                                   | 
|    mult/i_12/i_34/Z                  XOR2_X1       Rise  1.5470 0.0490 0.0190             0.194116 0.97463  1.16875           1       100                    | 
|    mult/i_12/p_1[14]                               Rise  1.5470 0.0000                                                                                       | 
|    mult/i_0_18/A2                    AND2_X1       Rise  1.5470 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_18/ZN                    AND2_X1       Rise  1.5810 0.0340 0.0100             0.519398 1.14029  1.65969           1       100                    | 
|    mult/tempResult_reg[14]/D         DFF_X1        Rise  1.5810 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[14]/CK        DFF_X1        Rise  0.2140 0.0070 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2140 2.2140 | 
| library setup check                       | -0.0270 2.1870 | 
| data required time                        |  2.1870        | 
|                                           |                | 
| data required time                        |  2.1870        | 
| data arrival time                         | -1.5810        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.6100        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_1_Negative_reg[63]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_1_Negative_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_45/A1                 NOR4_X1   Fall  1.0480 0.0000 0.0170          1.34349                                                   | 
|    mult/i_2/i_45/ZN                 NOR4_X1   Rise  1.1370 0.0890 0.0790 1.32569  4.17264  5.49833           2       100                    | 
|    mult/i_2/i_44/A1                 NAND2_X1  Rise  1.1370 0.0000 0.0790          1.59903                                                   | 
|    mult/i_2/i_44/ZN                 NAND2_X1  Fall  1.1670 0.0300 0.0240 0.559303 3.35827  3.91757           2       100                    | 
|    mult/i_2/i_43/A1                 OR2_X1    Fall  1.1670 0.0000 0.0240          0.792385                                                  | 
|    mult/i_2/i_43/ZN                 OR2_X1    Fall  1.2290 0.0620 0.0140 0.841915 5.88949  6.73141           3       100                    | 
|    mult/i_2/i_41/A1                 NOR3_X1   Fall  1.2290 0.0000 0.0140          1.4005                                                    | 
|    mult/i_2/i_41/ZN                 NOR3_X1   Rise  1.2920 0.0630 0.0520 1.09088  4.17264  5.26352           2       100                    | 
|    mult/i_2/i_40/A1                 NAND2_X1  Rise  1.2920 0.0000 0.0520          1.59903                                                   | 
|    mult/i_2/i_40/ZN                 NAND2_X1  Fall  1.3250 0.0330 0.0220 0.641826 5.03256  5.67438           3       100                    | 
|    mult/i_2/i_39/A1                 OR3_X1    Fall  1.3250 0.0000 0.0220          0.775543                                                  | 
|    mult/i_2/i_39/ZN                 OR3_X1    Fall  1.4160 0.0910 0.0230 2.3942   8.54444  10.9386           5       100                    | 
|    mult/i_2/i_36/A1                 NOR4_X1   Fall  1.4170 0.0010 0.0230          1.34349                                                   | 
|    mult/i_2/i_36/ZN                 NOR4_X1   Rise  1.4900 0.0730 0.0620 1.1694   2.57361  3.74301           1       100                    | 
|    mult/i_2/i_35/B                  XNOR2_X1  Rise  1.4900 0.0000 0.0620          2.57361                                                   | 
|    mult/i_2/i_35/ZN                 XNOR2_X1  Rise  1.5380 0.0480 0.0170 0.280201 1.14029  1.42049           1       100                    | 
|    mult/i_2/p_0[32]                           Rise  1.5380 0.0000                                                             A             | 
|    mult/Input1_1_Negative_reg[63]/D DFF_X1    Rise  1.5380 0.0000 0.0170          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_1_Negative_reg[63]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_1_Negative_reg[63]/CK       DFF_X1        Rise  0.1800 0.0080 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1800 2.1800 | 
| library setup check                       | -0.0300 2.1500 | 
| data required time                        |  2.1500        | 
|                                           |                | 
| data required time                        |  2.1500        | 
| data arrival time                         | -1.5380        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.6140        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_2_Negative_reg[31]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_2_Negative_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_45/A1                 NOR4_X1   Fall  1.0480 0.0000 0.0170          1.34349                                                   | 
|    mult/i_2/i_45/ZN                 NOR4_X1   Rise  1.1370 0.0890 0.0790 1.32569  4.17264  5.49833           2       100                    | 
|    mult/i_2/i_44/A1                 NAND2_X1  Rise  1.1370 0.0000 0.0790          1.59903                                                   | 
|    mult/i_2/i_44/ZN                 NAND2_X1  Fall  1.1670 0.0300 0.0240 0.559303 3.35827  3.91757           2       100                    | 
|    mult/i_2/i_43/A1                 OR2_X1    Fall  1.1670 0.0000 0.0240          0.792385                                                  | 
|    mult/i_2/i_43/ZN                 OR2_X1    Fall  1.2290 0.0620 0.0140 0.841915 5.88949  6.73141           3       100                    | 
|    mult/i_2/i_41/A1                 NOR3_X1   Fall  1.2290 0.0000 0.0140          1.4005                                                    | 
|    mult/i_2/i_41/ZN                 NOR3_X1   Rise  1.2920 0.0630 0.0520 1.09088  4.17264  5.26352           2       100                    | 
|    mult/i_2/i_40/A1                 NAND2_X1  Rise  1.2920 0.0000 0.0520          1.59903                                                   | 
|    mult/i_2/i_40/ZN                 NAND2_X1  Fall  1.3250 0.0330 0.0220 0.641826 5.03256  5.67438           3       100                    | 
|    mult/i_2/i_39/A1                 OR3_X1    Fall  1.3250 0.0000 0.0220          0.775543                                                  | 
|    mult/i_2/i_39/ZN                 OR3_X1    Fall  1.4160 0.0910 0.0230 2.3942   8.54444  10.9386           5       100                    | 
|    mult/i_2/i_37/A1                 NOR3_X1   Fall  1.4170 0.0010 0.0230          1.4005                                                    | 
|    mult/i_2/i_37/ZN                 NOR3_X1   Rise  1.4660 0.0490 0.0360 0.411373 2.57361  2.98498           1       100                    | 
|    mult/i_2/i_34/B                  XNOR2_X1  Rise  1.4660 0.0000 0.0360          2.57361                                                   | 
|    mult/i_2/i_34/ZN                 XNOR2_X1  Rise  1.5100 0.0440 0.0180 0.325706 1.14029  1.466             1       100                    | 
|    mult/i_2/p_0[31]                           Rise  1.5100 0.0000                                                             A             | 
|    mult/Input1_2_Negative_reg[31]/D DFF_X1    Rise  1.5100 0.0000 0.0180          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_2_Negative_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_2_Negative_reg[31]/CK       DFF_X1        Rise  0.1800 0.0080 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1800 2.1800 | 
| library setup check                       | -0.0300 2.1500 | 
| data required time                        |  2.1500        | 
|                                           |                | 
| data required time                        |  2.1500        | 
| data arrival time                         | -1.5100        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.6420        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_1_Negative_reg[29]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_1_Negative_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_45/A1                 NOR4_X1   Fall  1.0480 0.0000 0.0170          1.34349                                                   | 
|    mult/i_2/i_45/ZN                 NOR4_X1   Rise  1.1370 0.0890 0.0790 1.32569  4.17264  5.49833           2       100                    | 
|    mult/i_2/i_44/A1                 NAND2_X1  Rise  1.1370 0.0000 0.0790          1.59903                                                   | 
|    mult/i_2/i_44/ZN                 NAND2_X1  Fall  1.1670 0.0300 0.0240 0.559303 3.35827  3.91757           2       100                    | 
|    mult/i_2/i_43/A1                 OR2_X1    Fall  1.1670 0.0000 0.0240          0.792385                                                  | 
|    mult/i_2/i_43/ZN                 OR2_X1    Fall  1.2290 0.0620 0.0140 0.841915 5.88949  6.73141           3       100                    | 
|    mult/i_2/i_41/A1                 NOR3_X1   Fall  1.2290 0.0000 0.0140          1.4005                                                    | 
|    mult/i_2/i_41/ZN                 NOR3_X1   Rise  1.2920 0.0630 0.0520 1.09088  4.17264  5.26352           2       100                    | 
|    mult/i_2/i_40/A1                 NAND2_X1  Rise  1.2920 0.0000 0.0520          1.59903                                                   | 
|    mult/i_2/i_40/ZN                 NAND2_X1  Fall  1.3250 0.0330 0.0220 0.641826 5.03256  5.67438           3       100                    | 
|    mult/i_2/i_39/A1                 OR3_X1    Fall  1.3250 0.0000 0.0220          0.775543                                                  | 
|    mult/i_2/i_39/ZN                 OR3_X1    Fall  1.4160 0.0910 0.0230 2.3942   8.54444  10.9386           5       100                    | 
|    mult/i_2/i_38/A1                 NOR2_X1   Fall  1.4160 0.0000 0.0230          1.41309                                                   | 
|    mult/i_2/i_38/ZN                 NOR2_X1   Rise  1.4510 0.0350 0.0220 0.251724 2.57361  2.82533           1       100                    | 
|    mult/i_2/i_33/B                  XNOR2_X1  Rise  1.4510 0.0000 0.0220          2.57361                                                   | 
|    mult/i_2/i_33/ZN                 XNOR2_X1  Rise  1.4930 0.0420 0.0190 0.602868 1.14029  1.74316           1       100                    | 
|    mult/i_2/p_0[30]                           Rise  1.4930 0.0000                                                             A             | 
|    mult/Input1_1_Negative_reg[29]/D DFF_X1    Rise  1.4930 0.0000 0.0190          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_1_Negative_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_1_Negative_reg[29]/CK       DFF_X1        Rise  0.1830 0.0110 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1830 2.1830 | 
| library setup check                       | -0.0300 2.1530 | 
| data required time                        |  2.1530        | 
|                                           |                | 
| data required time                        |  2.1530        | 
| data arrival time                         | -1.4930        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.6620        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[13]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_41/B1                 AOI21_X1      Fall  1.3980 0.0000 0.0160                      1.44682                                                   | 
|    mult/i_12/i_41/ZN                 AOI21_X1      Rise  1.4420 0.0440 0.0350             0.682969 3.93237  4.61534           2       100                    | 
|    mult/i_12/i_33/A                  XOR2_X1       Rise  1.4420 0.0000 0.0350                      2.23214                                                   | 
|    mult/i_12/i_33/Z                  XOR2_X1       Rise  1.4910 0.0490 0.0190             0.136928 0.97463  1.11156           1       100                    | 
|    mult/i_12/p_1[13]                               Rise  1.4910 0.0000                                                                                       | 
|    mult/i_0_17/A2                    AND2_X1       Rise  1.4910 0.0000 0.0190                      0.97463                                                   | 
|    mult/i_0_17/ZN                    AND2_X1       Rise  1.5240 0.0330 0.0100             0.289466 1.14029  1.42976           1       100                    | 
|    mult/tempResult_reg[13]/D         DFF_X1        Rise  1.5240 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[13]/CK        DFF_X1        Rise  0.2100 0.0030 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2100 2.2100 | 
| library setup check                       | -0.0270 2.1830 | 
| data required time                        |  2.1830        | 
|                                           |                | 
| data required time                        |  2.1830        | 
| data arrival time                         | -1.5240        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.6630        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[11]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_29/B1                 AOI21_X1      Fall  1.3050 0.0000 0.0160                      1.44682                                                   | 
|    mult/i_12/i_29/ZN                 AOI21_X1      Rise  1.3500 0.0450 0.0360             0.86631  3.93237  4.79868           2       100                    | 
|    mult/i_12/i_28/A                  INV_X1        Rise  1.3500 0.0000 0.0360                      1.70023                                                   | 
|    mult/i_12/i_28/ZN                 INV_X1        Fall  1.3600 0.0100 0.0100             0.140257 1.67685  1.81711           1       100                    | 
|    mult/i_12/i_27/B2                 AOI21_X1      Fall  1.3600 0.0000 0.0100                      1.40993                                                   | 
|    mult/i_12/i_27/ZN                 AOI21_X1      Rise  1.4060 0.0460 0.0350             0.732293 3.84775  4.58005           2       100                    | 
|    mult/i_12/i_25/B2                 OAI22_X1      Rise  1.4060 0.0000 0.0350                      1.61561                                                   | 
|    mult/i_12/i_25/ZN                 OAI22_X1      Fall  1.4370 0.0310 0.0200             0.27912  2.57361  2.85273           1       100                    | 
|    mult/i_12/i_24/B                  XNOR2_X1      Fall  1.4370 0.0000 0.0200                      2.36817                                                   | 
|    mult/i_12/i_24/ZN                 XNOR2_X1      Fall  1.4800 0.0430 0.0130             0.258638 0.97463  1.23327           1       100                    | 
|    mult/i_12/p_1[11]                               Fall  1.4800 0.0000                                                                                       | 
|    mult/i_0_15/A2                    AND2_X1       Fall  1.4800 0.0000 0.0130                      0.894119                                                  | 
|    mult/i_0_15/ZN                    AND2_X1       Fall  1.5120 0.0320 0.0060             0.2422   1.14029  1.38249           1       100                    | 
|    mult/tempResult_reg[11]/D         DFF_X1        Fall  1.5120 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[11]/CK        DFF_X1        Rise  0.2110 0.0040 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2110 2.2110 | 
| library setup check                       | -0.0240 2.1870 | 
| data required time                        |  2.1870        | 
|                                           |                | 
| data required time                        |  2.1870        | 
| data arrival time                         | -1.5120        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.6790        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_2_Negative_reg[29]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_2_Negative_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_45/A1                 NOR4_X1   Fall  1.0480 0.0000 0.0170          1.34349                                                   | 
|    mult/i_2/i_45/ZN                 NOR4_X1   Rise  1.1370 0.0890 0.0790 1.32569  4.17264  5.49833           2       100                    | 
|    mult/i_2/i_44/A1                 NAND2_X1  Rise  1.1370 0.0000 0.0790          1.59903                                                   | 
|    mult/i_2/i_44/ZN                 NAND2_X1  Fall  1.1670 0.0300 0.0240 0.559303 3.35827  3.91757           2       100                    | 
|    mult/i_2/i_43/A1                 OR2_X1    Fall  1.1670 0.0000 0.0240          0.792385                                                  | 
|    mult/i_2/i_43/ZN                 OR2_X1    Fall  1.2290 0.0620 0.0140 0.841915 5.88949  6.73141           3       100                    | 
|    mult/i_2/i_41/A1                 NOR3_X1   Fall  1.2290 0.0000 0.0140          1.4005                                                    | 
|    mult/i_2/i_41/ZN                 NOR3_X1   Rise  1.2920 0.0630 0.0520 1.09088  4.17264  5.26352           2       100                    | 
|    mult/i_2/i_40/A1                 NAND2_X1  Rise  1.2920 0.0000 0.0520          1.59903                                                   | 
|    mult/i_2/i_40/ZN                 NAND2_X1  Fall  1.3250 0.0330 0.0220 0.641826 5.03256  5.67438           3       100                    | 
|    mult/i_2/i_39/A1                 OR3_X1    Fall  1.3250 0.0000 0.0220          0.775543                                                  | 
|    mult/i_2/i_39/ZN                 OR3_X1    Fall  1.4160 0.0910 0.0230 2.3942   8.54444  10.9386           5       100                    | 
|    mult/i_2/i_32/B                  XOR2_X1   Fall  1.4160 0.0000 0.0230          2.41145                                                   | 
|    mult/i_2/i_32/Z                  XOR2_X1   Fall  1.4760 0.0600 0.0110 0.252712 1.14029  1.393             1       100                    | 
|    mult/i_2/p_0[29]                           Fall  1.4760 0.0000                                                             A             | 
|    mult/Input1_2_Negative_reg[29]/D DFF_X1    Fall  1.4760 0.0000 0.0110          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_2_Negative_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_2_Negative_reg[29]/CK       DFF_X1        Rise  0.1830 0.0110 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1830 2.1830 | 
| library setup check                       | -0.0260 2.1570 | 
| data required time                        |  2.1570        | 
|                                           |                | 
| data required time                        |  2.1570        | 
| data arrival time                         | -1.4760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.6830        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[10]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_29/B1                 AOI21_X1      Fall  1.3050 0.0000 0.0160                      1.44682                                                   | 
|    mult/i_12/i_29/ZN                 AOI21_X1      Rise  1.3500 0.0450 0.0360             0.86631  3.93237  4.79868           2       100                    | 
|    mult/i_12/i_28/A                  INV_X1        Rise  1.3500 0.0000 0.0360                      1.70023                                                   | 
|    mult/i_12/i_28/ZN                 INV_X1        Fall  1.3600 0.0100 0.0100             0.140257 1.67685  1.81711           1       100                    | 
|    mult/i_12/i_27/B2                 AOI21_X1      Fall  1.3600 0.0000 0.0100                      1.40993                                                   | 
|    mult/i_12/i_27/ZN                 AOI21_X1      Rise  1.4060 0.0460 0.0350             0.732293 3.84775  4.58005           2       100                    | 
|    mult/i_12/i_22/A                  XOR2_X1       Rise  1.4060 0.0000 0.0350                      2.23214                                                   | 
|    mult/i_12/i_22/Z                  XOR2_X1       Rise  1.4570 0.0510 0.0200             0.500943 0.97463  1.47557           1       100                    | 
|    mult/i_12/p_1[10]                               Rise  1.4570 0.0000                                                                                       | 
|    mult/i_0_14/A2                    AND2_X1       Rise  1.4570 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_14/ZN                    AND2_X1       Rise  1.4910 0.0340 0.0100             0.351334 1.14029  1.49162           1       100                    | 
|    mult/tempResult_reg[10]/D         DFF_X1        Rise  1.4910 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[10]/CK        DFF_X1        Rise  0.2100 0.0030 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2100 2.2100 | 
| library setup check                       | -0.0270 2.1830 | 
| data required time                        |  2.1830        | 
|                                           |                | 
| data required time                        |  2.1830        | 
| data arrival time                         | -1.4910        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.6960        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[12]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_405/A3                NOR3_X1       Fall  1.3050 0.0000 0.0160                      1.55272                                                   | 
|    mult/i_12/i_405/ZN                NOR3_X1       Rise  1.3750 0.0700 0.0430             0.447123 3.61496  4.06208           1       100                    | 
|    mult/i_12/i_397/A4                NOR4_X2       Rise  1.3750 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_397/ZN                NOR4_X2       Fall  1.3980 0.0230 0.0160             1.19184  5.49545  6.68728           3       100                    | 
|    mult/i_12/i_32/A                  XOR2_X1       Fall  1.3980 0.0000 0.0160                      2.18123                                                   | 
|    mult/i_12/i_32/Z                  XOR2_X1       Fall  1.4500 0.0520 0.0170             0.383177 0.97463  1.35781           1       100                    | 
|    mult/i_12/p_1[12]                               Fall  1.4500 0.0000                                                                                       | 
|    mult/i_0_16/A2                    AND2_X1       Fall  1.4500 0.0000 0.0170                      0.894119                                                  | 
|    mult/i_0_16/ZN                    AND2_X1       Fall  1.4850 0.0350 0.0070             0.48692  1.14029  1.62721           1       100                    | 
|    mult/tempResult_reg[12]/D         DFF_X1        Fall  1.4850 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[12]/CK        DFF_X1        Rise  0.2090 0.0020 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2090 2.2090 | 
| library setup check                       | -0.0240 2.1850 | 
| data required time                        |  2.1850        | 
|                                           |                | 
| data required time                        |  2.1850        | 
| data arrival time                         | -1.4850        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.7040        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_1_Negative_reg[27]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_1_Negative_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_45/A1                 NOR4_X1   Fall  1.0480 0.0000 0.0170          1.34349                                                   | 
|    mult/i_2/i_45/ZN                 NOR4_X1   Rise  1.1370 0.0890 0.0790 1.32569  4.17264  5.49833           2       100                    | 
|    mult/i_2/i_44/A1                 NAND2_X1  Rise  1.1370 0.0000 0.0790          1.59903                                                   | 
|    mult/i_2/i_44/ZN                 NAND2_X1  Fall  1.1670 0.0300 0.0240 0.559303 3.35827  3.91757           2       100                    | 
|    mult/i_2/i_43/A1                 OR2_X1    Fall  1.1670 0.0000 0.0240          0.792385                                                  | 
|    mult/i_2/i_43/ZN                 OR2_X1    Fall  1.2290 0.0620 0.0140 0.841915 5.88949  6.73141           3       100                    | 
|    mult/i_2/i_41/A1                 NOR3_X1   Fall  1.2290 0.0000 0.0140          1.4005                                                    | 
|    mult/i_2/i_41/ZN                 NOR3_X1   Rise  1.2920 0.0630 0.0520 1.09088  4.17264  5.26352           2       100                    | 
|    mult/i_2/i_40/A1                 NAND2_X1  Rise  1.2920 0.0000 0.0520          1.59903                                                   | 
|    mult/i_2/i_40/ZN                 NAND2_X1  Fall  1.3250 0.0330 0.0220 0.641826 5.03256  5.67438           3       100                    | 
|    mult/i_2/i_39/A1                 OR3_X1    Fall  1.3250 0.0000 0.0220          0.775543                                                  | 
|    mult/i_2/i_39/ZN                 OR3_X1    Fall  1.4160 0.0910 0.0230 2.3942   8.54444  10.9386           5       100                    | 
|    mult/i_2/i_30/A1                 AND2_X1   Fall  1.4160 0.0000 0.0230          0.874832                                                  | 
|    mult/i_2/i_30/ZN                 AND2_X1   Fall  1.4510 0.0350 0.0060 0.46116  1.14029  1.60145           1       100                    | 
|    mult/i_2/p_0[28]                           Fall  1.4510 0.0000                                                             A             | 
|    mult/Input1_1_Negative_reg[27]/D DFF_X1    Fall  1.4510 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_1_Negative_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_1_Negative_reg[27]/CK       DFF_X1        Rise  0.1830 0.0110 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1830 2.1830 | 
| library setup check                       | -0.0240 2.1590 | 
| data required time                        |  2.1590        | 
|                                           |                | 
| data required time                        |  2.1590        | 
| data arrival time                         | -1.4510        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.7100        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[9]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_29/B1                 AOI21_X1      Fall  1.3050 0.0000 0.0160                      1.44682                                                   | 
|    mult/i_12/i_29/ZN                 AOI21_X1      Rise  1.3500 0.0450 0.0360             0.86631  3.93237  4.79868           2       100                    | 
|    mult/i_12/i_21/A                  XOR2_X1       Rise  1.3500 0.0000 0.0360                      2.23214                                                   | 
|    mult/i_12/i_21/Z                  XOR2_X1       Rise  1.4000 0.0500 0.0200             0.307243 0.97463  1.28187           1       100                    | 
|    mult/i_12/p_1[9]                                Rise  1.4000 0.0000                                                                                       | 
|    mult/i_0_13/A2                    AND2_X1       Rise  1.4000 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_13/ZN                    AND2_X1       Rise  1.4330 0.0330 0.0100             0.263171 1.14029  1.40346           1       100                    | 
|    mult/tempResult_reg[9]/D          DFF_X1        Rise  1.4330 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[9]/CK         DFF_X1        Rise  0.2100 0.0030 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2100 2.2100 | 
| library setup check                       | -0.0270 2.1830 | 
| data required time                        |  2.1830        | 
|                                           |                | 
| data required time                        |  2.1830        | 
| data arrival time                         | -1.4330        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.7540        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_2_Negative_reg[27]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_2_Negative_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_45/A1                 NOR4_X1   Fall  1.0480 0.0000 0.0170          1.34349                                                   | 
|    mult/i_2/i_45/ZN                 NOR4_X1   Rise  1.1370 0.0890 0.0790 1.32569  4.17264  5.49833           2       100                    | 
|    mult/i_2/i_44/A1                 NAND2_X1  Rise  1.1370 0.0000 0.0790          1.59903                                                   | 
|    mult/i_2/i_44/ZN                 NAND2_X1  Fall  1.1670 0.0300 0.0240 0.559303 3.35827  3.91757           2       100                    | 
|    mult/i_2/i_43/A1                 OR2_X1    Fall  1.1670 0.0000 0.0240          0.792385                                                  | 
|    mult/i_2/i_43/ZN                 OR2_X1    Fall  1.2290 0.0620 0.0140 0.841915 5.88949  6.73141           3       100                    | 
|    mult/i_2/i_41/A1                 NOR3_X1   Fall  1.2290 0.0000 0.0140          1.4005                                                    | 
|    mult/i_2/i_41/ZN                 NOR3_X1   Rise  1.2920 0.0630 0.0520 1.09088  4.17264  5.26352           2       100                    | 
|    mult/i_2/i_40/A1                 NAND2_X1  Rise  1.2920 0.0000 0.0520          1.59903                                                   | 
|    mult/i_2/i_40/ZN                 NAND2_X1  Fall  1.3250 0.0330 0.0220 0.641826 5.03256  5.67438           3       100                    | 
|    mult/i_2/i_29/B                  XOR2_X1   Fall  1.3250 0.0000 0.0220          2.41145                                                   | 
|    mult/i_2/i_29/Z                  XOR2_X1   Fall  1.3850 0.0600 0.0110 0.288157 1.14029  1.42845           1       100                    | 
|    mult/i_2/p_0[27]                           Fall  1.3850 0.0000                                                             A             | 
|    mult/Input1_2_Negative_reg[27]/D DFF_X1    Fall  1.3850 0.0000 0.0110          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_2_Negative_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_2_Negative_reg[27]/CK       DFF_X1        Rise  0.1820 0.0100 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1820 2.1820 | 
| library setup check                       | -0.0260 2.1560 | 
| data required time                        |  2.1560        | 
|                                           |                | 
| data required time                        |  2.1560        | 
| data arrival time                         | -1.3850        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.7730        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[7]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_135/B1                   OAI22_X2      Rise  0.7720 0.0000 0.0190                      3.1607                                                    | 
|    mult/i_0_135/ZN                   OAI22_X2      Fall  0.8070 0.0350 0.0240             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Fall  0.8070 0.0000 0.0240                      5.59465                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Rise  0.9170 0.1100 0.0890             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_164/A1                   AOI22_X1      Rise  0.9180 0.0010 0.0890                      1.68751                                                   | 
|    mult/i_0_164/ZN                   AOI22_X1      Fall  0.9490 0.0310 0.0300             0.248929 3.45099  3.69992           1       100                    | 
|    mult/i_0_165/A2                   NAND2_X2      Fall  0.9490 0.0000 0.0300                      3.14281                                                   | 
|    mult/i_0_165/ZN                   NAND2_X2      Rise  0.9880 0.0390 0.0220             3.23942  9.51348  12.7529           3       100                    | 
|    mult/i_0_166/A                    INV_X4        Rise  0.9890 0.0010 0.0220                      6.25843                                                   | 
|    mult/i_0_166/ZN                   INV_X4        Fall  1.0010 0.0120 0.0080             4.33931  6.57943  10.9187           4       100                    | 
|    mult/i_0_168/A1                   OAI22_X1      Fall  1.0010 0.0000 0.0080                      1.45808                                                   | 
|    mult/i_0_168/ZN                   OAI22_X1      Rise  1.0610 0.0600 0.0610             1.76384  6.39406  8.15789           3       100                    | 
|    mult/i_12/p_0[2]                                Rise  1.0610 0.0000                                                                                       | 
|    mult/i_12/i_433/A1                NAND2_X1      Rise  1.0610 0.0000 0.0610                      1.59903                                                   | 
|    mult/i_12/i_433/ZN                NAND2_X1      Fall  1.0900 0.0290 0.0210             0.686651 3.37095  4.0576            2       100                    | 
|    mult/i_12/i_432/A                 INV_X1        Fall  1.0900 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_432/ZN                INV_X1        Rise  1.1130 0.0230 0.0130             0.469944 3.1607   3.63064           1       100                    | 
|    mult/i_12/i_427/B1                OAI22_X2      Rise  1.1130 0.0000 0.0130                      3.1607                                                    | 
|    mult/i_12/i_427/ZN                OAI22_X2      Fall  1.1340 0.0210 0.0190             0.392982 3.90286  4.29584           2       100                    | 
|    mult/i_12/i_426/A                 OAI21_X1      Fall  1.1340 0.0000 0.0190                      1.51857                                                   | 
|    mult/i_12/i_426/ZN                OAI21_X1      Rise  1.1600 0.0260 0.0190             0.214927 1.6642   1.87913           1       100                    | 
|    mult/i_12/i_425/A2                NAND2_X1      Rise  1.1600 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_12/i_425/ZN                NAND2_X1      Fall  1.1860 0.0260 0.0150             0.814618 5.49545  6.31006           3       100                    | 
|    mult/i_12/i_17/B1                 AOI21_X1      Fall  1.1860 0.0000 0.0150                      1.44682                                                   | 
|    mult/i_12/i_17/ZN                 AOI21_X1      Rise  1.2300 0.0440 0.0360             0.794914 3.93237  4.72729           2       100                    | 
|    mult/i_12/i_16/A                  INV_X1        Rise  1.2300 0.0000 0.0360                      1.70023                                                   | 
|    mult/i_12/i_16/ZN                 INV_X1        Fall  1.2400 0.0100 0.0100             0.190064 1.67685  1.86692           1       100                    | 
|    mult/i_12/i_15/B2                 AOI21_X1      Fall  1.2400 0.0000 0.0100                      1.40993                                                   | 
|    mult/i_12/i_15/ZN                 AOI21_X1      Rise  1.2900 0.0500 0.0390             1.49468  3.84775  5.34244           2       100                    | 
|    mult/i_12/i_13/B2                 OAI22_X1      Rise  1.2940 0.0040 0.0390    0.0040            1.61561                                                   | 
|    mult/i_12/i_13/ZN                 OAI22_X1      Fall  1.3270 0.0330 0.0190             0.618805 2.57361  3.19241           1       100                    | 
|    mult/i_12/i_12/B                  XNOR2_X1      Fall  1.3270 0.0000 0.0190                      2.36817                                                   | 
|    mult/i_12/i_12/ZN                 XNOR2_X1      Fall  1.3700 0.0430 0.0140             0.701711 0.97463  1.67634           1       100                    | 
|    mult/i_12/p_1[7]                                Fall  1.3700 0.0000                                                                                       | 
|    mult/i_0_11/A2                    AND2_X1       Fall  1.3700 0.0000 0.0140                      0.894119                                                  | 
|    mult/i_0_11/ZN                    AND2_X1       Fall  1.4030 0.0330 0.0060             0.20435  1.14029  1.34464           1       100                    | 
|    mult/tempResult_reg[7]/D          DFF_X1        Fall  1.4030 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[7]/CK         DFF_X1        Rise  0.2110 0.0040 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2110 2.2110 | 
| library setup check                       | -0.0240 2.1870 | 
| data required time                        |  2.1870        | 
|                                           |                | 
| data required time                        |  2.1870        | 
| data arrival time                         | -1.4030        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.7880        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[6]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_135/B1                   OAI22_X2      Rise  0.7720 0.0000 0.0190                      3.1607                                                    | 
|    mult/i_0_135/ZN                   OAI22_X2      Fall  0.8070 0.0350 0.0240             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Fall  0.8070 0.0000 0.0240                      5.59465                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Rise  0.9170 0.1100 0.0890             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_164/A1                   AOI22_X1      Rise  0.9180 0.0010 0.0890                      1.68751                                                   | 
|    mult/i_0_164/ZN                   AOI22_X1      Fall  0.9490 0.0310 0.0300             0.248929 3.45099  3.69992           1       100                    | 
|    mult/i_0_165/A2                   NAND2_X2      Fall  0.9490 0.0000 0.0300                      3.14281                                                   | 
|    mult/i_0_165/ZN                   NAND2_X2      Rise  0.9880 0.0390 0.0220             3.23942  9.51348  12.7529           3       100                    | 
|    mult/i_0_166/A                    INV_X4        Rise  0.9890 0.0010 0.0220                      6.25843                                                   | 
|    mult/i_0_166/ZN                   INV_X4        Fall  1.0010 0.0120 0.0080             4.33931  6.57943  10.9187           4       100                    | 
|    mult/i_0_168/A1                   OAI22_X1      Fall  1.0010 0.0000 0.0080                      1.45808                                                   | 
|    mult/i_0_168/ZN                   OAI22_X1      Rise  1.0610 0.0600 0.0610             1.76384  6.39406  8.15789           3       100                    | 
|    mult/i_12/p_0[2]                                Rise  1.0610 0.0000                                                                                       | 
|    mult/i_12/i_433/A1                NAND2_X1      Rise  1.0610 0.0000 0.0610                      1.59903                                                   | 
|    mult/i_12/i_433/ZN                NAND2_X1      Fall  1.0900 0.0290 0.0210             0.686651 3.37095  4.0576            2       100                    | 
|    mult/i_12/i_432/A                 INV_X1        Fall  1.0900 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_432/ZN                INV_X1        Rise  1.1130 0.0230 0.0130             0.469944 3.1607   3.63064           1       100                    | 
|    mult/i_12/i_427/B1                OAI22_X2      Rise  1.1130 0.0000 0.0130                      3.1607                                                    | 
|    mult/i_12/i_427/ZN                OAI22_X2      Fall  1.1340 0.0210 0.0190             0.392982 3.90286  4.29584           2       100                    | 
|    mult/i_12/i_426/A                 OAI21_X1      Fall  1.1340 0.0000 0.0190                      1.51857                                                   | 
|    mult/i_12/i_426/ZN                OAI21_X1      Rise  1.1600 0.0260 0.0190             0.214927 1.6642   1.87913           1       100                    | 
|    mult/i_12/i_425/A2                NAND2_X1      Rise  1.1600 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_12/i_425/ZN                NAND2_X1      Fall  1.1860 0.0260 0.0150             0.814618 5.49545  6.31006           3       100                    | 
|    mult/i_12/i_17/B1                 AOI21_X1      Fall  1.1860 0.0000 0.0150                      1.44682                                                   | 
|    mult/i_12/i_17/ZN                 AOI21_X1      Rise  1.2300 0.0440 0.0360             0.794914 3.93237  4.72729           2       100                    | 
|    mult/i_12/i_16/A                  INV_X1        Rise  1.2300 0.0000 0.0360                      1.70023                                                   | 
|    mult/i_12/i_16/ZN                 INV_X1        Fall  1.2400 0.0100 0.0100             0.190064 1.67685  1.86692           1       100                    | 
|    mult/i_12/i_15/B2                 AOI21_X1      Fall  1.2400 0.0000 0.0100                      1.40993                                                   | 
|    mult/i_12/i_15/ZN                 AOI21_X1      Rise  1.2900 0.0500 0.0390             1.49468  3.84775  5.34244           2       100                    | 
|    mult/i_12/i_10/A                  XOR2_X1       Rise  1.2940 0.0040 0.0390    0.0040            2.23214                                                   | 
|    mult/i_12/i_10/Z                  XOR2_X1       Rise  1.3480 0.0540 0.0230             0.964684 0.97463  1.93931           1       100                    | 
|    mult/i_12/p_1[6]                                Rise  1.3480 0.0000                                                                                       | 
|    mult/i_0_10/A2                    AND2_X1       Rise  1.3480 0.0000 0.0230                      0.97463                                                   | 
|    mult/i_0_10/ZN                    AND2_X1       Rise  1.3830 0.0350 0.0100             0.418764 1.14029  1.55905           1       100                    | 
|    mult/tempResult_reg[6]/D          DFF_X1        Rise  1.3830 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[6]/CK         DFF_X1        Rise  0.2100 0.0030 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2100 2.2100 | 
| library setup check                       | -0.0270 2.1830 | 
| data required time                        |  2.1830        | 
|                                           |                | 
| data required time                        |  2.1830        | 
| data arrival time                         | -1.3830        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.8040        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[8]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_154/A1                   NAND3_X1      Rise  0.7720 0.0000 0.0190                      1.59029                                                   | 
|    mult/i_0_154/ZN                   NAND3_X1      Fall  0.8070 0.0350 0.0260             1.49317  4.89789  6.39107           2       100                    | 
|    mult/i_0_163/A                    INV_X2        Fall  0.8070 0.0000 0.0260                      2.94332                                                   | 
|    mult/i_0_163/ZN                   INV_X2        Rise  0.9070 0.1000 0.0810             18.1771  50.1969  68.374            31      100                    | 
|    mult/i_0_191/B2                   AOI22_X1      Rise  0.9110 0.0040 0.0810                      1.62303                                                   | 
|    mult/i_0_191/ZN                   AOI22_X1      Fall  0.9460 0.0350 0.0280             0.680335 1.6642   2.34453           1       100                    | 
|    mult/i_0_192/A2                   NAND2_X1      Fall  0.9460 0.0000 0.0280                      1.50228                                                   | 
|    mult/i_0_192/ZN                   NAND2_X1      Rise  0.9790 0.0330 0.0180             0.998364 3.37127  4.36964           2       100                    | 
|    mult/i_0_193/A                    INV_X1        Rise  0.9790 0.0000 0.0180                      1.70023                                                   | 
|    mult/i_0_193/ZN                   INV_X1        Fall  0.9970 0.0180 0.0100             1.73223  4.95741  6.68964           3       100                    | 
|    mult/i_0_194/A1                   NOR2_X1       Fall  0.9970 0.0000 0.0100                      1.41309                                                   | 
|    mult/i_0_194/ZN                   NOR2_X1       Rise  1.0450 0.0480 0.0370             3.11031  3.27152  6.38183           2       100                    | 
|    mult/i_0_195/A1                   AOI22_X1      Rise  1.0470 0.0020 0.0370    0.0020            1.68751                                                   | 
|    mult/i_0_195/ZN                   AOI22_X1      Fall  1.0740 0.0270 0.0190             0.595465 3.33649  3.93196           2       100                    | 
|    mult/i_0_196/A1                   OAI22_X1      Fall  1.0740 0.0000 0.0190                      1.45808                                                   | 
|    mult/i_0_196/ZN                   OAI22_X1      Rise  1.1280 0.0540 0.0510             1.07362  4.98455  6.05817           3       100                    | 
|    mult/i_12/p_0[6]                                Rise  1.1280 0.0000                                                                                       | 
|    mult/i_12/i_422/A1                NOR2_X1       Rise  1.1280 0.0000 0.0510                      1.71447                                                   | 
|    mult/i_12/i_422/ZN                NOR2_X1       Fall  1.1430 0.0150 0.0140             0.464055 2.65456  3.11862           2       100                    | 
|    mult/i_12/i_421/A2                OR3_X1        Fall  1.1430 0.0000 0.0140                      0.849985                                                  | 
|    mult/i_12/i_421/ZN                OR3_X1        Fall  1.2280 0.0850 0.0160             0.833564 3.38992  4.22349           2       100                    | 
|    mult/i_12/i_419/A1                NOR3_X1       Fall  1.2280 0.0000 0.0160                      1.4005                                                    | 
|    mult/i_12/i_419/ZN                NOR3_X1       Rise  1.2820 0.0540 0.0430             0.335189 3.61496  3.95015           1       100                    | 
|    mult/i_12/i_411/A4                NOR4_X2       Rise  1.2820 0.0000 0.0430                      3.61496                                                   | 
|    mult/i_12/i_411/ZN                NOR4_X2       Fall  1.3050 0.0230 0.0160             1.132    5.49606  6.62806           3       100                    | 
|    mult/i_12/i_20/A                  XNOR2_X1      Fall  1.3050 0.0000 0.0160                      2.12585                                                   | 
|    mult/i_12/i_20/ZN                 XNOR2_X1      Fall  1.3440 0.0390 0.0160             0.107936 0.97463  1.08257           1       100                    | 
|    mult/i_12/p_1[8]                                Fall  1.3440 0.0000                                                                                       | 
|    mult/i_0_12/A2                    AND2_X1       Fall  1.3440 0.0000 0.0160                      0.894119                                                  | 
|    mult/i_0_12/ZN                    AND2_X1       Fall  1.3780 0.0340 0.0060             0.358783 1.14029  1.49907           1       100                    | 
|    mult/tempResult_reg[8]/D          DFF_X1        Fall  1.3780 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[8]/CK         DFF_X1        Rise  0.2110 0.0040 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2110 2.2110 | 
| library setup check                       | -0.0240 2.1870 | 
| data required time                        |  2.1870        | 
|                                           |                | 
| data required time                        |  2.1870        | 
| data arrival time                         | -1.3780        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.8130        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_1_Negative_reg[25]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_1_Negative_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_45/A1                 NOR4_X1   Fall  1.0480 0.0000 0.0170          1.34349                                                   | 
|    mult/i_2/i_45/ZN                 NOR4_X1   Rise  1.1370 0.0890 0.0790 1.32569  4.17264  5.49833           2       100                    | 
|    mult/i_2/i_44/A1                 NAND2_X1  Rise  1.1370 0.0000 0.0790          1.59903                                                   | 
|    mult/i_2/i_44/ZN                 NAND2_X1  Fall  1.1670 0.0300 0.0240 0.559303 3.35827  3.91757           2       100                    | 
|    mult/i_2/i_43/A1                 OR2_X1    Fall  1.1670 0.0000 0.0240          0.792385                                                  | 
|    mult/i_2/i_43/ZN                 OR2_X1    Fall  1.2290 0.0620 0.0140 0.841915 5.88949  6.73141           3       100                    | 
|    mult/i_2/i_41/A1                 NOR3_X1   Fall  1.2290 0.0000 0.0140          1.4005                                                    | 
|    mult/i_2/i_41/ZN                 NOR3_X1   Rise  1.2920 0.0630 0.0520 1.09088  4.17264  5.26352           2       100                    | 
|    mult/i_2/i_28/B                  XNOR2_X1  Rise  1.2920 0.0000 0.0520          2.57361                                                   | 
|    mult/i_2/i_28/ZN                 XNOR2_X1  Rise  1.3390 0.0470 0.0180 0.524877 1.14029  1.66517           1       100                    | 
|    mult/i_2/p_0[26]                           Rise  1.3390 0.0000                                                             A             | 
|    mult/Input1_1_Negative_reg[25]/D DFF_X1    Rise  1.3390 0.0000 0.0180          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_1_Negative_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_1_Negative_reg[25]/CK       DFF_X1        Rise  0.1820 0.0100 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1820 2.1820 | 
| library setup check                       | -0.0300 2.1520 | 
| data required time                        |  2.1520        | 
|                                           |                | 
| data required time                        |  2.1520        | 
| data arrival time                         | -1.3390        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.8150        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_2_Negative_reg[25]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_2_Negative_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_45/A1                 NOR4_X1   Fall  1.0480 0.0000 0.0170          1.34349                                                   | 
|    mult/i_2/i_45/ZN                 NOR4_X1   Rise  1.1370 0.0890 0.0790 1.32569  4.17264  5.49833           2       100                    | 
|    mult/i_2/i_44/A1                 NAND2_X1  Rise  1.1370 0.0000 0.0790          1.59903                                                   | 
|    mult/i_2/i_44/ZN                 NAND2_X1  Fall  1.1670 0.0300 0.0240 0.559303 3.35827  3.91757           2       100                    | 
|    mult/i_2/i_43/A1                 OR2_X1    Fall  1.1670 0.0000 0.0240          0.792385                                                  | 
|    mult/i_2/i_43/ZN                 OR2_X1    Fall  1.2290 0.0620 0.0140 0.841915 5.88949  6.73141           3       100                    | 
|    mult/i_2/i_42/A1                 NOR2_X1   Fall  1.2290 0.0000 0.0140          1.41309                                                   | 
|    mult/i_2/i_42/ZN                 NOR2_X1   Rise  1.2610 0.0320 0.0210 0.39998  2.57361  2.97359           1       100                    | 
|    mult/i_2/i_27/B                  XNOR2_X1  Rise  1.2610 0.0000 0.0210          2.57361                                                   | 
|    mult/i_2/i_27/ZN                 XNOR2_X1  Rise  1.3030 0.0420 0.0200 0.775558 1.14029  1.91585           1       100                    | 
|    mult/i_2/p_0[25]                           Rise  1.3030 0.0000                                                             A             | 
|    mult/Input1_2_Negative_reg[25]/D DFF_X1    Rise  1.3030 0.0000 0.0200          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_2_Negative_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_2_Negative_reg[25]/CK       DFF_X1        Rise  0.1810 0.0090 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1810 2.1810 | 
| library setup check                       | -0.0300 2.1510 | 
| data required time                        |  2.1510        | 
|                                           |                | 
| data required time                        |  2.1510        | 
| data arrival time                         | -1.3030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.8500        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_1_Negative_reg[23]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_1_Negative_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_45/A1                 NOR4_X1   Fall  1.0480 0.0000 0.0170          1.34349                                                   | 
|    mult/i_2/i_45/ZN                 NOR4_X1   Rise  1.1370 0.0890 0.0790 1.32569  4.17264  5.49833           2       100                    | 
|    mult/i_2/i_44/A1                 NAND2_X1  Rise  1.1370 0.0000 0.0790          1.59903                                                   | 
|    mult/i_2/i_44/ZN                 NAND2_X1  Fall  1.1670 0.0300 0.0240 0.559303 3.35827  3.91757           2       100                    | 
|    mult/i_2/i_43/A1                 OR2_X1    Fall  1.1670 0.0000 0.0240          0.792385                                                  | 
|    mult/i_2/i_43/ZN                 OR2_X1    Fall  1.2290 0.0620 0.0140 0.841915 5.88949  6.73141           3       100                    | 
|    mult/i_2/i_26/B                  XOR2_X1   Fall  1.2290 0.0000 0.0140          2.41145                                                   | 
|    mult/i_2/i_26/Z                  XOR2_X1   Fall  1.2870 0.0580 0.0120 0.954841 1.14029  2.09513           1       100                    | 
|    mult/i_2/p_0[24]                           Fall  1.2870 0.0000                                                             A             | 
|    mult/Input1_1_Negative_reg[23]/D DFF_X1    Fall  1.2870 0.0000 0.0120          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_1_Negative_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_1_Negative_reg[23]/CK       DFF_X1        Rise  0.1810 0.0090 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1810 2.1810 | 
| library setup check                       | -0.0260 2.1550 | 
| data required time                        |  2.1550        | 
|                                           |                | 
| data required time                        |  2.1550        | 
| data arrival time                         | -1.2870        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.8700        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[5]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_135/B1                   OAI22_X2      Rise  0.7720 0.0000 0.0190                      3.1607                                                    | 
|    mult/i_0_135/ZN                   OAI22_X2      Fall  0.8070 0.0350 0.0240             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Fall  0.8070 0.0000 0.0240                      5.59465                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Rise  0.9170 0.1100 0.0890             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_164/A1                   AOI22_X1      Rise  0.9180 0.0010 0.0890                      1.68751                                                   | 
|    mult/i_0_164/ZN                   AOI22_X1      Fall  0.9490 0.0310 0.0300             0.248929 3.45099  3.69992           1       100                    | 
|    mult/i_0_165/A2                   NAND2_X2      Fall  0.9490 0.0000 0.0300                      3.14281                                                   | 
|    mult/i_0_165/ZN                   NAND2_X2      Rise  0.9880 0.0390 0.0220             3.23942  9.51348  12.7529           3       100                    | 
|    mult/i_0_166/A                    INV_X4        Rise  0.9890 0.0010 0.0220                      6.25843                                                   | 
|    mult/i_0_166/ZN                   INV_X4        Fall  1.0010 0.0120 0.0080             4.33931  6.57943  10.9187           4       100                    | 
|    mult/i_0_168/A1                   OAI22_X1      Fall  1.0010 0.0000 0.0080                      1.45808                                                   | 
|    mult/i_0_168/ZN                   OAI22_X1      Rise  1.0610 0.0600 0.0610             1.76384  6.39406  8.15789           3       100                    | 
|    mult/i_12/p_0[2]                                Rise  1.0610 0.0000                                                                                       | 
|    mult/i_12/i_433/A1                NAND2_X1      Rise  1.0610 0.0000 0.0610                      1.59903                                                   | 
|    mult/i_12/i_433/ZN                NAND2_X1      Fall  1.0900 0.0290 0.0210             0.686651 3.37095  4.0576            2       100                    | 
|    mult/i_12/i_432/A                 INV_X1        Fall  1.0900 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_432/ZN                INV_X1        Rise  1.1130 0.0230 0.0130             0.469944 3.1607   3.63064           1       100                    | 
|    mult/i_12/i_427/B1                OAI22_X2      Rise  1.1130 0.0000 0.0130                      3.1607                                                    | 
|    mult/i_12/i_427/ZN                OAI22_X2      Fall  1.1340 0.0210 0.0190             0.392982 3.90286  4.29584           2       100                    | 
|    mult/i_12/i_426/A                 OAI21_X1      Fall  1.1340 0.0000 0.0190                      1.51857                                                   | 
|    mult/i_12/i_426/ZN                OAI21_X1      Rise  1.1600 0.0260 0.0190             0.214927 1.6642   1.87913           1       100                    | 
|    mult/i_12/i_425/A2                NAND2_X1      Rise  1.1600 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_12/i_425/ZN                NAND2_X1      Fall  1.1860 0.0260 0.0150             0.814618 5.49545  6.31006           3       100                    | 
|    mult/i_12/i_17/B1                 AOI21_X1      Fall  1.1860 0.0000 0.0150                      1.44682                                                   | 
|    mult/i_12/i_17/ZN                 AOI21_X1      Rise  1.2300 0.0440 0.0360             0.794914 3.93237  4.72729           2       100                    | 
|    mult/i_12/i_9/A                   XOR2_X1       Rise  1.2300 0.0000 0.0360                      2.23214                                                   | 
|    mult/i_12/i_9/Z                   XOR2_X1       Rise  1.2800 0.0500 0.0200             0.317629 0.97463  1.29226           1       100                    | 
|    mult/i_12/p_1[5]                                Rise  1.2800 0.0000                                                                                       | 
|    mult/i_0_9/A2                     AND2_X1       Rise  1.2800 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_9/ZN                     AND2_X1       Rise  1.3130 0.0330 0.0100             0.249453 1.14029  1.38974           1       100                    | 
|    mult/tempResult_reg[5]/D          DFF_X1        Rise  1.3130 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[5]/CK         DFF_X1        Rise  0.2110 0.0040 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2110 2.2110 | 
| library setup check                       | -0.0270 2.1840 | 
| data required time                        |  2.1840        | 
|                                           |                | 
| data required time                        |  2.1840        | 
| data arrival time                         | -1.3130        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.8750        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[4]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_135/B1                   OAI22_X2      Rise  0.7720 0.0000 0.0190                      3.1607                                                    | 
|    mult/i_0_135/ZN                   OAI22_X2      Fall  0.8070 0.0350 0.0240             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Fall  0.8070 0.0000 0.0240                      5.59465                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Rise  0.9170 0.1100 0.0890             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_164/A1                   AOI22_X1      Rise  0.9180 0.0010 0.0890                      1.68751                                                   | 
|    mult/i_0_164/ZN                   AOI22_X1      Fall  0.9490 0.0310 0.0300             0.248929 3.45099  3.69992           1       100                    | 
|    mult/i_0_165/A2                   NAND2_X2      Fall  0.9490 0.0000 0.0300                      3.14281                                                   | 
|    mult/i_0_165/ZN                   NAND2_X2      Rise  0.9880 0.0390 0.0220             3.23942  9.51348  12.7529           3       100                    | 
|    mult/i_0_166/A                    INV_X4        Rise  0.9890 0.0010 0.0220                      6.25843                                                   | 
|    mult/i_0_166/ZN                   INV_X4        Fall  1.0010 0.0120 0.0080             4.33931  6.57943  10.9187           4       100                    | 
|    mult/i_0_168/A1                   OAI22_X1      Fall  1.0010 0.0000 0.0080                      1.45808                                                   | 
|    mult/i_0_168/ZN                   OAI22_X1      Rise  1.0610 0.0600 0.0610             1.76384  6.39406  8.15789           3       100                    | 
|    mult/i_12/p_0[2]                                Rise  1.0610 0.0000                                                                                       | 
|    mult/i_12/i_433/A1                NAND2_X1      Rise  1.0610 0.0000 0.0610                      1.59903                                                   | 
|    mult/i_12/i_433/ZN                NAND2_X1      Fall  1.0900 0.0290 0.0210             0.686651 3.37095  4.0576            2       100                    | 
|    mult/i_12/i_432/A                 INV_X1        Fall  1.0900 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_432/ZN                INV_X1        Rise  1.1130 0.0230 0.0130             0.469944 3.1607   3.63064           1       100                    | 
|    mult/i_12/i_427/B1                OAI22_X2      Rise  1.1130 0.0000 0.0130                      3.1607                                                    | 
|    mult/i_12/i_427/ZN                OAI22_X2      Fall  1.1340 0.0210 0.0190             0.392982 3.90286  4.29584           2       100                    | 
|    mult/i_12/i_426/A                 OAI21_X1      Fall  1.1340 0.0000 0.0190                      1.51857                                                   | 
|    mult/i_12/i_426/ZN                OAI21_X1      Rise  1.1600 0.0260 0.0190             0.214927 1.6642   1.87913           1       100                    | 
|    mult/i_12/i_425/A2                NAND2_X1      Rise  1.1600 0.0000 0.0190                      1.6642                                                    | 
|    mult/i_12/i_425/ZN                NAND2_X1      Fall  1.1860 0.0260 0.0150             0.814618 5.49545  6.31006           3       100                    | 
|    mult/i_12/i_8/A                   XOR2_X1       Fall  1.1860 0.0000 0.0150                      2.18123                                                   | 
|    mult/i_12/i_8/Z                   XOR2_X1       Fall  1.2380 0.0520 0.0110             0.388462 0.97463  1.36309           1       100                    | 
|    mult/i_12/p_1[4]                                Fall  1.2380 0.0000                                                                                       | 
|    mult/i_0_8/A2                     AND2_X1       Fall  1.2380 0.0000 0.0110                      0.894119                                                  | 
|    mult/i_0_8/ZN                     AND2_X1       Fall  1.2700 0.0320 0.0070             0.772784 1.14029  1.91307           1       100                    | 
|    mult/tempResult_reg[4]/D          DFF_X1        Fall  1.2700 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[4]/CK         DFF_X1        Rise  0.2100 0.0030 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2100 2.2100 | 
| library setup check                       | -0.0240 2.1860 | 
| data required time                        |  2.1860        | 
|                                           |                | 
| data required time                        |  2.1860        | 
| data arrival time                         | -1.2700        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.9200        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_2_Negative_reg[23]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_2_Negative_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_45/A1                 NOR4_X1   Fall  1.0480 0.0000 0.0170          1.34349                                                   | 
|    mult/i_2/i_45/ZN                 NOR4_X1   Rise  1.1370 0.0890 0.0790 1.32569  4.17264  5.49833           2       100                    | 
|    mult/i_2/i_44/A1                 NAND2_X1  Rise  1.1370 0.0000 0.0790          1.59903                                                   | 
|    mult/i_2/i_44/ZN                 NAND2_X1  Fall  1.1670 0.0300 0.0240 0.559303 3.35827  3.91757           2       100                    | 
|    mult/i_2/i_25/B                  XOR2_X1   Fall  1.1670 0.0000 0.0240          2.41145                                                   | 
|    mult/i_2/i_25/Z                  XOR2_X1   Fall  1.2280 0.0610 0.0110 0.498284 1.14029  1.63857           1       100                    | 
|    mult/i_2/p_0[23]                           Fall  1.2280 0.0000                                                             A             | 
|    mult/Input1_2_Negative_reg[23]/D DFF_X1    Fall  1.2280 0.0000 0.0110          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_2_Negative_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_2_Negative_reg[23]/CK       DFF_X1        Rise  0.1820 0.0100 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1820 2.1820 | 
| library setup check                       | -0.0260 2.1560 | 
| data required time                        |  2.1560        | 
|                                           |                | 
| data required time                        |  2.1560        | 
| data arrival time                         | -1.2280        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9300        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_1_Negative_reg[21]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_1_Negative_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_45/A1                 NOR4_X1   Fall  1.0480 0.0000 0.0170          1.34349                                                   | 
|    mult/i_2/i_45/ZN                 NOR4_X1   Rise  1.1370 0.0890 0.0790 1.32569  4.17264  5.49833           2       100                    | 
|    mult/i_2/i_24/B                  XNOR2_X1  Rise  1.1370 0.0000 0.0790          2.57361                                                   | 
|    mult/i_2/i_24/ZN                 XNOR2_X1  Rise  1.1890 0.0520 0.0190 0.596746 1.14029  1.73704           1       100                    | 
|    mult/i_2/p_0[22]                           Rise  1.1890 0.0000                                                             A             | 
|    mult/Input1_1_Negative_reg[21]/D DFF_X1    Rise  1.1890 0.0000 0.0190          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_1_Negative_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_1_Negative_reg[21]/CK       DFF_X1        Rise  0.1730 0.0010 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1730 2.1730 | 
| library setup check                       | -0.0300 2.1430 | 
| data required time                        |  2.1430        | 
|                                           |                | 
| data required time                        |  2.1430        | 
| data arrival time                         | -1.1890        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.9560        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[3]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_135/B1                   OAI22_X2      Rise  0.7720 0.0000 0.0190                      3.1607                                                    | 
|    mult/i_0_135/ZN                   OAI22_X2      Fall  0.8070 0.0350 0.0240             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Fall  0.8070 0.0000 0.0240                      5.59465                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Rise  0.9170 0.1100 0.0890             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_164/A1                   AOI22_X1      Rise  0.9180 0.0010 0.0890                      1.68751                                                   | 
|    mult/i_0_164/ZN                   AOI22_X1      Fall  0.9490 0.0310 0.0300             0.248929 3.45099  3.69992           1       100                    | 
|    mult/i_0_165/A2                   NAND2_X2      Fall  0.9490 0.0000 0.0300                      3.14281                                                   | 
|    mult/i_0_165/ZN                   NAND2_X2      Rise  0.9880 0.0390 0.0220             3.23942  9.51348  12.7529           3       100                    | 
|    mult/i_0_166/A                    INV_X4        Rise  0.9890 0.0010 0.0220                      6.25843                                                   | 
|    mult/i_0_166/ZN                   INV_X4        Fall  1.0010 0.0120 0.0080             4.33931  6.57943  10.9187           4       100                    | 
|    mult/i_0_168/A1                   OAI22_X1      Fall  1.0010 0.0000 0.0080                      1.45808                                                   | 
|    mult/i_0_168/ZN                   OAI22_X1      Rise  1.0610 0.0600 0.0610             1.76384  6.39406  8.15789           3       100                    | 
|    mult/i_12/p_0[2]                                Rise  1.0610 0.0000                                                                                       | 
|    mult/i_12/i_433/A1                NAND2_X1      Rise  1.0610 0.0000 0.0610                      1.59903                                                   | 
|    mult/i_12/i_433/ZN                NAND2_X1      Fall  1.0900 0.0290 0.0210             0.686651 3.37095  4.0576            2       100                    | 
|    mult/i_12/i_432/A                 INV_X1        Fall  1.0900 0.0000 0.0210                      1.54936                                                   | 
|    mult/i_12/i_432/ZN                INV_X1        Rise  1.1130 0.0230 0.0130             0.469944 3.1607   3.63064           1       100                    | 
|    mult/i_12/i_427/B1                OAI22_X2      Rise  1.1130 0.0000 0.0130                      3.1607                                                    | 
|    mult/i_12/i_427/ZN                OAI22_X2      Fall  1.1340 0.0210 0.0190             0.392982 3.90286  4.29584           2       100                    | 
|    mult/i_12/i_6/A                   XOR2_X1       Fall  1.1340 0.0000 0.0190                      2.18123                                                   | 
|    mult/i_12/i_6/Z                   XOR2_X1       Fall  1.1880 0.0540 0.0120             0.82617  0.97463  1.8008            1       100                    | 
|    mult/i_12/p_1[3]                                Fall  1.1880 0.0000                                                                                       | 
|    mult/i_0_7/A2                     AND2_X1       Fall  1.1880 0.0000 0.0120                      0.894119                                                  | 
|    mult/i_0_7/ZN                     AND2_X1       Fall  1.2200 0.0320 0.0070             0.452981 1.14029  1.59327           1       100                    | 
|    mult/tempResult_reg[3]/D          DFF_X1        Fall  1.2200 0.0000 0.0070                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[3]/CK         DFF_X1        Rise  0.2100 0.0030 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2100 2.2100 | 
| library setup check                       | -0.0240 2.1860 | 
| data required time                        |  2.1860        | 
|                                           |                | 
| data required time                        |  2.1860        | 
| data arrival time                         | -1.2200        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.9700        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[2]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_135/B1                   OAI22_X2      Rise  0.7720 0.0000 0.0190                      3.1607                                                    | 
|    mult/i_0_135/ZN                   OAI22_X2      Fall  0.8070 0.0350 0.0240             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Fall  0.8070 0.0000 0.0240                      5.59465                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Rise  0.9170 0.1100 0.0890             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_164/A1                   AOI22_X1      Rise  0.9180 0.0010 0.0890                      1.68751                                                   | 
|    mult/i_0_164/ZN                   AOI22_X1      Fall  0.9490 0.0310 0.0300             0.248929 3.45099  3.69992           1       100                    | 
|    mult/i_0_165/A2                   NAND2_X2      Fall  0.9490 0.0000 0.0300                      3.14281                                                   | 
|    mult/i_0_165/ZN                   NAND2_X2      Rise  0.9880 0.0390 0.0220             3.23942  9.51348  12.7529           3       100                    | 
|    mult/i_0_166/A                    INV_X4        Rise  0.9890 0.0010 0.0220                      6.25843                                                   | 
|    mult/i_0_166/ZN                   INV_X4        Fall  1.0010 0.0120 0.0080             4.33931  6.57943  10.9187           4       100                    | 
|    mult/i_0_168/A1                   OAI22_X1      Fall  1.0010 0.0000 0.0080                      1.45808                                                   | 
|    mult/i_0_168/ZN                   OAI22_X1      Rise  1.0610 0.0600 0.0610             1.76384  6.39406  8.15789           3       100                    | 
|    mult/i_12/p_0[2]                                Rise  1.0610 0.0000                                                                                       | 
|    mult/i_12/i_433/A1                NAND2_X1      Rise  1.0610 0.0000 0.0610                      1.59903                                                   | 
|    mult/i_12/i_433/ZN                NAND2_X1      Fall  1.0900 0.0290 0.0210             0.686651 3.37095  4.0576            2       100                    | 
|    mult/i_12/i_5/A                   OAI21_X1      Fall  1.0900 0.0000 0.0210                      1.51857                                                   | 
|    mult/i_12/i_5/ZN                  OAI21_X1      Rise  1.1190 0.0290 0.0250             0.461026 2.57361  3.03463           1       100                    | 
|    mult/i_12/i_4/B                   XNOR2_X1      Rise  1.1190 0.0000 0.0250                      2.57361                                                   | 
|    mult/i_12/i_4/ZN                  XNOR2_X1      Rise  1.1610 0.0420 0.0180             0.552457 0.97463  1.52709           1       100                    | 
|    mult/i_12/p_1[2]                                Rise  1.1610 0.0000                                                                                       | 
|    mult/i_0_6/A2                     AND2_X1       Rise  1.1610 0.0000 0.0180                      0.97463                                                   | 
|    mult/i_0_6/ZN                     AND2_X1       Rise  1.1940 0.0330 0.0100             0.189823 1.14029  1.33011           1       100                    | 
|    mult/tempResult_reg[2]/D          DFF_X1        Rise  1.1940 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[2]/CK         DFF_X1        Rise  0.2100 0.0030 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2100 2.2100 | 
| library setup check                       | -0.0270 2.1830 | 
| data required time                        |  2.1830        | 
|                                           |                | 
| data required time                        |  2.1830        | 
| data arrival time                         | -1.1940        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  0.9930        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_2_Negative_reg[21]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_2_Negative_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200             44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200                      0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120             1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                                       | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                                         A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120                      0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170             1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170                      0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110             0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110                      0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130             0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130                      0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170             0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170                      0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140             1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140                      0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180             0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180                      1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340             1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340                      1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190             0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190                      1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480             0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480                      1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210             0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210                      0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170             0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170                      0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170             1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_46/A1                 NOR3_X1   Fall  1.0480 0.0000 0.0170                      1.4005                                                    | 
|    mult/i_2/i_46/ZN                 NOR3_X1   Rise  1.0930 0.0450 0.0340             0.177158 2.57361  2.75077           1       100                    | 
|    mult/i_2/i_23/B                  XNOR2_X1  Rise  1.0930 0.0000 0.0340                      2.57361                                                   | 
|    mult/i_2/i_23/ZN                 XNOR2_X1  Rise  1.1380 0.0450 0.0190             0.699023 1.14029  1.83931           1       100                    | 
|    mult/i_2/p_0[21]                           Rise  1.1380 0.0000                                                                         A             | 
|    mult/Input1_2_Negative_reg[21]/D DFF_X1    Rise  1.1420 0.0040 0.0190    0.0040            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_2_Negative_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_2_Negative_reg[21]/CK       DFF_X1        Rise  0.1730 0.0010 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1730 2.1730 | 
| library setup check                       | -0.0300 2.1430 | 
| data required time                        |  2.1430        | 
|                                           |                | 
| data required time                        |  2.1430        | 
| data arrival time                         | -1.1420        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0030        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_1_Negative_reg[19]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_1_Negative_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200             44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200                      0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120             1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                                       | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                                         A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120                      0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170             1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170                      0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110             0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110                      0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130             0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130                      0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170             0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170                      0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140             1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140                      0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180             0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180                      1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340             1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340                      1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190             0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190                      1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480             0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480                      1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210             0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210                      0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170             0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170                      0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170             1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_47/A1                 NOR2_X1   Fall  1.0480 0.0000 0.0170                      1.41309                                                   | 
|    mult/i_2/i_47/ZN                 NOR2_X1   Rise  1.0800 0.0320 0.0210             0.229612 2.57361  2.80322           1       100                    | 
|    mult/i_2/i_22/B                  XNOR2_X1  Rise  1.0800 0.0000 0.0210                      2.57361                                                   | 
|    mult/i_2/i_22/ZN                 XNOR2_X1  Rise  1.1230 0.0430 0.0210             0.985399 1.14029  2.12569           1       100                    | 
|    mult/i_2/p_0[20]                           Rise  1.1230 0.0000                                                                         A             | 
|    mult/Input1_1_Negative_reg[19]/D DFF_X1    Rise  1.1280 0.0050 0.0210    0.0050            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_1_Negative_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_1_Negative_reg[19]/CK       DFF_X1        Rise  0.1730 0.0010 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1730 2.1730 | 
| library setup check                       | -0.0310 2.1420 | 
| data required time                        |  2.1420        | 
|                                           |                | 
| data required time                        |  2.1420        | 
| data arrival time                         | -1.1280        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0160        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_2_Negative_reg[19]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_2_Negative_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_48/A1                 OR2_X1    Fall  0.9860 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_48/ZN                 OR2_X1    Fall  1.0480 0.0620 0.0170 1.30029  7.6263   8.92659           4       100                    | 
|    mult/i_2/i_21/B                  XOR2_X1   Fall  1.0480 0.0000 0.0170          2.41145                                                   | 
|    mult/i_2/i_21/Z                  XOR2_X1   Fall  1.1070 0.0590 0.0120 0.832233 1.14029  1.97252           1       100                    | 
|    mult/i_2/p_0[19]                           Fall  1.1070 0.0000                                                             A             | 
|    mult/Input1_2_Negative_reg[19]/D DFF_X1    Fall  1.1070 0.0000 0.0120          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_2_Negative_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_2_Negative_reg[19]/CK       DFF_X1        Rise  0.1730 0.0010 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1730 2.1730 | 
| library setup check                       | -0.0260 2.1470 | 
| data required time                        |  2.1470        | 
|                                           |                | 
| data required time                        |  2.1470        | 
| data arrival time                         | -1.1070        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.0420        | 
--------------------------------------------------------------


 Timing Path to mult/tempResult_reg[1]/D 
  
 Path Start Point : mult/shiftingAmount_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/tempResult_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000             0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0570 0.0570 0.0370             21.0144  20.9159  41.9303           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0570 0.0000                                                                                       | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0590 0.0020 0.0360                      1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.1020 0.0430 0.0130             0.199684 7.95918  8.15886           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.1020 0.0000 0.0130                      7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1350 0.0330 0.0120             21.5881  2.84232  24.4304           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1370 0.0020 0.0120                      1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2140 0.0770 0.0560             28.3663  35.1372  63.5035           37      100      F    K        | 
| Data Path:                                                                                                                                                   | 
|    mult/shiftingAmount_reg[4]/CK     DFF_X1        Rise  0.2190 0.0050 0.0560                      0.949653                                    F             | 
|    mult/shiftingAmount_reg[4]/Q      DFF_X1        Rise  0.4190 0.2000 0.1070             9.76413  35.3331  45.0973           19      100      F             | 
|    mult/i_0_95/A                     INV_X1        Rise  0.4220 0.0030 0.1070                      1.70023                                                   | 
|    mult/i_0_95/ZN                    INV_X1        Fall  0.4850 0.0630 0.0450             8.13675  14.56    22.6968           9       100                    | 
|    mult/i_0_100/A                    AOI221_X1     Fall  0.4870 0.0020 0.0450    0.0010            1.49739                                                   | 
|    mult/i_0_100/ZN                   AOI221_X1     Rise  0.5760 0.0890 0.0460             0.607447 1.67987  2.28732           1       100                    | 
|    mult/i_0_107/A1                   OAI33_X1      Rise  0.5760 0.0000 0.0460                      1.67987                                                   | 
|    mult/i_0_107/ZN                   OAI33_X1      Fall  0.6060 0.0300 0.0190             0.178914 1.65842  1.83734           1       100                    | 
|    mult/i_0_110/B                    AOI211_X1     Fall  0.6060 0.0000 0.0190                      1.47055                                                   | 
|    mult/i_0_110/ZN                   AOI211_X1     Rise  0.6960 0.0900 0.0570             1.56542  2.99551  4.56093           1       100                    | 
|    mult/i_0_111/C1                   OAI211_X2     Rise  0.7000 0.0040 0.0570    0.0040            2.99551                                                   | 
|    mult/i_0_111/ZN                   OAI211_X2     Fall  0.7390 0.0390 0.0320             1.20737  6.42349  7.63086           3       100                    | 
|    mult/i_0_134/A                    INV_X1        Fall  0.7390 0.0000 0.0320                      1.54936                                                   | 
|    mult/i_0_134/ZN                   INV_X1        Rise  0.7720 0.0330 0.0190             0.818046 4.75099  5.56903           2       100                    | 
|    mult/i_0_135/B1                   OAI22_X2      Rise  0.7720 0.0000 0.0190                      3.1607                                                    | 
|    mult/i_0_135/ZN                   OAI22_X2      Fall  0.8070 0.0350 0.0240             0.789922 14.4929  15.2829           3       100                    | 
|    mult/i_0_157/A1                   NOR2_X4       Fall  0.8070 0.0000 0.0240                      5.59465                                                   | 
|    mult/i_0_157/ZN                   NOR2_X4       Rise  0.9170 0.1100 0.0890             16.5276  53.8514  70.379            31      100                    | 
|    mult/i_0_159/B1                   AOI221_X2     Rise  0.9170 0.0000 0.0890                      3.22609                                                   | 
|    mult/i_0_159/ZN                   AOI221_X2     Fall  0.9700 0.0530 0.0370             2.62248  8.33562  10.9581           4       100                    | 
|    mult/i_0_160/A1                   NOR2_X2       Fall  0.9700 0.0000 0.0370                      2.69887                                                   | 
|    mult/i_0_160/ZN                   NOR2_X2       Rise  1.0130 0.0430 0.0250             1.09269  4.97555  6.06824           3       100                    | 
|    mult/i_12/p_0[1]                                Rise  1.0130 0.0000                                                                                       | 
|    mult/i_12/i_429/A1                NAND2_X1      Rise  1.0130 0.0000 0.0250                      1.59903                                                   | 
|    mult/i_12/i_429/ZN                NAND2_X1      Fall  1.0350 0.0220 0.0130             0.513128 3.34757  3.8607            2       100                    | 
|    mult/i_12/i_3/A                   OAI21_X1      Fall  1.0350 0.0000 0.0130                      1.51857                                                   | 
|    mult/i_12/i_3/ZN                  OAI21_X1      Rise  1.0600 0.0250 0.0240             0.495478 2.41145  2.90693           1       100                    | 
|    mult/i_12/i_2/B                   XOR2_X1       Rise  1.0620 0.0020 0.0240    0.0020            2.36355                                                   | 
|    mult/i_12/i_2/Z                   XOR2_X1       Rise  1.1090 0.0470 0.0200             0.325476 0.97463  1.30011           1       100                    | 
|    mult/i_12/p_1[1]                                Rise  1.1090 0.0000                                                                                       | 
|    mult/i_0_5/A2                     AND2_X1       Rise  1.1090 0.0000 0.0200                      0.97463                                                   | 
|    mult/i_0_5/ZN                     AND2_X1       Rise  1.1420 0.0330 0.0100             0.130949 1.14029  1.27124           1       100                    | 
|    mult/tempResult_reg[1]/D          DFF_X1        Rise  1.1420 0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/tempResult_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                             Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z       CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/CTSclk_CTS_1_PP_2PP_0                      Rise  0.0550 0.0000                                                                           | 
|    mult/CTS_L2_tid1__c2_tid1__c151/A CLKBUF_X2     Rise  0.0570 0.0020 0.0350          1.40591                                     F             | 
|    mult/CTS_L2_tid1__c2_tid1__c151/Z CLKBUF_X2     Rise  0.0980 0.0410 0.0130 0.199684 7.2041   7.40379           1       100      F    K        | 
|    mult/clk_gate_tempResult_reg/CK   CLKGATETST_X8 Rise  0.0980 0.0000 0.0130          7.95918                                     FA            | 
|    mult/clk_gate_tempResult_reg/GCK  CLKGATETST_X8 Rise  0.1310 0.0330 0.0120 21.5881  2.49758  24.0857           2       100      FA   K        | 
|    mult/CTS_L4_c_tid0_41/A           CLKBUF_X3     Rise  0.1330 0.0020 0.0120          1.42116                                     F             | 
|    mult/CTS_L4_c_tid0_41/Z           CLKBUF_X3     Rise  0.2070 0.0740 0.0530 28.3663  31.6883  60.0546           37      100      F    K        | 
|    mult/tempResult_reg[1]/CK         DFF_X1        Rise  0.2100 0.0030 0.0530          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.2100 2.2100 | 
| library setup check                       | -0.0270 2.1830 | 
| data required time                        |  2.1830        | 
|                                           |                | 
| data required time                        |  2.1830        | 
| data arrival time                         | -1.1420        | 
| pessimism                                 |  0.0040        | 
|                                           |                | 
| slack                                     |  1.0450        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_1_Negative_reg[17]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_1_Negative_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_20/B                  XOR2_X1   Fall  0.9860 0.0000 0.0170          2.41145                                                   | 
|    mult/i_2/i_20/Z                  XOR2_X1   Fall  1.0440 0.0580 0.0110 0.222345 1.14029  1.36263           1       100                    | 
|    mult/i_2/p_0[18]                           Fall  1.0440 0.0000                                                             A             | 
|    mult/Input1_1_Negative_reg[17]/D DFF_X1    Fall  1.0440 0.0000 0.0110          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_1_Negative_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_1_Negative_reg[17]/CK       DFF_X1        Rise  0.1730 0.0010 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1730 2.1730 | 
| library setup check                       | -0.0260 2.1470 | 
| data required time                        |  2.1470        | 
|                                           |                | 
| data required time                        |  2.1470        | 
| data arrival time                         | -1.0440        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1050        | 
--------------------------------------------------------------


 Timing Path to mult/Input1_2_Negative_reg[17]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/Input1_2_Negative_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A      CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z      CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A                CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z                CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    A_reg[0]/CK                      DFF_X1    Rise  0.2140 0.0140 0.1200          0.949653                                    F             | 
|    A_reg[0]/Q                       DFF_X1    Fall  0.3240 0.1100 0.0120 1.87658  6.0452   7.92177           4       100      F             | 
|    mult/in1[0]                                Fall  0.3240 0.0000                                                                           | 
|    mult/i_2/p_1[1]                            Fall  0.3240 0.0000                                                             A             | 
|    mult/i_2/i_60/A3                 OR3_X1    Fall  0.3240 0.0000 0.0120          0.895841                                                  | 
|    mult/i_2/i_60/ZN                 OR3_X1    Fall  0.4150 0.0910 0.0170 1.04927  4.27641  5.32569           3       100                    | 
|    mult/i_2/i_59/A1                 OR2_X1    Fall  0.4150 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_59/ZN                 OR2_X1    Fall  0.4680 0.0530 0.0110 0.414245 3.35827  3.77251           2       100                    | 
|    mult/i_2/i_58/A1                 OR2_X1    Fall  0.4680 0.0000 0.0110          0.792385                                                  | 
|    mult/i_2/i_58/ZN                 OR2_X1    Fall  0.5220 0.0540 0.0130 0.639469 5.03256  5.67202           3       100                    | 
|    mult/i_2/i_57/A1                 OR3_X1    Fall  0.5220 0.0000 0.0130          0.775543                                                  | 
|    mult/i_2/i_57/ZN                 OR3_X1    Fall  0.5980 0.0760 0.0170 0.930835 4.27641  5.20725           3       100                    | 
|    mult/i_2/i_56/A1                 OR2_X1    Fall  0.5980 0.0000 0.0170          0.792385                                                  | 
|    mult/i_2/i_56/ZN                 OR2_X1    Fall  0.6560 0.0580 0.0140 1.45799  5.03256  6.49055           3       100                    | 
|    mult/i_2/i_55/A1                 OR3_X1    Fall  0.6560 0.0000 0.0140          0.775543                                                  | 
|    mult/i_2/i_55/ZN                 OR3_X1    Fall  0.7340 0.0780 0.0180 0.799929 5.04407  5.844             3       100                    | 
|    mult/i_2/i_54/A1                 NOR2_X1   Fall  0.7340 0.0000 0.0180          1.41309                                                   | 
|    mult/i_2/i_54/ZN                 NOR2_X1   Rise  0.7810 0.0470 0.0340 1.51545  4.17264  5.68809           2       100                    | 
|    mult/i_2/i_53/A1                 NAND2_X1  Rise  0.7810 0.0000 0.0340          1.59903                                                   | 
|    mult/i_2/i_53/ZN                 NAND2_X1  Fall  0.8130 0.0320 0.0190 0.666397 5.88949  6.55589           3       100                    | 
|    mult/i_2/i_51/A1                 NOR3_X1   Fall  0.8130 0.0000 0.0190          1.4005                                                    | 
|    mult/i_2/i_51/ZN                 NOR3_X1   Rise  0.8750 0.0620 0.0480 0.608402 4.17264  4.78104           2       100                    | 
|    mult/i_2/i_50/A1                 NAND2_X1  Rise  0.8750 0.0000 0.0480          1.59903                                                   | 
|    mult/i_2/i_50/ZN                 NAND2_X1  Fall  0.9080 0.0330 0.0210 0.958663 5.03256  5.99122           3       100                    | 
|    mult/i_2/i_49/A1                 OR3_X1    Fall  0.9080 0.0000 0.0210          0.775543                                                  | 
|    mult/i_2/i_49/ZN                 OR3_X1    Fall  0.9860 0.0780 0.0170 0.585344 4.27641  4.86176           3       100                    | 
|    mult/i_2/i_18/A1                 AND2_X1   Fall  0.9860 0.0000 0.0170          0.874832                                                  | 
|    mult/i_2/i_18/ZN                 AND2_X1   Fall  1.0190 0.0330 0.0060 0.772916 1.14029  1.91321           1       100                    | 
|    mult/i_2/p_0[17]                           Fall  1.0190 0.0000                                                             A             | 
|    mult/Input1_2_Negative_reg[17]/D DFF_X1    Fall  1.0190 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/Input1_2_Negative_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000 0.147555 1.24879  1.39634           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z             CLKBUF_X3     Rise  0.0550 0.0550 0.0350 21.0144  18.8219  39.8363           6       100      F    K        | 
|    mult/clk_CTS_1_PP_2                                   Rise  0.0550 0.0000                                                                           | 
|    mult/clk_gate_Input1_1_Positive_reg/CK  CLKGATETST_X8 Rise  0.0570 0.0020 0.0350          7.95918                                     FA            | 
|    mult/clk_gate_Input1_1_Positive_reg/GCK CLKGATETST_X8 Rise  0.0890 0.0320 0.0080 7.25235  2.49758  9.74993           2       100      FA   K        | 
|    mult/CTS_L3_c_tid1_44/A                 CLKBUF_X3     Rise  0.0900 0.0010 0.0080          1.42116                                     F             | 
|    mult/CTS_L3_c_tid1_44/Z                 CLKBUF_X3     Rise  0.1720 0.0820 0.0610 28.3223  42.822   71.1444           50      100      F    K        | 
|    mult/Input1_2_Negative_reg[17]/CK       DFF_X1        Rise  0.1720 0.0000 0.0610          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| target clock propagated network latency   |  0.1720 2.1720 | 
| library setup check                       | -0.0240 2.1480 | 
| data required time                        |  2.1480        | 
|                                           |                | 
| data required time                        |  2.1480        | 
| data arrival time                         | -1.0190        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  1.1310        | 
--------------------------------------------------------------


 Timing Path to outResult[7] 
  
 Path Start Point : outResult_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[7]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[7]/Q          DFF_X1    Rise  0.3390 0.1270 0.0280 1.16866  10       11.1687           1       100      F             | 
|    outResult[7]                          Rise  0.3390 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1610        | 
--------------------------------------------------------------


 Timing Path to outResult[12] 
  
 Path Start Point : outResult_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[12]/CK        DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[12]/Q         DFF_X1    Rise  0.3380 0.1260 0.0270 0.72613  10       10.7261           1       100      F             | 
|    outResult[12]                         Rise  0.3380 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1620        | 
--------------------------------------------------------------


 Timing Path to outResult[10] 
  
 Path Start Point : outResult_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[10]/CK        DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[10]/Q         DFF_X1    Rise  0.3380 0.1260 0.0280 0.935509 10       10.9355           1       100      F             | 
|    outResult[10]                         Rise  0.3380 0.0000 0.0280          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1620        | 
--------------------------------------------------------------


 Timing Path to outResult[5] 
  
 Path Start Point : outResult_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[5]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[5]/Q          DFF_X1    Rise  0.3380 0.1260 0.0270 0.747901 10       10.7479           1       100      F             | 
|    outResult[5]                          Rise  0.3380 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1620        | 
--------------------------------------------------------------


 Timing Path to outResult[42] 
  
 Path Start Point : outResult_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[42] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[42]/CK        DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[42]/Q         DFF_X1    Rise  0.3370 0.1250 0.0260 0.326797 10       10.3268           1       100      F             | 
|    outResult[42]                         Rise  0.3370 0.0000 0.0260          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to outResult[13] 
  
 Path Start Point : outResult_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[13]/CK        DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[13]/Q         DFF_X1    Rise  0.3370 0.1250 0.0270 0.377685 10       10.3777           1       100      F             | 
|    outResult[13]                         Rise  0.3370 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to outResult[11] 
  
 Path Start Point : outResult_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[11]/CK        DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[11]/Q         DFF_X1    Rise  0.3370 0.1250 0.0270 0.678817 10       10.6788           1       100      F             | 
|    outResult[11]                         Rise  0.3370 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to outResult[9] 
  
 Path Start Point : outResult_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[9]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[9]/Q          DFF_X1    Rise  0.3370 0.1250 0.0270 0.370854 10       10.3709           1       100      F             | 
|    outResult[9]                          Rise  0.3370 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to outResult[8] 
  
 Path Start Point : outResult_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[8]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[8]/Q          DFF_X1    Rise  0.3370 0.1250 0.0270 0.448073 10       10.4481           1       100      F             | 
|    outResult[8]                          Rise  0.3370 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to outResult[6] 
  
 Path Start Point : outResult_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[6]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[6]/Q          DFF_X1    Rise  0.3370 0.1250 0.0260 0.339529 10       10.3395           1       100      F             | 
|    outResult[6]                          Rise  0.3370 0.0000 0.0260          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to outResult[2] 
  
 Path Start Point : outResult_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[2]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[2]/Q          DFF_X1    Rise  0.3370 0.1250 0.0270 0.52297  10       10.523            1       100      F             | 
|    outResult[2]                          Rise  0.3370 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to outResult[1] 
  
 Path Start Point : outResult_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[1]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[1]/Q          DFF_X1    Rise  0.3370 0.1250 0.0270 0.409549 10       10.4095           1       100      F             | 
|    outResult[1]                          Rise  0.3370 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1630        | 
--------------------------------------------------------------


 Timing Path to outResult[4] 
  
 Path Start Point : outResult_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[4]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[4]/Q          DFF_X1    Rise  0.3360 0.1240 0.0260 0.164604 10       10.1646           1       100      F             | 
|    outResult[4]                          Rise  0.3360 0.0000 0.0260          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1640        | 
--------------------------------------------------------------


 Timing Path to outResult[3] 
  
 Path Start Point : outResult_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[3]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[3]/Q          DFF_X1    Rise  0.3360 0.1240 0.0260 0.214889 10       10.2149           1       100      F             | 
|    outResult[3]                          Rise  0.3360 0.0000 0.0260          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1640        | 
--------------------------------------------------------------


 Timing Path to outResult[0] 
  
 Path Start Point : outResult_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_2/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_2/Z           CLKBUF_X2 Rise  0.2000 0.1410 0.1200 44.1699  51.2813  95.4512           54      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[0]/CK         DFF_X1    Rise  0.2120 0.0120 0.1200          0.949653                                    F             | 
|    outResult_reg[0]/Q          DFF_X1    Rise  0.3360 0.1240 0.0260 0.288079 10       10.2881           1       100      F             | 
|    outResult[0]                          Rise  0.3360 0.0000 0.0260          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1640        | 
--------------------------------------------------------------


 Timing Path to outResult[59] 
  
 Path Start Point : outResult_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[59] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[59]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
|    outResult_reg[59]/Q         DFF_X1    Rise  0.3300 0.1250 0.0270 0.760712 10       10.7607           1       100      F             | 
|    outResult[59]                         Rise  0.3300 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1700        | 
--------------------------------------------------------------


 Timing Path to outResult[55] 
  
 Path Start Point : outResult_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[55] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[55]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
|    outResult_reg[55]/Q         DFF_X1    Rise  0.3300 0.1250 0.0270 0.607146 10       10.6071           1       100      F             | 
|    outResult[55]                         Rise  0.3300 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1700        | 
--------------------------------------------------------------


 Timing Path to outResult[48] 
  
 Path Start Point : outResult_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[48] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[48]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
|    outResult_reg[48]/Q         DFF_X1    Rise  0.3300 0.1250 0.0270 0.571146 10       10.5711           1       100      F             | 
|    outResult[48]                         Rise  0.3300 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1700        | 
--------------------------------------------------------------


 Timing Path to outResult[32] 
  
 Path Start Point : outResult_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[32] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[32]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
|    outResult_reg[32]/Q         DFF_X1    Rise  0.3300 0.1250 0.0270 0.506613 10       10.5066           1       100      F             | 
|    outResult[32]                         Rise  0.3300 0.0000 0.0270          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1700        | 
--------------------------------------------------------------


 Timing Path to outResult[56] 
  
 Path Start Point : outResult_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[56] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[56]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
|    outResult_reg[56]/Q         DFF_X1    Rise  0.3290 0.1240 0.0260 0.31619  10       10.3162           1       100      F             | 
|    outResult[56]                         Rise  0.3290 0.0000 0.0260          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1710        | 
--------------------------------------------------------------


 Timing Path to outResult[54] 
  
 Path Start Point : outResult_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outResult[54] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.147555 1.42116  1.56872           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c15/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c15/Z CLKBUF_X3 Rise  0.0570 0.0570 0.0370 21.0144  20.9159  41.9303           6       100      F    K        | 
|    CTS_L2_c_tid1_4/A           CLKBUF_X2 Rise  0.0590 0.0020 0.0360          1.40591                                     F             | 
|    CTS_L2_c_tid1_4/Z           CLKBUF_X2 Rise  0.1940 0.1350 0.1130 37.5838  52.2309  89.8147           55      100      F    K        | 
| Data Path:                                                                                                                             | 
|    outResult_reg[54]/CK        DFF_X1    Rise  0.2050 0.0110 0.1130          0.949653                                    F             | 
|    outResult_reg[54]/Q         DFF_X1    Rise  0.3290 0.1240 0.0260 0.253256 10       10.2533           1       100      F             | 
|    outResult[54]                         Rise  0.3290 0.0000 0.0260          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.147555 1.24879 1.39634           1       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.5000 1.5000 | 
| data required time                        |  1.5000        | 
|                                           |                | 
| data required time                        |  1.5000        | 
| data arrival time                         | -0.3290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  1.1710        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 400M, CVMEM - 1770M, PVMEM - 2633M)
