Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 10 00:13:58 2024
| Host         : Roderick running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: A/u2/newclock_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: A/u3/newclock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/clk25m_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s1_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s2_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s3_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 387 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.010        0.000                      0                  585        0.248        0.000                      0                  585        4.500        0.000                       0                   299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.010        0.000                      0                  585        0.248        0.000                      0                  585        4.500        0.000                       0                   299  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.890ns (20.168%)  route 3.523ns (79.832%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.551     5.072    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.122     6.712    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  task_4b_mod/clk25m_mod/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.811     7.648    task_4b_mod/clk25m_mod/COUNT[0]_i_7__2_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.772 r  task_4b_mod/clk25m_mod/COUNT[0]_i_4__2/O
                         net (fo=2, routed)           0.645     8.417    task_4b_mod/clk25m_mod/COUNT[0]_i_4__2_n_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.541 r  task_4b_mod/clk25m_mod/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.945     9.485    task_4b_mod/clk25m_mod/COUNT[0]_i_1__2_n_0
    SLICE_X38Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.438    14.779    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[28]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X38Y33         FDRE (Setup_fdre_C_R)       -0.524    14.495    task_4b_mod/clk25m_mod/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.890ns (20.168%)  route 3.523ns (79.832%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.551     5.072    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.122     6.712    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  task_4b_mod/clk25m_mod/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.811     7.648    task_4b_mod/clk25m_mod/COUNT[0]_i_7__2_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.772 r  task_4b_mod/clk25m_mod/COUNT[0]_i_4__2/O
                         net (fo=2, routed)           0.645     8.417    task_4b_mod/clk25m_mod/COUNT[0]_i_4__2_n_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.541 r  task_4b_mod/clk25m_mod/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.945     9.485    task_4b_mod/clk25m_mod/COUNT[0]_i_1__2_n_0
    SLICE_X38Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.438    14.779    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[29]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X38Y33         FDRE (Setup_fdre_C_R)       -0.524    14.495    task_4b_mod/clk25m_mod/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.890ns (20.168%)  route 3.523ns (79.832%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.551     5.072    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.122     6.712    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  task_4b_mod/clk25m_mod/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.811     7.648    task_4b_mod/clk25m_mod/COUNT[0]_i_7__2_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.772 r  task_4b_mod/clk25m_mod/COUNT[0]_i_4__2/O
                         net (fo=2, routed)           0.645     8.417    task_4b_mod/clk25m_mod/COUNT[0]_i_4__2_n_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.541 r  task_4b_mod/clk25m_mod/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.945     9.485    task_4b_mod/clk25m_mod/COUNT[0]_i_1__2_n_0
    SLICE_X38Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.438    14.779    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[30]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X38Y33         FDRE (Setup_fdre_C_R)       -0.524    14.495    task_4b_mod/clk25m_mod/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.890ns (20.168%)  route 3.523ns (79.832%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.551     5.072    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.122     6.712    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  task_4b_mod/clk25m_mod/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.811     7.648    task_4b_mod/clk25m_mod/COUNT[0]_i_7__2_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.772 r  task_4b_mod/clk25m_mod/COUNT[0]_i_4__2/O
                         net (fo=2, routed)           0.645     8.417    task_4b_mod/clk25m_mod/COUNT[0]_i_4__2_n_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.541 r  task_4b_mod/clk25m_mod/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.945     9.485    task_4b_mod/clk25m_mod/COUNT[0]_i_1__2_n_0
    SLICE_X38Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.438    14.779    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[31]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X38Y33         FDRE (Setup_fdre_C_R)       -0.524    14.495    task_4b_mod/clk25m_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.890ns (20.491%)  route 3.453ns (79.509%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.551     5.072    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.122     6.712    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  task_4b_mod/clk25m_mod/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.811     7.648    task_4b_mod/clk25m_mod/COUNT[0]_i_7__2_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.772 r  task_4b_mod/clk25m_mod/COUNT[0]_i_4__2/O
                         net (fo=2, routed)           0.645     8.417    task_4b_mod/clk25m_mod/COUNT[0]_i_4__2_n_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.541 r  task_4b_mod/clk25m_mod/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.875     9.416    task_4b_mod/clk25m_mod/COUNT[0]_i_1__2_n_0
    SLICE_X38Y26         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.430    14.771    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[0]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X38Y26         FDRE (Setup_fdre_C_R)       -0.524    14.487    task_4b_mod/clk25m_mod/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.890ns (20.491%)  route 3.453ns (79.509%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.551     5.072    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.122     6.712    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  task_4b_mod/clk25m_mod/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.811     7.648    task_4b_mod/clk25m_mod/COUNT[0]_i_7__2_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.772 r  task_4b_mod/clk25m_mod/COUNT[0]_i_4__2/O
                         net (fo=2, routed)           0.645     8.417    task_4b_mod/clk25m_mod/COUNT[0]_i_4__2_n_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.541 r  task_4b_mod/clk25m_mod/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.875     9.416    task_4b_mod/clk25m_mod/COUNT[0]_i_1__2_n_0
    SLICE_X38Y26         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.430    14.771    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[1]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X38Y26         FDRE (Setup_fdre_C_R)       -0.524    14.487    task_4b_mod/clk25m_mod/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.890ns (20.491%)  route 3.453ns (79.509%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.551     5.072    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.122     6.712    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  task_4b_mod/clk25m_mod/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.811     7.648    task_4b_mod/clk25m_mod/COUNT[0]_i_7__2_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.772 r  task_4b_mod/clk25m_mod/COUNT[0]_i_4__2/O
                         net (fo=2, routed)           0.645     8.417    task_4b_mod/clk25m_mod/COUNT[0]_i_4__2_n_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.541 r  task_4b_mod/clk25m_mod/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.875     9.416    task_4b_mod/clk25m_mod/COUNT[0]_i_1__2_n_0
    SLICE_X38Y26         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.430    14.771    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[2]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X38Y26         FDRE (Setup_fdre_C_R)       -0.524    14.487    task_4b_mod/clk25m_mod/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.890ns (20.491%)  route 3.453ns (79.509%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.551     5.072    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.122     6.712    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  task_4b_mod/clk25m_mod/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.811     7.648    task_4b_mod/clk25m_mod/COUNT[0]_i_7__2_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.772 r  task_4b_mod/clk25m_mod/COUNT[0]_i_4__2/O
                         net (fo=2, routed)           0.645     8.417    task_4b_mod/clk25m_mod/COUNT[0]_i_4__2_n_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.541 r  task_4b_mod/clk25m_mod/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.875     9.416    task_4b_mod/clk25m_mod/COUNT[0]_i_1__2_n_0
    SLICE_X38Y26         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.430    14.771    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[3]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X38Y26         FDRE (Setup_fdre_C_R)       -0.524    14.487    task_4b_mod/clk25m_mod/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.890ns (20.821%)  route 3.385ns (79.179%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.551     5.072    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.122     6.712    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  task_4b_mod/clk25m_mod/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.811     7.648    task_4b_mod/clk25m_mod/COUNT[0]_i_7__2_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.772 r  task_4b_mod/clk25m_mod/COUNT[0]_i_4__2/O
                         net (fo=2, routed)           0.645     8.417    task_4b_mod/clk25m_mod/COUNT[0]_i_4__2_n_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.541 r  task_4b_mod/clk25m_mod/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.806     9.347    task_4b_mod/clk25m_mod/COUNT[0]_i_1__2_n_0
    SLICE_X38Y32         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.437    14.778    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[24]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X38Y32         FDRE (Setup_fdre_C_R)       -0.524    14.494    task_4b_mod/clk25m_mod/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.890ns (20.821%)  route 3.385ns (79.179%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.551     5.072    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.122     6.712    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.836 r  task_4b_mod/clk25m_mod/COUNT[0]_i_7__2/O
                         net (fo=1, routed)           0.811     7.648    task_4b_mod/clk25m_mod/COUNT[0]_i_7__2_n_0
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.772 r  task_4b_mod/clk25m_mod/COUNT[0]_i_4__2/O
                         net (fo=2, routed)           0.645     8.417    task_4b_mod/clk25m_mod/COUNT[0]_i_4__2_n_0
    SLICE_X39Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.541 r  task_4b_mod/clk25m_mod/COUNT[0]_i_1__2/O
                         net (fo=32, routed)          0.806     9.347    task_4b_mod/clk25m_mod/COUNT[0]_i_1__2_n_0
    SLICE_X38Y32         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.437    14.778    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[25]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X38Y32         FDRE (Setup_fdre_C_R)       -0.524    14.494    task_4b_mod/clk25m_mod/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                  5.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 A/u2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/newclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.443%)  route 0.214ns (53.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.550     1.433    A/u2/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  A/u2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  A/u2/count_reg[0]/Q
                         net (fo=3, routed)           0.214     1.789    A/u2/count_reg[0]
    SLICE_X38Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  A/u2/newclock_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    A/u2/newclock_i_1__0_n_0
    SLICE_X38Y25         FDRE                                         r  A/u2/newclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.816     1.943    A/u2/clk_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  A/u2/newclock_reg/C
                         clock pessimism             -0.478     1.465    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.120     1.585    A/u2/newclock_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/flex_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.231ns (38.403%)  route 0.371ns (61.597%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.559     1.442    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[30]/Q
                         net (fo=2, routed)           0.069     1.653    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[30]
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.698 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_6__1/O
                         net (fo=2, routed)           0.301     1.999    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_6__1_n_0
    SLICE_X35Y30         LUT3 (Prop_lut3_I0_O)        0.045     2.044 r  task_4b_mod/s2_input_mod/clk2k_mod/flex_clk_i_1__3/O
                         net (fo=1, routed)           0.000     2.044    task_4b_mod/s2_input_mod/clk2k_mod/flex_clk_i_1__3_n_0
    SLICE_X35Y30         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/flex_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.821     1.948    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/flex_clk_reg/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.091     1.790    task_4b_mod/s2_input_mod/clk2k_mod/flex_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.557     1.440    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.698    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]
    SLICE_X37Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.806    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[20]_i_1__3_n_4
    SLICE_X37Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.824     1.951    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.559     1.442    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.700    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]
    SLICE_X37Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[28]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.808    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[28]_i_1__3_n_4
    SLICE_X37Y34         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.826     1.953    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.554     1.437    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.120     1.698    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.806    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[8]_i_1__3_n_4
    SLICE_X37Y29         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.821     1.948    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.105     1.542    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.558     1.441    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.702    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]
    SLICE_X37Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[24]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.810    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[24]_i_1__3_n_4
    SLICE_X37Y33         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.825     1.952    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.553     1.436    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.697    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[7]
    SLICE_X37Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.805    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[4]_i_1__3_n_4
    SLICE_X37Y28         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.820     1.947    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[7]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.105     1.541    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.555     1.438    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.120     1.699    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.807    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[12]_i_1__3_n_4
    SLICE_X37Y30         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.822     1.949    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.553     1.436    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.697    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[3]
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.805    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[0]_i_2__0_n_4
    SLICE_X37Y27         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.819     1.946    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[3]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.555     1.438    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  task_4b_mod/clk25m_mod/COUNT_reg[18]/Q
                         net (fo=2, routed)           0.125     1.728    task_4b_mod/clk25m_mod/COUNT_reg[18]
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  task_4b_mod/clk25m_mod/COUNT_reg[16]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     1.838    task_4b_mod/clk25m_mod/COUNT_reg[16]_i_1__5_n_5
    SLICE_X38Y30         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.822     1.949    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[18]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.134     1.572    task_4b_mod/clk25m_mod/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk6p25m_mod/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk6p25m_mod/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk6p25m_mod/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clk6p25m_mod/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk6p25m_mod/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk6p25m_mod/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk6p25m_mod/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clk6p25m_mod/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk6p25m_mod/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clk6p25m_mod/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y35   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[29]/C



