Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 20 18:53:14 2023
| Host         : DESKTOP-6DEOV28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_Receiver_timing_summary_routed.rpt -pb UART_Receiver_timing_summary_routed.pb -rpx UART_Receiver_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Receiver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  111         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (238)
5. checking no_input_delay (10)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 111 register/latch pins with no clock driven by root clock pin: Clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (238)
--------------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  258          inf        0.000                      0                  258           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           258 Endpoints
Min Delay           258 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TransmitByte_SW[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.045ns  (logic 5.898ns (48.970%)  route 6.146ns (51.030%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  TransmitByte_SW[3] (IN)
                         net (fo=0)                   0.000     0.000    TransmitByte_SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  TransmitByte_SW_IBUF[3]_inst/O
                         net (fo=2, routed)           2.113     3.590    TransmitByte_SW_IBUF[3]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.152     3.742 r  g0_b6_i_8/O
                         net (fo=1, routed)           0.283     4.025    g0_b6_i_8_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.332     4.357 r  g0_b6_i_4/O
                         net (fo=7, routed)           0.829     5.186    g0_b6_i_4_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.152     5.338 r  g0_b6/O
                         net (fo=1, routed)           2.922     8.260    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    12.045 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.045    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TransmitByte_SW[3]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.734ns  (logic 5.641ns (48.071%)  route 6.093ns (51.929%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  TransmitByte_SW[3] (IN)
                         net (fo=0)                   0.000     0.000    TransmitByte_SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  TransmitByte_SW_IBUF[3]_inst/O
                         net (fo=2, routed)           2.113     3.590    TransmitByte_SW_IBUF[3]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.152     3.742 r  g0_b6_i_8/O
                         net (fo=1, routed)           0.283     4.025    g0_b6_i_8_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.332     4.357 r  g0_b6_i_4/O
                         net (fo=7, routed)           0.829     5.186    g0_b6_i_4_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.124     5.310 r  g0_b5/O
                         net (fo=1, routed)           2.869     8.179    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.734 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.734    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TransmitByte_SW[6]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.577ns  (logic 5.612ns (48.479%)  route 5.965ns (51.521%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  TransmitByte_SW[6] (IN)
                         net (fo=0)                   0.000     0.000    TransmitByte_SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  TransmitByte_SW_IBUF[6]_inst/O
                         net (fo=2, routed)           1.609     3.103    TransmitByte_SW_IBUF[6]
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.118     3.221 r  g0_b6_i_7/O
                         net (fo=1, routed)           0.441     3.662    g0_b6_i_7_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.326     3.988 r  g0_b6_i_3/O
                         net (fo=7, routed)           1.256     5.243    g0_b6_i_3_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.124     5.367 r  g0_b3/O
                         net (fo=1, routed)           2.659     8.027    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.577 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.577    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TransmitByte_SW[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.378ns  (logic 5.646ns (49.623%)  route 5.732ns (50.377%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  TransmitByte_SW[3] (IN)
                         net (fo=0)                   0.000     0.000    TransmitByte_SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  TransmitByte_SW_IBUF[3]_inst/O
                         net (fo=2, routed)           2.113     3.590    TransmitByte_SW_IBUF[3]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.152     3.742 r  g0_b6_i_8/O
                         net (fo=1, routed)           0.283     4.025    g0_b6_i_8_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.332     4.357 r  g0_b6_i_4/O
                         net (fo=7, routed)           0.827     5.184    g0_b6_i_4_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.124     5.308 r  g0_b1/O
                         net (fo=1, routed)           2.509     7.817    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.378 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.378    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TransmitByte_SW[6]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.173ns  (logic 5.788ns (51.805%)  route 5.385ns (48.195%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  TransmitByte_SW[6] (IN)
                         net (fo=0)                   0.000     0.000    TransmitByte_SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  TransmitByte_SW_IBUF[6]_inst/O
                         net (fo=2, routed)           1.609     3.103    TransmitByte_SW_IBUF[6]
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.118     3.221 r  g0_b6_i_7/O
                         net (fo=1, routed)           0.441     3.662    g0_b6_i_7_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.326     3.988 r  g0_b6_i_3/O
                         net (fo=7, routed)           1.256     5.243    g0_b6_i_3_n_0
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.149     5.392 r  g0_b4/O
                         net (fo=1, routed)           2.080     7.472    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    11.173 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.173    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TransmitByte_SW[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.031ns  (logic 5.849ns (53.018%)  route 5.183ns (46.982%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  TransmitByte_SW[3] (IN)
                         net (fo=0)                   0.000     0.000    TransmitByte_SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  TransmitByte_SW_IBUF[3]_inst/O
                         net (fo=2, routed)           2.113     3.590    TransmitByte_SW_IBUF[3]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.152     3.742 f  g0_b6_i_8/O
                         net (fo=1, routed)           0.283     4.025    g0_b6_i_8_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.332     4.357 f  g0_b6_i_4/O
                         net (fo=7, routed)           0.827     5.184    g0_b6_i_4_n_0
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.152     5.336 r  g0_b2/O
                         net (fo=1, routed)           1.960     7.296    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.736    11.031 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.031    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TransmitByte_SW[3]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.694ns  (logic 5.622ns (52.574%)  route 5.072ns (47.426%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  TransmitByte_SW[3] (IN)
                         net (fo=0)                   0.000     0.000    TransmitByte_SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  TransmitByte_SW_IBUF[3]_inst/O
                         net (fo=2, routed)           2.113     3.590    TransmitByte_SW_IBUF[3]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.152     3.742 r  g0_b6_i_8/O
                         net (fo=1, routed)           0.283     4.025    g0_b6_i_8_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.332     4.357 r  g0_b6_i_4/O
                         net (fo=7, routed)           0.822     5.179    g0_b6_i_4_n_0
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.124     5.303 r  g0_b0/O
                         net (fo=1, routed)           1.854     7.157    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    10.694 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.694    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ClockCounter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Test2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.297ns  (logic 4.583ns (44.506%)  route 5.714ns (55.494%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE                         0.000     0.000 r  ClockCounter_reg[11]/C
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ClockCounter_reg[11]/Q
                         net (fo=4, routed)           0.812     1.330    ClockCounter[11]
    SLICE_X4Y82          LUT3 (Prop_lut3_I1_O)        0.124     1.454 f  Test2_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.952     2.406    Test2_OBUF_inst_i_8_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I5_O)        0.124     2.530 r  Test2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.970     3.500    Test2_OBUF_inst_i_4_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.124     3.624 r  Test2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.428     4.052    Test2_OBUF_inst_i_2_n_0
    SLICE_X6Y84          LUT6 (Prop_lut6_I4_O)        0.124     4.176 r  Test2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.552     6.728    Test2_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    10.297 r  Test2_OBUF_inst/O
                         net (fo=0)                   0.000    10.297    Test2
    V11                                                               r  Test2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.263ns  (logic 4.334ns (46.784%)  route 4.929ns (53.216%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_reg[19]/Q
                         net (fo=17, routed)          1.027     1.483    t_r
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.152     1.635 r  anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.903     5.537    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726     9.263 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.263    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReceivePort
                            (input port)
  Destination:            Test
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.568ns  (logic 5.018ns (58.570%)  route 3.550ns (41.430%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  ReceivePort (IN)
                         net (fo=0)                   0.000     0.000    ReceivePort
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  ReceivePort_IBUF_inst/O
                         net (fo=2, routed)           3.550     5.032    Test_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.568 r  Test_OBUF_inst/O
                         net (fo=0)                   0.000     8.568    Test
    K15                                                               r  Test (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BitCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ByteAssembly_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  BitCounter_reg[0]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  BitCounter_reg[0]/Q
                         net (fo=11, routed)          0.109     0.250    BitCounter_reg_n_0_[0]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  ByteAssembly[2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    ByteAssembly[2]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  ByteAssembly_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SerialData_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ByteAssembly_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.305%)  route 0.139ns (42.695%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  SerialData_reg/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SerialData_reg/Q
                         net (fo=11, routed)          0.139     0.280    SerialData
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.045     0.325 r  ByteAssembly[5]_i_1/O
                         net (fo=1, routed)           0.000     0.325    ByteAssembly[5]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  ByteAssembly_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BitCounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ByteAssembly_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.670%)  route 0.135ns (39.330%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE                         0.000     0.000 r  BitCounter_reg[1]/C
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  BitCounter_reg[1]/Q
                         net (fo=10, routed)          0.135     0.299    BitCounter_reg_n_0_[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.045     0.344 r  ByteAssembly[6]_i_1/O
                         net (fo=1, routed)           0.000     0.344    ByteAssembly[6]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  ByteAssembly_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Transmitter_Inst/TX_Serial_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.128ns (36.918%)  route 0.219ns (63.082%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[2]_inv/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[2]_inv/Q
                         net (fo=12, routed)          0.219     0.347    UART_Transmitter_Inst/CurrentState[2]
    SLICE_X1Y88          FDRE                                         r  UART_Transmitter_Inst/TX_Serial_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ByteAssembly_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ByteAssembly_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  ByteAssembly_reg[7]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ByteAssembly_reg[7]/Q
                         net (fo=2, routed)           0.169     0.310    data1[3]
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.355 r  ByteAssembly[7]_i_1/O
                         net (fo=1, routed)           0.000     0.355    ByteAssembly[7]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  ByteAssembly_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[2]_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Transmitter_Inst/BitIndex_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.226ns (63.444%)  route 0.130ns (36.556%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE                         0.000     0.000 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[2]_inv/C
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[2]_inv/Q
                         net (fo=12, routed)          0.130     0.258    UART_Transmitter_Inst/CurrentState[2]
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.098     0.356 r  UART_Transmitter_Inst/BitIndex[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    UART_Transmitter_Inst/BitIndex[2]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  UART_Transmitter_Inst/BitIndex_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Transmitter_Inst/TX_Serial_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.941%)  route 0.172ns (48.059%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[0]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=12, routed)          0.172     0.313    UART_Transmitter_Inst/CurrentState[0]
    SLICE_X1Y88          LUT5 (Prop_lut5_I4_O)        0.045     0.358 r  UART_Transmitter_Inst/TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     0.358    UART_Transmitter_Inst/TX_Serial_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  UART_Transmitter_Inst/TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.247%)  route 0.184ns (49.753%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[0]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=12, routed)          0.184     0.325    UART_Transmitter_Inst/CurrentState[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.370 r  UART_Transmitter_Inst/FSM_sequential_CurrentState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    UART_Transmitter_Inst/CurrentState__0[1]
    SLICE_X1Y87          FDRE                                         r  UART_Transmitter_Inst/FSM_sequential_CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[10]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cnt_reg[8]_i_1_n_5
    SLICE_X0Y82          FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[14]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cnt_reg[12]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------





