// Seed: 2279281229
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  generate
    for (id_4 = 1 - 1; 1; id_1 = id_3 + id_2 + 1) begin : id_5
      id_6(
          .id_0(1)
      );
    end
  endgenerate
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    output wire id_4,
    input uwire id_5,
    output supply1 id_6,
    input tri id_7,
    output logic id_8
);
  wire id_10;
  reg  id_11;
  always @(negedge 1) begin
    id_8 <= id_11;
  end
  module_0(
      id_10, id_10, id_10
  );
endmodule
