\hypertarget{structFSMC__NORSRAMTimingInitTypeDef}{
\section{FSMC\_\-NORSRAMTimingInitTypeDef Struct Reference}
\label{structFSMC__NORSRAMTimingInitTypeDef}\index{FSMC\_\-NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}}
}


Timing parameters For NOR/SRAM Banks.  




{\ttfamily \#include $<$stm32f10x\_\-fsmc.h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\_\-t \hyperlink{structFSMC__NORSRAMTimingInitTypeDef_a2ba90f4ec16bc38a2c4fa29c593b713b}{FSMC\_\-AddressSetupTime}
\item 
uint32\_\-t \hyperlink{structFSMC__NORSRAMTimingInitTypeDef_a917b227ccb0a765791897ce3647ab26b}{FSMC\_\-AddressHoldTime}
\item 
uint32\_\-t \hyperlink{structFSMC__NORSRAMTimingInitTypeDef_aaa0a9178766adeed424d5c4eb728d1b1}{FSMC\_\-DataSetupTime}
\item 
uint32\_\-t \hyperlink{structFSMC__NORSRAMTimingInitTypeDef_a3d98d57618e46ec6aa5d876dcc047d32}{FSMC\_\-BusTurnAroundDuration}
\item 
uint32\_\-t \hyperlink{structFSMC__NORSRAMTimingInitTypeDef_a251b439331b82eecea58aa3f8882ea15}{FSMC\_\-CLKDivision}
\item 
uint32\_\-t \hyperlink{structFSMC__NORSRAMTimingInitTypeDef_abc33886615fc3627448aa2dba11cfc77}{FSMC\_\-DataLatency}
\item 
uint32\_\-t \hyperlink{structFSMC__NORSRAMTimingInitTypeDef_a261d043a19cecf77e6859403be204efc}{FSMC\_\-AccessMode}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Timing parameters For NOR/SRAM Banks. 

\subsection{Member Data Documentation}
\hypertarget{structFSMC__NORSRAMTimingInitTypeDef_a261d043a19cecf77e6859403be204efc}{
\index{FSMC\_\-NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}!FSMC\_\-AccessMode@{FSMC\_\-AccessMode}}
\index{FSMC\_\-AccessMode@{FSMC\_\-AccessMode}!FSMC_NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}}
\subsubsection[{FSMC\_\-AccessMode}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NORSRAMTimingInitTypeDef::FSMC\_\-AccessMode}}}
\label{structFSMC__NORSRAMTimingInitTypeDef_a261d043a19cecf77e6859403be204efc}
Specifies the asynchronous access mode. This parameter can be a value of \hyperlink{group__FSMC__Access__Mode}{FSMC\_\-Access\_\-Mode} \hypertarget{structFSMC__NORSRAMTimingInitTypeDef_a917b227ccb0a765791897ce3647ab26b}{
\index{FSMC\_\-NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}!FSMC\_\-AddressHoldTime@{FSMC\_\-AddressHoldTime}}
\index{FSMC\_\-AddressHoldTime@{FSMC\_\-AddressHoldTime}!FSMC_NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}}
\subsubsection[{FSMC\_\-AddressHoldTime}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NORSRAMTimingInitTypeDef::FSMC\_\-AddressHoldTime}}}
\label{structFSMC__NORSRAMTimingInitTypeDef_a917b227ccb0a765791897ce3647ab26b}
Defines the number of HCLK cycles to configure the duration of the address hold time. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
: It is not used with synchronous NOR Flash memories. 
\end{DoxyNote}
\hypertarget{structFSMC__NORSRAMTimingInitTypeDef_a2ba90f4ec16bc38a2c4fa29c593b713b}{
\index{FSMC\_\-NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}!FSMC\_\-AddressSetupTime@{FSMC\_\-AddressSetupTime}}
\index{FSMC\_\-AddressSetupTime@{FSMC\_\-AddressSetupTime}!FSMC_NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}}
\subsubsection[{FSMC\_\-AddressSetupTime}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NORSRAMTimingInitTypeDef::FSMC\_\-AddressSetupTime}}}
\label{structFSMC__NORSRAMTimingInitTypeDef_a2ba90f4ec16bc38a2c4fa29c593b713b}
Defines the number of HCLK cycles to configure the duration of the address setup time. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
: It is not used with synchronous NOR Flash memories. 
\end{DoxyNote}
\hypertarget{structFSMC__NORSRAMTimingInitTypeDef_a3d98d57618e46ec6aa5d876dcc047d32}{
\index{FSMC\_\-NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}!FSMC\_\-BusTurnAroundDuration@{FSMC\_\-BusTurnAroundDuration}}
\index{FSMC\_\-BusTurnAroundDuration@{FSMC\_\-BusTurnAroundDuration}!FSMC_NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}}
\subsubsection[{FSMC\_\-BusTurnAroundDuration}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NORSRAMTimingInitTypeDef::FSMC\_\-BusTurnAroundDuration}}}
\label{structFSMC__NORSRAMTimingInitTypeDef_a3d98d57618e46ec6aa5d876dcc047d32}
Defines the number of HCLK cycles to configure the duration of the bus turnaround. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
: It is only used for multiplexed NOR Flash memories. 
\end{DoxyNote}
\hypertarget{structFSMC__NORSRAMTimingInitTypeDef_a251b439331b82eecea58aa3f8882ea15}{
\index{FSMC\_\-NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}!FSMC\_\-CLKDivision@{FSMC\_\-CLKDivision}}
\index{FSMC\_\-CLKDivision@{FSMC\_\-CLKDivision}!FSMC_NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}}
\subsubsection[{FSMC\_\-CLKDivision}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NORSRAMTimingInitTypeDef::FSMC\_\-CLKDivision}}}
\label{structFSMC__NORSRAMTimingInitTypeDef_a251b439331b82eecea58aa3f8882ea15}
Defines the period of CLK clock output signal, expressed in number of HCLK cycles. This parameter can be a value between 1 and 0xF. \begin{DoxyNote}{Note}
: This parameter is not used for asynchronous NOR Flash, SRAM or ROM accesses. 
\end{DoxyNote}
\hypertarget{structFSMC__NORSRAMTimingInitTypeDef_abc33886615fc3627448aa2dba11cfc77}{
\index{FSMC\_\-NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}!FSMC\_\-DataLatency@{FSMC\_\-DataLatency}}
\index{FSMC\_\-DataLatency@{FSMC\_\-DataLatency}!FSMC_NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}}
\subsubsection[{FSMC\_\-DataLatency}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NORSRAMTimingInitTypeDef::FSMC\_\-DataLatency}}}
\label{structFSMC__NORSRAMTimingInitTypeDef_abc33886615fc3627448aa2dba11cfc77}
Defines the number of memory clock cycles to issue to the memory before getting the first data. The value of this parameter depends on the memory type as shown below:
\begin{DoxyItemize}
\item It must be set to 0 in case of a CRAM
\item It is don't care in asynchronous NOR, SRAM or ROM accesses
\item It may assume a value between 0 and 0xF in NOR Flash memories with synchronous burst mode enable 
\end{DoxyItemize}\hypertarget{structFSMC__NORSRAMTimingInitTypeDef_aaa0a9178766adeed424d5c4eb728d1b1}{
\index{FSMC\_\-NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}!FSMC\_\-DataSetupTime@{FSMC\_\-DataSetupTime}}
\index{FSMC\_\-DataSetupTime@{FSMC\_\-DataSetupTime}!FSMC_NORSRAMTimingInitTypeDef@{FSMC\_\-NORSRAMTimingInitTypeDef}}
\subsubsection[{FSMC\_\-DataSetupTime}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NORSRAMTimingInitTypeDef::FSMC\_\-DataSetupTime}}}
\label{structFSMC__NORSRAMTimingInitTypeDef_aaa0a9178766adeed424d5c4eb728d1b1}
Defines the number of HCLK cycles to configure the duration of the data setup time. This parameter can be a value between 0 and 0xFF. \begin{DoxyNote}{Note}
: It is used for SRAMs, ROMs and asynchronous multiplexed NOR Flash memories. 
\end{DoxyNote}


The documentation for this struct was generated from the following file:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f10x__fsmc_8h}{stm32f10x\_\-fsmc.h}\end{DoxyCompactItemize}
