================================================================================ 
Commit: a015183e9f3699ab011f389aac8119294c6215e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:23:00 2018 -0700 
-------------------------------------------------------------------------------- 
Update IceLake 2402 Minor Version to 03.

Updating Minor Version for Labeling purposes.

Hsd-es-id: N/A
Original commit date: Tue Oct 2 16:56:18 2018 -0700
Change-Id: I03e9696acfea60947be7c48d82ee469d2c2faf69
Original commit hash: fc8b8910190cf9f2abfd867ab09c58fe3acd3451

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 28c08306a2ce21c176bb96d1a28135e64918ad7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:59 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL Bx Patch 0x24

Update ICL Bx with Patch 0x24

Hsd-es-id: 2205567401
Original commit date: Tue Oct 2 16:54:01 2018 -0700
Change-Id: I0cf99a2ab76017faeefc3b0d4d144c4644b35b95
Original commit hash: 74a8a0723688afb9cdcd921b4efc2979d5361b7e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: edc4b5ce24a6e2fa4745ef451565ad5525165818 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:58 2018 -0700 
-------------------------------------------------------------------------------- 
ICL [ICP-PCH] New ICL Platform VR POR file WW4018

Updated POR value for ICL-U PL4 Performance from 136W to 129W
Updated POR value for ICL-U PL2 Performance from 64W to 61W

Hsd-es-id: 1305928705
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305928705
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Oct 2 13:28:16 2018 -0700
Change-Id: I27c16a19152cba9a3e27b0d464f75a20a4dc9bee
Original commit hash: bad108c57f2b20c087ab34ed73105b0ccd55084f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 7e35b1ec83662ed5ae2231fb8be35891d1bdb9e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:52 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] RecursiveAspmConfiguration function needs to consume override policy to disable L0s and L1.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c

================================================================================ 
Commit: 829b205a9125fbfc7a2847abf945dccb91707547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:47 2018 -0700 
-------------------------------------------------------------------------------- 
Update IceLake 2402 Minor Version to 02.

Updating Minor Version for Labeling purposes.

Hsd-es-id: N/A
Original commit date: Tue Oct 2 12:47:59 2018 -0700
Change-Id: Ibd84be5d7815be0863bf0d2061b6917d96dfe1da
Original commit hash: d10f1faede20d43da164bc71082151afd73c3917

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2c17d372d8d024a818d24d857f6b4e05688cc266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:45 2018 -0700 
-------------------------------------------------------------------------------- 
.gitignore: Ignore .map files in the root

Hsd-es-id: 2205484974
Original commit date: Mon Sep 17 17:15:52 2018 -0700
Change-Id: I9a2062c44a40f5eb64181590a8d03243795f2661
Original commit hash: bf2ee06ed386fc9ef21d52ba7588819bd53cc704

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore

================================================================================ 
Commit: ff5b8f787c1f2899eee4a861298f6b1a545d0d3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:42 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL]: PostIbbVerification is not enabled

Set PcdPostIbbVerificationEnable PCD to TRUE.
Exclude FirmwareBinariesFv from BiosInfoChecker list because the FV only contains signed modules that are authenticated not by BIOS.
Added BIOS debug messages.

Hsd-es-id: 1506751500
Original commit date: Fri Sep 28 10:43:42 2018 -0700
Change-Id: Ib26895a24c0068d9647b9f83dbab84b58b84d4d2
Original commit hash: 6fed5ed3bb91b7ca8a2c40412bf7a2ce3a6eb7fe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/BiosInfo/BiosInfo.c
IceLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: eb5c1ee86bb59b45dc4f9b545611c7a2332f2d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:33 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2402_01

Hsd-es-id: N/A
Original commit date: Tue Oct 2 16:59:57 2018 +0800
Change-Id: Icdc5b1a1026add7a1b7348d0b1033bbb7db4b4a6
Original commit hash: 84361cf1b3a6f96b54c8bc57672a09084de69d10

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9997d8caf3dfbd6f74089ef2415c430a6de12f26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:32 2018 -0700 
-------------------------------------------------------------------------------- 
Clean up the platform override of BpCommonPkg\Tools\FitGen

To fix the gcc build fail

Hsd-es-id: 1506759901
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Oct 2 16:47:08 2018 +0800
Change-Id: I4cfc76f038f18b89a9e66e98c69dc362f59b8642
Original commit hash: b048aef41e6d8158f3a967b2b2c5757713c629fa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/BuildPlatTools.sh

================================================================================ 
Commit: 240b85042257b48ab200997956df0a9da09ebf47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:28 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Oct 2 00:10:04 2018 -0700
Original commit date: Tue Oct 2 00:10:04 2018 -0700
Original commit hash: 6c318fa6d488ed884e8fd5c5036a15622bc9f3ea

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f9395208349ee49e0c8642903be75d967e4cdc99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Tue Oct 2 00:04:25 2018 -0700
Original commit date: Tue Oct 2 00:04:25 2018 -0700
Original commit hash: d92649e6ed9be85f0d22ced23052becf4a35dd9e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 8b1f0ebfde1eee0a83083ece93e80f184e092ab1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:25 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Mon Oct 1 23:40:07 2018 -0700
Original commit date: Mon Oct 1 23:40:07 2018 -0700
Original commit hash: 17f4596531c148c162614e7e7d889996f3e13a4d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 8a138cb41309a58938e76febd393aea1f82fe469 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:23 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Fix eSPI Host C10 Reporting setup option

PeiEspiInitLib is missing code for enabling eSPI Host C10 enabling

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeSiliconPkg/Pch/Include/Library/PchEspiLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchEspiLib/PchEspiLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiEspiInitLib/PeiEspiInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiEspiInitLib/PeiEspiInitLib.inf

================================================================================ 
Commit: 2c442237cdd7e3d6b76eae985d9014e8ac849162 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:22 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Add additional BIOS platform policy knobs for USB3.1 tuning registers

Added Rx signal quality related fields to USB Config Block to allow for more tuning

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeSiliconPkg/Include/ConfigBlock/Usb3HsioConfig.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsHsio.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 75c2b69145133a196d4b85a827686d1967f0c043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:17 2018 -0700 
-------------------------------------------------------------------------------- 
Handling Device Info in NHLT

Remove excessive zeros bytes for each endpoint.

Hsd-es-id: 1806446506
Tracker-link: https://hsdes.intel.com/appstore/article/#/1806446506
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Fri Sep 28 14:44:10 2018 +0200
Change-Id: I81ea9767ad7f799c5e25f19614363f132ada9829
Original commit hash: bb608f21d4b8509989355fa22a4cc9fc38a4ccb7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeCreateNhltTableLib.c

================================================================================ 
Commit: 1c91f48fc2349c36a3ef8f20c32ed2650151fb4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:16 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] Enable PC10 by-default for B4 and C0 parts in BIOS

With C state set as AUTO from BOIS , the following flow is implemented
For ICL -U/Y,  (B0/B1/B2/B4/C0)stepping -> PC10
For ICL UN/YN, for any stepping(B0/B1/B2/B4/C0) its PC8

Hsd-es-id: 1606710552
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Mon Oct 1 17:17:41 2018 +0530
Change-Id: I989f2d5ae43d16d380d14e94e67de7059d8c7698
Original commit hash: 69a68c117f495bc94c70b39e9e8ba974774c349c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 68b870a071971238b439fda018c7f95b160de61f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:14 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH][TCSS] All TBT device(Tapex, TBT3 , TBT2) fails to enumerate only on port 4-TB

BIOS is using GPP_B12 instead of GPP_E12 for one of LSX pin for port-TB.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: 5d874fb2d4c39633d04f0ec4655f3085860a98b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:11 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Audio controller doesn't go to D3 even after a long period of in activity

GPIO GPP_R5 is set to Native F1 and is causing the D3 not to occur. Changing the GPIO to an unused GPIO fixed the issue.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: 14e18e076d89b5baea2515e26ffdae28b0f12496 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:22:06 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Source clocks are not mapped properly to ports on ICL UN platforms

Unused source clocks were not mapped correctly in BIOS causing PLLs not to powergate.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 5c7fc171ce1702707111556238ed7db5f918afba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:52 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Oct 1 01:41:12 2018 -0700
Original commit date: Mon Oct 1 01:41:12 2018 -0700
Original commit hash: 4efdd67914a1cf71d678b85b4f455e9bfb13c91b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ee2bd572432658c67fa6495b76c81b89b112eba7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:48 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Oct 1 00:26:17 2018 -0700
Original commit date: Mon Oct 1 00:26:17 2018 -0700
Original commit hash: 70b2cccd62e6875084e14389e71185fbb88ff75b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3fcbf4bf9aff87c304ed950cf5e24c44b4020376 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:47 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Oct 1 00:14:54 2018 -0700
Original commit date: Mon Oct 1 00:14:54 2018 -0700
Original commit hash: 923b95d00bb8f538393d4370d9216391eb6a1e8b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 98b60ff36aa22ba56757561f7a0fe72713741dcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:45 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Sun Sep 30 23:55:21 2018 -0700
Original commit date: Sun Sep 30 23:55:21 2018 -0700
Original commit hash: 04c52fdf8e65ca58a50d5d4bb6378c77756ab254

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: c629cd7994d9c3241a1f873b2eff0a468a30e065 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:44 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Change BIOS setup default to set the BIOS_FIVR_DYN_EN bit

PM_CFG3(PWRMBASE with MemOffset-0x18E0) bit 28 BIOS_FIVR_DYN_EN has to be set

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 238ad73489fe8b0bf0e8dc6bab432cd69d5d63ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:42 2018 -0700 
-------------------------------------------------------------------------------- 
Clean up the platform override of BpCommonPkg\Tools\FitGen

To remove the platform override of BpCommonPkg\Tools\FitGen

Hsd-es-id: 1506759901
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Sep 20 16:18:44 2018 +0800
Change-Id: I77ea0d55f6ac7cf3fd3d9c2171165952c0c2e271
Original commit hash: 64616c5ca934fcc73b7b324a04e811f6a0b39df9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.exe
IceLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/FitGen.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/GNUmakefile
IceLakePlatSamplePkg/Override/BpCommonPkg/Tools/FitGen/Makefile
IceLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/FitBpmGen.bat
IceLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat

================================================================================ 
Commit: ea04992adf3091c0590f48007f968e18e3bb6bcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:39 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Add support for customer DLL tuning for SD and eMMC

This new BIOS feature allows customer to provide
the BIOS with DLL values for SD and eMMC tuned specifically
for their platform. To support this RC exposes a set of new policies

typedef struct {
  UINT32  TxCmdDelayControl;
  UINT32  TxDataDelayControl1;
  UINT32  TxDataDelayControl2;
  UINT32  RxCmdDataDelayControl1;
  UINT32  RxCmdDataDelayControl2;
  UINT32  RxStrobeDelayControl;
} SCS_SD_DLL;

That allow customer to provide their custom values to be programed instead of
BIOS defaults. Customer is supposed to fill all DLL values with valid values(selective tuning is not supported)
and set the UseTunedDlls flag in SDCARD/EMMC config. This new interface supersedes
old tuning interface for eMMC(HS400 tuning policies) and SD card.

To accomodate this new interface eMMC software tuning module has been separated from
PEI initialization module policies. New structure SCS_EMMC_SOFTWRE_TUNING_RESULTS has
been added to SCS_EMMC_DXE_CONFIG to provide previous tuning results to the software
tuning module. For S3 resume case boot script that will program the software tuned DLLs
has been added.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Features/EmmcSoftwareTuningStorage/EmmcSoftwareTuningStorage.c
IceLakePlatSamplePkg/Include/ScsEmmcSoftwareTuningVariable.h
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeSiliconPkg/Pch/Include/ConfigBlock/ScsConfig.h
IceLakeSiliconPkg/Pch/Include/Protocol/ScsEmmcSoftwareTuning.h
IceLakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsInitInternal.h
IceLakeSiliconPkg/Pch/Library/Private/PeiScsLib/PeiScsSdHc.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/EmmcSoftwareTuning/EmmcSoftwareTuning.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/EmmcSoftwareTuning/EmmcSoftwareTuning.h
IceLakeSiliconPkg/Pch/PchInit/Dxe/EmmcSoftwareTuning/EmmcSoftwareTuningIcl.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/EmmcSoftwareTuning/EmmcSoftwareTuningIcl.inf

================================================================================ 
Commit: e7f8fc62f31e1e128e7cd80009c65588cc10b149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Sep 30 00:22:54 2018 -0700
Original commit date: Sun Sep 30 00:22:54 2018 -0700
Original commit hash: 30cb72b3dd31440b91bacde9b66f38e3186181ab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 03721c5d1de2810d221d2c83f99017cc07de9703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:33 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Sep 30 00:12:58 2018 -0700
Original commit date: Sun Sep 30 00:12:58 2018 -0700
Original commit hash: 698e861f206b0f21e1807b41f517aaf7eb8dde18

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c1f39993d9674d15042d12e834aa07bebc719ce6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:32 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Sep 30 00:08:21 2018 -0700
Original commit date: Sun Sep 30 00:08:21 2018 -0700
Original commit hash: 9b5704d57de37eb1cc0b8b6a3ee708f628e5bdd0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a9a2da3d91fc6305636bba57d057cb19744664f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:31 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS needs to integrate ICL Bx production patch 0x24

Inegrated ICL Bx production patch 0x24

Hsd-es-id: 2205567401
Original commit date: Sat Sep 29 21:33:38 2018 -0700
Change-Id: Iadd9ff738d8246d6a59c603ef5768e68c8939e7d
Original commit hash: 2a6acd733b48a477c9dd0c66ba6fe1f598feba74

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 4d1f291e3d4f841edbb405736d4fb744cdbb695b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:29 2018 -0700 
-------------------------------------------------------------------------------- 
AMT BIOS Features default Disable will issue Global Reset with plug-in usb flash.

Original commit date: Tue Sep 11 15:52:45 2018 +0800
Change-Id: I001923cf57734bf67d484bde3d6e9fe18786d302
Original commit hash: 70bf93941ed8b8faabfb69ac06d1313cb44c3202

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Csm/LegacyBiosPlatformDxe/LegacyBiosPlatform.inf
IceLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
IceLakePlatSamplePkg/PlatformInit/PolicyInitDxe/PolicyInitDxe.inf
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInit.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInitDxeFsp.c

================================================================================ 
Commit: 872ab045fcfcebfde20d71c04c25f8bdb8603934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:28 2018 -0700 
-------------------------------------------------------------------------------- 
SUT Getting restarted at 007F PC(Looping in 0010-007F PC) after setting serial debug messages to Load,Error,Warnings,Info and Verbose and RAM Enabled.

Resolution1: Fix RamDebugLib policy
Resolution2: Modify PEI/DXE/SMM debug routine by RAM

Hsd-es-id: 2205349761
Original commit date: Thu Sep 6 10:39:14 2018 +0800
Change-Id: I2edf07aec84b4b5b7e4afe08ae008932de578686
Original commit hash: cb845c59c8e5295ee32bd4edc245a0c3648d0fec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/RamDebugLib.h
ClientCommonPkg/Library/BaseRamDebugLib/BaseRamDebugLib.c
ClientCommonPkg/Library/BaseRamDebugLib/BaseRamDebugLib.inf
ClientCommonPkg/Library/BaseRamDebugLibNull/BaseRamDebugLibNull.c
ClientCommonPkg/Library/BaseRamDebugLibNull/BaseRamDebugLibNull.inf
ClientCommonPkg/Library/DxeRamDebugLib/DxeRamDebugLib.c
ClientCommonPkg/Library/DxeRamDebugLib/DxeRamDebugLib.inf
ClientCommonPkg/Library/PeiRamDebugLib/PeiRamDebugLib.c
ClientCommonPkg/Library/PeiRamDebugLib/PeiRamDebugLib.inf
IceLakePlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 634a65363246521ceecafac574ea738e41029045 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:27 2018 -0700 
-------------------------------------------------------------------------------- 
[ICLR][DMI]Implement CpuDmiBasicInit and ConfigureCpuDmiAspm functions

Programmed CpuDmiBasicInit and ConfigureCpuDmiAspm with register values defined in BWG

Hsd-es-id: 1606689171
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Sep 20 10:52:54 2018 +0530
Change-Id: I1ce2162c1832ef149f668afd75a49976f9afdbe3
Original commit hash: 2a1eb4bbd1c040a2d65d74f8640185f0fefb46a6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsDmi.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsDmi16.h

================================================================================ 
Commit: f363182deabe4a2bba83c893d80a1fc8cad34c18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:26 2018 -0700 
-------------------------------------------------------------------------------- 
ICL FSP Wrapper build does not set TSEG to WB which may impact responsiveness

Set SMRAM as WB in "End of PEI" stage.
It is same behavior as CFL/CNL SHA1 ID: f2900482109922a6de7944344a7cfc534ae5b82f

Hsd-es-id: 1506754482
Original commit date: Thu Sep 13 16:21:47 2018 +0800
Change-Id: I6e0c4fc01e726702f21b053abbd0c45d26cd24b0
Original commit hash: ccebb07e83fcd524bbfeeae5b6e99ac71abaef58

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

================================================================================ 
Commit: 7d47dae4a13d17769ddba972ff5229ff65fa853b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:24 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-U-SDS:Virtual Keyboard not showing after setting EDK Shell as a First Boot Order.

Virtual Keyboard not Showing after setting EDK Shell as a First Boot Order.

VKB not showing after boot into EDK Shell as a First boot device.

Hsd-es-id: 2205510849
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205510849
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Sep 26 13:05:56 2018 +0800
Change-Id: If98d6fe96f06769b85ed2d08d1b0ac9c2c07582c
Original commit hash: 8f3e40e0103442c8cc48f4a0342f349c437b52b9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 45f093293f91c2874340502ddc73ca8097d010b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:22 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Sep 29 17:12:36 2018 -0700
Original commit date: Sat Sep 29 17:12:36 2018 -0700
Original commit hash: 188d36420a3bef652ced6126a41bd6b87b0fdcb4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c

================================================================================ 
Commit: 4a55d83b146f06edf33851c52a5004685a5e15a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:20 2018 -0700 
-------------------------------------------------------------------------------- 
ICL YN BIOS[B1 Stepping] : System is not booting to BIOS page while pressing F2 at first boot after flashing Performance Bios

Update ps2kbd and usbkbd to ConIn variable in case boot mode is BOOT_WITH_DEFAULT_SETTINGS.
Make sure keyboard can be used at first boot after flashing perormance bios.

Hsd-es-id: 1606672975
Original commit date: Wed Sep 26 14:04:05 2018 +0800
Change-Id: If45c81003bbfbb4f69401a5586b565af2a944e83
Original commit hash: 81d1e5a613d8685f2414c68a9c8d56ffddf306a4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 040f721fbf42e08d2382cd4b46a80da9da7869df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:19 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS[B2 Stepping][Regression] : Bluetooth Configuration option is not available under TPV EFI Device Manager with EFI Network Enabled

Rename BleFw_HrP.bin to 3713100604000b1100.bin for BT vendor driver.

Hsd-es-id: 1606667711
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606667711
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Sep 14 14:54:56 2018 +0800
Change-Id: I16f195bf9daa3fdb8cf55b79916492a2e8caf3a9
Original commit hash: 806eda0241c1e3243590b54c47e2353b9a6cc62e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 8698e6020c2636d75f59ff840d39c959b8a1eeaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:18 2018 -0700 
-------------------------------------------------------------------------------- 
Correct BIOS logic error in WWAN PSTA method

Changing "If(Not(\PIN.STA(PWRG)))" to "If(LNot(\PIN.STA(PWRG)))"

Hsd-es-id: 1506756728
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506756728
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Sep 17 10:44:27 2018 +0800
Change-Id: I31c5186dff798fb075721c23c4c7b69126a5e876
Original commit hash: 448a2412695a2d657d6dd39f5f65164979e0adfb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl

================================================================================ 
Commit: f0980d18811a385b6bdff97530b63f731a0d1bc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:16 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] BIOS send PCI_IRQ to IOM for CPU xDCI Support

Update TCSS XDCI INT pin INTA and IRQ_16

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: fd96206323c14ce193fdecf281d1ebe3e7e44221 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:12 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] NPK clkreq is active when TraceHub is enabled from BIOS and blocks main PLL shutdown

Once sending IPC1 npk un-gate command, PMC may keep npk wake signal which asserts npk_clkreq and block main PLL shutdown,
using global reset to un-gate trace hub to w/a the PMC FW issue; Modified TraceHub Lib to be PEI Lib that can use PEI service for global reset

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeSiliconPkg/Pch/Include/Private/Library/PchTraceHubLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiPchTraceHubLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchTraceHubLib/PeiPchTraceHubLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLibPreMem.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLibNull/PeiPchTraceHubLibNull.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLibNull/PeiPchTraceHubLibNull.inf
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/SiPkgPeiLib.dsc

================================================================================ 
Commit: b8d72b49d799b231d8cceee5832541756e8e1724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:10 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] USB Exposed  port system test case failed with error "Failing Exposed Connector and Failed to verify consistent USB 3.0 Port Mapping. USB 3.0 Hub must enumerate on each exposed connector.

Create new SSDT table for ICL-YN

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclYNLpDdr4Rvp.asl
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: b4d4fbc61c501577d4ebdbe74113126284e013ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:04 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Sep 29 00:13:36 2018 -0700
Original commit date: Sat Sep 29 00:13:36 2018 -0700
Original commit hash: e634ab204b661712c4b93ad98176f67d9a7fb5ee

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a60f3c2293860585e6409494055ec6ff78625045 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:21:03 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Sat Sep 29 00:03:21 2018 -0700
Original commit date: Sat Sep 29 00:03:21 2018 -0700
Original commit hash: 6718babffdd037d5b4bb7f34e56971f08fb4dc84

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0edf6141be510362e96fade9dee2dce0cac719bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:20:59 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] VccIN VR doesn't have PS-states

Update defaults for Psi thresholds in .hfr file.

Hsd-es-id: 1305893479
Tracker-link: https://hsdes.intel.com/appstore/article/#/1305893479
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Sep 28 12:14:55 2018 -0700
Change-Id: I2e16baf238369cefdc5d94db535ca1f33bfe33b6
Original commit hash: 8137dcd874ea81257a48922ed4d60c914d5f31b0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h

================================================================================ 
Commit: 47817306800917b1eb79b17e44a4e035e3040453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:20:45 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Sep 28 00:14:31 2018 -0700
Original commit date: Fri Sep 28 00:14:31 2018 -0700
Original commit hash: d3ed332ca6794a8ac75b2350f4dc15cc4b13e143

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ab088a1bd51abe339fe176f9e57ad90adff7a8dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:20:43 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Fri Sep 28 00:03:16 2018 -0700
Original commit date: Fri Sep 28 00:03:16 2018 -0700
Original commit hash: aed07237d41c99312323efa744b75f407587d18f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 561b9b0f278d9cebe2a73b0d25e226232e05dee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:20:36 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-U-SDS:Unable to move the selection up using "+" Key in Virtual Keyboard.

Unable to move the selection up using + Key in Virtual Keyboard.
While trying to change the Boot order using + AND - Keys in Virtual Keyboard-It is Failing while using "+" Key and Passing with "- " Key.

Hsd-es-id: 2205466545
Original commit date: Tue Sep 25 09:09:18 2018 +0800
Change-Id: Ib50d386244312f0755a66ec0dce7da16bb7aaaa2
Original commit hash: bf1ab52276c7a40e65cb079dd4e3737d7438e374

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/VirtualKeyboardDxe/Keyboard.c

================================================================================ 
Commit: 5a42f602bbf77e3ec3fb529541db4d14b8f5301b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:20:14 2018 -0700 
-------------------------------------------------------------------------------- 
Uploading RST PreOS, version 17.0.0.3679

Changes from the last version:
RCRs
1406795107 Adding Storage Security Command Protocol support for logical volumes member disks.

BUGs
1305911326 [RCmpSata][ICL] SATA Mode Select Set to RAID reports FAIL although Intel RST Premium With Optane Support Mode is Enabled
1305911066 Single NH NVMe drive (HW remapped) is recognized in PreOS as a part of TG drive.

Hsd-es-id: 1806455447
Original commit date: Thu Sep 20 17:14:06 2018 +0200
Change-Id: Iff00219706690b35fd246dff60c52a493bc63127
Original commit hash: 14502d81d11c36ff479f33030b5005e8b4549ede

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Csm/LegacyRom/RaidRom/RaidOrom.bin

================================================================================ 
Commit: 5ca1148dff4b935b52ec9327b6238019e1f5f214 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:20:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Sep 27 00:16:27 2018 -0700
Original commit date: Thu Sep 27 00:16:27 2018 -0700
Original commit hash: b75288b9aa2b95110b35c91decb2c73a121a22e5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 205ed7891fbaadbef7eea8d5fcde50f1d48d28da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:20:08 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Thu Sep 27 00:11:50 2018 -0700
Original commit date: Thu Sep 27 00:11:50 2018 -0700
Original commit hash: fa3a82a98a9ac240cebab363943bfd0a06ad77a9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ccc12c2803117372b77ca0031846652e41c719d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:20:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Sep 27 00:08:10 2018 -0700
Original commit date: Thu Sep 27 00:08:10 2018 -0700
Original commit hash: 5e46335d5b0086978625c0c23b677c1756a4b1a5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5631fe5f01056e6e1b1496a87aa37ec667a73991 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:20:04 2018 -0700 
-------------------------------------------------------------------------------- 
[TGL] Use BuildOptionPcd to change PCD setting through command line

Build Option Pcd Implement

Hsd-es-id: 1505306289
Tracker-link: https://hsdes.intel.com/resource/1505306289
Attestation-link: TigerLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Sep 12 14:05:13 2018 +0800
Change-Id: I2e67666cb4f735456dadbc067807c261439ac499
Original commit hash: d27cadda9a1ed4284399abd4158f64223d11fa3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
ClientSiliconPkg/Override/IntelFsp2Pkg/Tools/GenCfgOpt.py

================================================================================ 
Commit: f29e1b117ff595331d45791f130ab6839d874bfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:45 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Sep 26 00:09:32 2018 -0700
Original commit date: Wed Sep 26 00:09:32 2018 -0700
Original commit hash: 6c09421cabb19075862387ed1e1c0547337517dd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 18066f0832a2872cf9dfb37f4d0952a24ceb2f04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:44 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Sep 26 00:05:10 2018 -0700
Original commit date: Wed Sep 26 00:05:10 2018 -0700
Original commit hash: 52fecace00ee602326b1b7ea2ec799bd4940d7dd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 5182ef1d4e943175627ef7144591179ae46e56e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:42 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2392.04

Updated the BIOS ID from v2392.03 to v2392.04

Hsd-es-id: N/A
Original commit date: Wed Sep 26 11:41:56 2018 +0800
Change-Id: I9cb2ae9f02aae493d842b796b141052b3723f8bf
Original commit hash: 2d64b0a874af7ed137051ab269ac417ea744349f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7972872988495d1e5f39a822bfc793e15d01633d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:41 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL- UN][RS4][GFX] Display not coming up over native mDP port

Fix debug build hanging.

Hsd-es-id: NA
Original commit date: Wed Sep 26 12:28:20 2018 +0800
Change-Id: Ie7de2f09b223b9243cb2cbc30c6c9bfa86004369
Original commit hash: aa1f8137cbbb912463d62f3723280113ca84084c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: e28fd9633056e2ca07d03d4f9633435f2e22dac8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:39 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "[PCH] Audio controller doesnt go to D3 even after a long period of in activity"

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: 35043bbdf61b27c2b3f8f48de83f89ee66b9ba14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:35 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Audio controller doesnt go to D3 even after a long period of in activity

GPIO GPP_R5 is set to Native F1 and is causing the D3 not to occur. Changing the GPIO to an unused GPIO fixed the issue.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: 6d3decbc1873455710c20236d54719d32f3dd03e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:33 2018 -0700 
-------------------------------------------------------------------------------- 
Update IceLake BIOS ID from 2392.02 to 2392.03

Updating Minor Version for WW39 label.

Hsd-es-id: N/A
Original commit date: Tue Sep 25 15:18:44 2018 -0700
Change-Id: I2383446a938b58de645cf8c1cc65c87a86fec391
Original commit hash: d4de1c470991bc7aff12756329c7335e6a373a19

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: db274c2fb58d237e610672b5aba426781625f8c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:32 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL- UN][RS4][GFX] Display not coming up over native mDP port

Adding break statement in boardinitlib

Hsd-es-id: no hsd
Original commit date: Tue Sep 25 15:05:56 2018 -0700
Change-Id: Iad0fcb0a35e827709c49a7b8da6099c905f9f335
Original commit hash: a373d37f723d8865a4802530d306d7746bc25015

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 69d8b8a92b729fb7db3e970fb5c9155de85ad6c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:31 2018 -0700 
-------------------------------------------------------------------------------- 
Update IceLake BIOS ID from 2392.01 to 2392.02

Updating Minor Version for WW39 label.

Hsd-es-id: N/A
Original commit date: Tue Sep 25 10:06:45 2018 -0700
Change-Id: I70d50ed267ec1a21b530f5ef5c8b1aefa7f05445
Original commit hash: 412772f280d6043c2b7af3a764738c469e1ca75a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 908e6878fdf3d264b4a2fcaddd03a29aacae4791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:30 2018 -0700 
-------------------------------------------------------------------------------- 
[SA][PCH][GFX] Display not coming up over native mDP port

Added setup option to enable mDP port by default on ICL UN Platform.

Hsd-es-id: 1606673974
Original commit date: Thu Sep 20 21:45:00 2018 -0700
Change-Id: I4f82e4f406046c53d12b32ad9dca9fcdd196f302
Original commit hash: ebe2b76aff27a41671c3867371432954da9fb081

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
IceLakePlatSamplePkg/Setup/ConnectivitySetup.uni
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: 3a07a845b0420067bd8c0f907c4834eb08ad78d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:24 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][Security]:Observing Soft Hang with PC 1096 with external GFX card(AMD Baffin Card) connected

Hsd-es-id: 1606694756
Original commit date: Tue Sep 25 18:59:33 2018 +0530
Change-Id: I3ee10c4e1e557cb6182efe992273ee4acc21e642
Original commit hash: aa492eb6c2cd816c6a1f0bf58773e63a115811fe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.h
IceLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 4f5a29771f9ee2dd29bcfaf3b0f7e883fc7395eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:19 2018 -0700 
-------------------------------------------------------------------------------- 
ICL [ICP-PCH] New ICL Platform VR POR file WW3818

Added ES1 vs. ES2 sku detection and updated ICL U/Y values.

Hsd-es-id: 1806446965
Tracker-link: https://hsdes.intel.com/appstore/article/#/1806446965
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Sep 24 16:56:16 2018 -0700
Change-Id: Ia6801f9e3e022e12ce6a803f6feddc16c3334048
Original commit hash: 163b29a1500d279f17ee5a7c89f5ea064f5913b8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h

================================================================================ 
Commit: 9f442e5156afc9ed2fad8cdb668bd30bbff366de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:05 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2392_01

Hsd-es-id: N/A
Original commit date: Tue Sep 25 17:44:33 2018 +0800
Change-Id: I3643c29cfb8a027c0da546251095e3953c09c663
Original commit hash: d2445f913002d00fdd84f0e3bb55e956ed9876c5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9d2ccaf1852184ca024cee918deea7eaad19e47d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:04 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 25 09:43:15 2018 +0000
Original commit date: Tue Sep 25 09:43:15 2018 +0000
Original commit hash: 82c9ccd54d021630492ccce619cb265ccfc7ee9e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7dea9292770526e6883e8317cf45d172b6bcf5de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:03 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH][TCSS] Enable additional CPU_WAKE_EN of GPE in order to allow CPU to PCH wake pin asserts in CS/S0ix and S3/S4.

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
IceLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXdci.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXhci.asl
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsPmc.h

================================================================================ 
Commit: 462a9a99c77e275b5f1814e9e5cf9be382bdd3b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:02 2018 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Autowake from S3 after any device connection with CCG5 PD FW 3.2

Request change GPP_B_2 to function 1 from GPIO mode

Hsd-es-id: 1407859586
Original commit date: Thu Sep 20 10:11:17 2018 +0800
Change-Id: Iebed1d8e43f400f1c40e4078e6a00cac36ec001d
Original commit hash: 0b5ae99969f0243095b52d87042bd16eb68c5028

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h

================================================================================ 
Commit: 0e8d97fae21e5e95f3e4dbabe643cc10adabcc4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:01 2018 -0700 
-------------------------------------------------------------------------------- 
Fix GCC FSP build fail issue

Hsd-es-id: N/A
Original commit date: Tue Sep 25 17:17:52 2018 +0800
Change-Id: Ie8e4f71d20354960f41b8a3adc4bf81bc20634fe
Original commit hash: 9912fca38e0cbeaaa88b0103c17eb9be55066e06

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.fdf

================================================================================ 
Commit: 35eb4b91ab65d6356e721b47fb2aaddfba749b44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:19:00 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL U B1][VTD] MCA (SAD_ERR_MMIO_MODIFIED) when utilize DMAR BIOS support - Take 1
Handling PHMR part, PLMR is still under discussion.

1. IOP source decode issue, request to  overlap w/ physical mem only w/ PMR(PHMR & PLMR)
2. Trending to change PLMR = 0 - (TSEG - DMA buffer), PHMR = 4G - TOUUD

Hsd-es-id: 1305892851
Original commit date: Mon Sep 24 14:53:54 2018 +0530
Change-Id: I313af396f0467b397d26afa7fbd997fd2383c5dc
Original commit hash: b57a74568260471e154f224c4cf5533c32096f62

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/DmarTable.c
IceLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmr.c
IceLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.c
IceLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.h
IceLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.inf
IceLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPei.uni
IceLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/IntelVTdPmrPeiExtra.uni
IceLakePlatSamplePkg/Features/VTd/IntelVTdPmrPei/VtdReg.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 3c5c2abe499aa32bf1aa2ae10899e8eb5194d3eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:56 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Sep 25 00:23:55 2018 -0700
Original commit date: Tue Sep 25 00:23:55 2018 -0700
Original commit hash: f3edb260c27a493909766fd0522a5f42516c4f15

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1a34c5fe3fd0378c8a45be7d382981cf888517f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:53 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Sep 25 00:13:02 2018 -0700
Original commit date: Tue Sep 25 00:13:02 2018 -0700
Original commit hash: 9949585bf01b589ca96abcb37ec9f98f08520ae2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b5bae25542f7569d9a61b81d40843c4ebdcad785 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:52 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Tue Sep 25 00:04:14 2018 -0700
Original commit date: Tue Sep 25 00:04:14 2018 -0700
Original commit hash: 65d8f6d7c25573307e34e8092cabea38cb1cd8f7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1d1fd29709800d8f2ad93f5d49d919037aa3d5fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Mon Sep 24 23:41:01 2018 -0700
Original commit date: Mon Sep 24 23:41:01 2018 -0700
Original commit hash: ec3f1b96b4ec8dc49096a44f5dc1f27e7cd7c291

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h

================================================================================ 
Commit: 6936fbc9794c34b8766f3fb255c77d0b892dcea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:49 2018 -0700 
-------------------------------------------------------------------------------- 
USB Keyboard is still working in PS/2 console with fast boot enabled  and PS/2 serial console enabled with COM port support.

* bug fixed for gUsbBluetoothHostController code trigger Usb keyboard driver blinding in fast boot mode.
* Always connect USB controller when enter shell to avoid usb keyboard doesn't work in fast boot mode.

Hsd-es-id: 1604785524
Original commit date: Thu Sep 20 17:46:39 2018 +0800
Change-Id: I96b160de0bbaa2d67e54e39ab38b598bb9167d18
Original commit hash: d79a53a5285fc105a7b680a8a44619aeead9698b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 6fca2e247b87828903d052fee29d62fe034a7e5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:48 2018 -0700 
-------------------------------------------------------------------------------- 
Clean up the platform override of BpCommonPkg\Universal\WifiConnectionManagerDxe

Remove IceLakePlatSamplePkg\Override\BpCommonPkg\Universal\WifiConnectionManagerDxe because is not in used

Hsd-es-id: 1506759919
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Sep 20 17:16:10 2018 +0800
Change-Id: I12450deaaaa67a5170fa820a532b08f7e34c67c4
Original commit hash: 8646b7bdc295de941af5810f7c9344f39bda4ef8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/EapContext.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsProtocol.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsProtocol.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsService.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsService.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsServiceSample.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/KeyLib.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/KeyLib.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableFormatEx.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrComponentName.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrComponentName.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfig.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigHii.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriverBinding.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrFileUtil.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.h
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
IceLakePlatSamplePkg/Override/BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h

================================================================================ 
Commit: a1005c2ceb1246de43a68253abbd0460d5132277 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:47 2018 -0700 
-------------------------------------------------------------------------------- 
PeiCore -> PeiImageRead() caused 900ms latency in FSP-M

BP owner already fixed this issue but we need the override for chrome team before it's integrated in next BP release.

Hsd-es-id: 1506755739
Attestation-link:  IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Sep 17 18:10:47 2018 +0800
Change-Id: Ida86b249181a38604ffca4aec5224e3e85f34adb
Original commit hash: 29a557bcc61f4eb7ecf188b14c3feed74d57ef90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Image/Image.c

================================================================================ 
Commit: ec52bedd131083c96db62a3313912abe04888183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:46 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 25 01:36:14 2018 +0000
Original commit date: Tue Sep 25 01:36:14 2018 +0000
Original commit hash: 4f4aea45a84bc01b5dae54174b3e7a255ac29dac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 320005d275d88118995150335baa66938068bb04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:44 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] "Read Voltage Centering" training showing weird margins at G2

Add new Training Step Sense Amplifier Correction

MrcSenseAmpOffsetCorrection algorithm:
1. Get Rx Vref range for margining.
2. Perform full Rx Vref range sweep and collect Error Bit mask for each Vref.
3. Find a biggest Pass region for each bit.
4. Calculate the Vref center for each bit and average Vref per byte.
5. Calculate offset that will be added to original senseamp value in order to bring a Vref center of each bit as close as possible to average Vref of whole byte.
6. Set new Senseamp offset value.

Add New Bios Setup menu Item "Sense Amplifier Correction" to control the Training.
Fix DCC Oposit messages in Setup.

Original commit date: Mon Aug 27 18:17:11 2018 +0300
Change-Id: I7f3b441c0817c2f622910d8808440d6f9aedb3da
Original commit hash: 8ad901afbcb3514c3616e2da74c06e11906f45a4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: cc48d41fd36c3914af6c8f0a018cf77b0016b214 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:41 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 25 01:10:50 2018 +0000
Original commit date: Tue Sep 25 01:10:50 2018 +0000
Original commit hash: 6ec51f0fa7d84d2acf147579119272799835afac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d9753fb06600b9f0458bb0938a96ee8c2adcb01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:40 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: Enable Read On-Die Termination Training

Enable Read On-Die Termination (RDODTT) as default

Original commit date: Mon Sep 17 15:54:57 2018 +0300
Change-Id: If9774368808d771e157216f6613965d0ab744828
Original commit hash: bbd1f150e44aeadd0cc534a3701f67ba79e8d272

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 077cad2a1b5c4bb03ceda4aa7736f2ad1ad1609c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:38 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-YN][System] Three Unknown Yellow bangs  observed in  device manager  under " Others"

Removed the YBs related to Audio DSP, GNA device, control logic for MIPI camera configuration and UCSI Connector Manager

Hsd-es-id: 1909255671
Original commit date: Wed Sep 19 14:56:19 2018 -0700
Change-Id: Ica3f0d7035eef7a8985d8e22672e7fd22247c057
Original commit hash: df5dc3a3bf109e7c26ed4cf6016b429510d50f27

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c

================================================================================ 
Commit: 5fea298b1c7ccadc1418dfa197aff2b3a13823b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:37 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 25 00:43:14 2018 +0000
Original commit date: Tue Sep 25 00:43:14 2018 +0000
Original commit hash: a5154bc16f2282df4ee42f643d5a13a61fd81d9e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85cacd5390b9a1d4223874d74c91fe7e2e3ce332 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:36 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL- UN][RS4][PM] Attempting Sx (S3/S4/S5 ) results in auto wake on ICL UN platform

Removed un used GPP_A9 GPIO pin which was causing this issue

Hsd-es-id: 1606676294
Original commit date: Fri Sep 21 00:02:26 2018 -0700
Change-Id: Icc10dc37648576fd7438b231e15a921adc5c39a2
Original commit hash: 4db866f362d334bc7827dae642f0e507aed2682e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h

================================================================================ 
Commit: 6e2e5246cc4326d3e98471acf24d0bf70bc2dd9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:35 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Fix initial DRAM temperature programming per-rank

DDR4/LPDDR4 rank temperature register has to be programmed to "Hot" temperature befure the first LPDDR4/DDR4 temperature read occurs.
This behavior needs to be fixed so that only populated ranks will be programmed to "Hot", and keep un-populated ranks with default temperature prior to temperature reads.

Original commit date: Mon Sep 24 11:01:03 2018 -0700
Change-Id: Ida214f6d47941034dc3e4ee4f83c9e655b8ff702
Original commit hash: c130018f2d16b89596ea6b106469837f5622ae72

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 83f33b24a42b1b3931168118b65fab686eb5a0c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:29 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL][TXT][PTT] Enablement of TXT with PTT

Do not allow if any TPM device including PTT is not present;
Removed the code related FVECIDX/FVECTDATA register;
Remove incorrect code related with tpmEstablishment bit for PTT

Hsd-es-id: <HSD-ES bug id>
Original commit date: Tue Sep 18 16:09:28 2018 -0700
Change-Id: I73f82a197c75350f086d8250ea05cea42efc5ab2
Original commit hash: bbc41ab85236f50724d94b69dbee8200779cb0d8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPei.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c

================================================================================ 
Commit: b875f0645c9c2e96df12bb202a5c26330bbde58a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:18 2018 -0700 
-------------------------------------------------------------------------------- 
Update BIOS_ID to v2391.01

Hsd-es-id: N/A
Original commit date: Mon Sep 24 19:44:30 2018 +0800
Change-Id: I8759555197f88fc6c98cb60bd653edd091792dd9
Original commit hash: ce20a741acc0de3ab96d4ed1b35edc57562dac64

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 243f34264513c30341495c0457e3d33de76edff0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:17 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] BP 1.5.2.0 formal core sync up

Update library for BP1520

Hsd-es-id: 1506653550
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506653550
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Aug 24 14:06:53 2018 +0800
Change-Id: I3055d552d9dc57945daee48e51667aee927832f6
Original commit hash: b4c0b575996b2e4ba9d9753b65268aa5b5979a78

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 44cc986bf07a7a489dff0f9ecf42cf278e469f77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:12 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Sep 24 00:24:24 2018 -0700
Original commit date: Mon Sep 24 00:24:24 2018 -0700
Original commit hash: 7251c0d250b6805edde0e775e8faded451e4192a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f07ea6d4297dc1c01f0a57ab8eae1103b65eb583 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:11 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Sep 24 00:13:54 2018 -0700
Original commit date: Mon Sep 24 00:13:54 2018 -0700
Original commit hash: 95e9577125a2813521b4ce7e167647820e6538b5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 806772cf3ca01d4e816f75dbf86879c85e0d518c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:10 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Mon Sep 24 00:03:42 2018 -0700
Original commit date: Mon Sep 24 00:03:42 2018 -0700
Original commit hash: afc69292bf5b103bac8d9388ed08df0aed0835ec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1d13fb0422618beaac0f515144f49a1df16475dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Sun Sep 23 23:39:28 2018 -0700
Original commit date: Sun Sep 23 23:39:28 2018 -0700
Original commit hash: eda6ff10100ee9693fa319ab05be03a9dad00f0b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h

================================================================================ 
Commit: 2e5b899e1be104337dcc0dd4d5a53921722b54fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:07 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sun Sep 23 20:42:28 2018 -0700
Original commit date: Sun Sep 23 20:42:28 2018 -0700
Original commit hash: 54d4756462e3319caafd6ecc3f2c3bb48d39f5f4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 69e7b4c595c4f4d154c4c1ec69fef1832430a80e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:06 2018 -0700 
-------------------------------------------------------------------------------- 
PCH ImrRpSelection UPD/Policy default is incorrect

Both System Agent and PCH code were updating the same ImrRpSelection UPD. So created a separate UPD for System Agent.

Hsd-es-id: 1407904884
Original commit date: Tue Sep 18 16:37:35 2018 -0700
Change-Id: Ie94e5c86079d8c7de28fe4dccd8fca8899033592
Original commit hash: 1b898b847f5a12bed187c73babb38cd2104b2a81

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c

================================================================================ 
Commit: 79db504a69db738d32357ac2d8d61b095084eb98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:03 2018 -0700 
-------------------------------------------------------------------------------- 
[PCH] Optimize PCH BIOS source code

Changed the function parameters to IN OUT

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/PchInit/Dxe/EmmcSoftwareTuning/EmmcCardCommunication.c

================================================================================ 
Commit: d7be7da7b74bb6a621edeeb13d3e67e7e1cc40a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:02 2018 -0700 
-------------------------------------------------------------------------------- 
Title: System will hang after setting MonitorMWait to disable

Resolution: MonitorMWait should pair with APIdleManner.
We can hidden CPU_SETUP.MonitorMwait and set it enable when ApIdleManner is MWAIT_Loop

Hsd-es-id: 1506732136
Original commit date: Thu Sep 13 14:55:49 2018 +0800
Change-Id: Id189cf597cb1600bd00dbe6062e27a7eee4e439f
Original commit hash: c2478e9931aa38092688e3765cf55d094a209057

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakeSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 951ade2ac9a5cc92528336c6641c0b0bd2c79527 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:01 2018 -0700 
-------------------------------------------------------------------------------- 
Software drips is blocked due to SB_PCI0_RP09.PXSX (PCIe storage)

Cuurently Intel RST driver does not support Microsoft APIs for Modern Standby.
PEP NVME is kept disabled to unblock this SDRIPS for PCIe storage until,Intel RST driver comes up with full support for Modern Standby API

Hsd-es-id: 1606175156
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606175156
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Sep 21 01:41:06 2018 +0530
Change-Id: Idd5e100aca623133b4b6466af44309713601a5d6
Original commit hash: 07352ae1460a755d269f136455973624426772b4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 58a42d72049308887ebaa4fa59ce9aa31bdf4d91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:18:00 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sun Sep 23 23:38:15 2018 +0000
Original commit date: Sun Sep 23 23:38:15 2018 +0000
Original commit hash: 701931211520f73b51bcbaa2afacfc231b29fbf1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24a67b107968df6ea0c79356722fa63cc5913366 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:17:59 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Set LoSupEn - Power saving feature

-Added setup options to enable LowSupplyEnData & LowSupplyEnCcc for LPDDR4
-Under "Memory Configuration Menu"
    "Low Supply for LPDDR4 Data"
    "Low Supply for LPDDR4 Clock/Command/Control"
-They are Disabled by default until SV regression tests are completed

Original commit date: Tue Aug 28 11:06:51 2018 -0700
Change-Id: I6751ba94d3f6d05b33d5939815d796cd275666fa
Original commit hash: fdad1af6be2d4db03bdc7e7dcd05161ef2906279

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 83b3b29520bec4c217cc4ec068db980ee1cf522f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:17:56 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "[PCH] Audio loss observed with 3.5mm audio output in multiple scenarios"

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h

================================================================================ 
Commit: 76e3232850eb25b5bfd708c79244ed12da13560e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:17:53 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Sep 23 00:08:19 2018 -0700
Original commit date: Sun Sep 23 00:08:19 2018 -0700
Original commit hash: 58763be100ff52a51036a0933945f6aa45102c50

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0f45e37c7ad1963fcf906c47fd86127694bf3d62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:17:51 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Sep 22 17:09:44 2018 -0700
Original commit date: Sat Sep 22 17:09:44 2018 -0700
Original commit hash: a882d7b84e7331573eacfcecb06f0f80316a4f65

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: d8501c3b23f2d4d129068a1f6cf2e06099defa0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:17:46 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Sep 22 00:08:28 2018 -0700
Original commit date: Sat Sep 22 00:08:28 2018 -0700
Original commit hash: 2a526109939042fb909636fd4bb8462ce5965aab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e331f6ceb900dc6fa5d23a5b687dbe6c982c8a87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:17:28 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Fri Sep 21 00:12:59 2018 -0700
Original commit date: Fri Sep 21 00:12:59 2018 -0700
Original commit hash: 17be82ce792df0ab342140d1a2c779b271bf7214

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 016cd2b5eb961385f9c4b0f5e956cffcb33f84e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:17:27 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Sep 21 00:09:55 2018 -0700
Original commit date: Fri Sep 21 00:09:55 2018 -0700
Original commit hash: 0d18c2ac8d97ebfb49b7c858b20a50e0534c46ff

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 920f361ef04fc3ce15b11d659a2069c7775436a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:16:49 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Thu Sep 20 00:11:34 2018 -0700
Original commit date: Thu Sep 20 00:11:34 2018 -0700
Original commit hash: a60e8d5017c58a12622c86bb131c742129a1875a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3dffdb0482f1c9da0e9efeb257303d55a9fb7588 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Oct 15 10:16:48 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Sep 20 00:08:26 2018 -0700
Original commit date: Thu Sep 20 00:08:26 2018 -0700
Original commit hash: 289a89b3a6b34688f598b01871d285de7f14b3c7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec
