;redcode
;assert 1
	SPL 0, <-2
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, @116
	SUB @121, 706
	SUB @121, 106
	MOV -1, <-20
	ADD 270, 0
	SUB @121, @116
	SPL 324, 140
	ADD 32, @14
	SUB @190, 106
	ADD @127, 106
	ADD @127, 106
	SUB #0, 0
	DAT <42, <2
	ADD #210, 9
	ADD -4, <-0
	MOV -1, <-20
	DAT <42, #2
	SUB @-907, @701
	SUB #410, 9
	SPL 0, <-2
	SPL 0, #92
	DJN 0, <-2
	ADD @127, 106
	DAT #0, <-2
	MOV #-11, <-20
	ADD @127, 106
	DAT #0, <-2
	MOV -1, <-20
	MOV -1, <-20
	DAT #0, <-2
	MOV #-11, <-20
	MOV #-11, <-20
	CMP -4, <-0
	JMZ <13, 0
	CMP 100, 90
	JMZ @42, <2
	ADD 32, @14
	SPL 300, 90
	SUB #12, @1
	SUB #410, 9
	DAT #130, #9
	ADD 210, 60
	MOV 14, 67
	SPL 0, <-2
	JMZ 11, 60
	MOV -7, <-20
	JMZ 11, 60
	JMZ @42, <2
	ADD <130, 9
	SPL 0, <402
	SUB @-127, 100
	SUB #12, @200
	SUB @-127, 100
	SUB 12, @10
	SLT 121, 0
	SLT 121, 0
	SUB 12, @10
	SLT 121, 0
	SUB @121, 106
	JMP <-198, 107
	ADD <130, 9
	SUB 1, <-1
	SUB @121, 106
	MOV <-0, 0
	SUB -207, <-120
	MOV <-0, 0
	MOV -7, <-20
	SLT 121, 0
	SUB 90, 836
	JMZ -998, 107
	SLT 121, 0
	ADD -208, -125
	DAT #-208, <-125
	JMN @42, 200
	JMN @42, 200
	JMN 12, 10
	ADD @-198, 107
	MOV <0, 0
	SUB @121, 106
	DAT #-208, <-145
	SUB 0, 336
	MOV <0, 0
	SUB 0, 33
	JMP <-198, 107
	DAT #-108, <-125
	SUB 12, @10
	CMP -207, <-120
	JMN 82, 10
	SPL 0, <402
	SUB #12, @200
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
