{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651857813009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651857813010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  6 22:53:32 2022 " "Processing started: Fri May  6 22:53:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651857813010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857813010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC-22 -c IITB-RISC-22 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC-22 -c IITB-RISC-22" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857813010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651857813107 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651857813107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IITB_RISC_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IITB_RISC_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC_22-risc_arch " "Found design unit 1: IITB_RISC_22-risc_arch" {  } { { "IITB_RISC_22.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819368 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC_22 " "Found entity 1: IITB_RISC_22" {  } { { "IITB_RISC_22.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819369 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-data_mem_arch " "Found design unit 1: data_memory-data_mem_arch" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819369 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ROM_arch " "Found design unit 1: ROM-ROM_arch" {  } { { "ROM.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819369 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_reg-temp_reg_arch " "Found design unit 1: temp_reg-temp_reg_arch" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819370 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_reg " "Found entity 1: temp_reg" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 3 1 " "Found 3 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_type " "Found design unit 1: array_type" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Reg_file-Reg_file_arch " "Found design unit 2: Reg_file-Reg_file_arch" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819370 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-fsm " "Found design unit 1: control_path-fsm" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819371 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder_arch " "Found design unit 1: adder-adder_arch" {  } { { "adder.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819371 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/adder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651857819371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC_22 " "Elaborating entity \"IITB_RISC_22\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651857819404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output IITB_RISC_22.vhd(15) " "Verilog HDL or VHDL warning at IITB_RISC_22.vhd(15): object \"output\" assigned a value but never read" {  } { { "IITB_RISC_22.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651857819405 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ir IITB_RISC_22.vhd(105) " "VHDL Process Statement warning at IITB_RISC_22.vhd(105): signal \"out_ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819407 "|IITB_RISC_22"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C IITB_RISC_22.vhd(103) " "VHDL Process Statement warning at IITB_RISC_22.vhd(103): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC_22.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651857819407 "|IITB_RISC_22"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z IITB_RISC_22.vhd(103) " "VHDL Process Statement warning at IITB_RISC_22.vhd(103): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "IITB_RISC_22.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651857819407 "|IITB_RISC_22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z IITB_RISC_22.vhd(103) " "Inferred latch for \"Z\" at IITB_RISC_22.vhd(103)" {  } { { "IITB_RISC_22.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819412 "|IITB_RISC_22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C IITB_RISC_22.vhd(103) " "Inferred latch for \"C\" at IITB_RISC_22.vhd(103)" {  } { { "IITB_RISC_22.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819413 "|IITB_RISC_22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "IITB_RISC_22.vhd" "alu1" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857819426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry2 alu.vhd(28) " "Verilog HDL or VHDL warning at alu.vhd(28): object \"carry2\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/alu.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651857819426 "|IITB_RISC_22|alu:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry1 alu.vhd(49) " "VHDL Process Statement warning at alu.vhd(49): signal \"carry1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819427 "|IITB_RISC_22|alu:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CY alu.vhd(46) " "VHDL Process Statement warning at alu.vhd(46): inferring latch(es) for signal or variable \"CY\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/alu.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651857819427 "|IITB_RISC_22|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CY alu.vhd(46) " "Inferred latch for \"CY\" at alu.vhd(46)" {  } { { "alu.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/alu.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819427 "|IITB_RISC_22|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:alu1\|adder:instadd " "Elaborating entity \"adder\" for hierarchy \"alu:alu1\|adder:instadd\"" {  } { { "alu.vhd" "instadd" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/alu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857819430 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in adder.vhd(23) " "VHDL Process Statement warning at adder.vhd(23): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adder.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/adder.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819430 "|IITB_RISC_22|alu:alu1|adder:instadd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path control_path:control_path_inst " "Elaborating entity \"control_path\" for hierarchy \"control_path:control_path_inst\"" {  } { { "IITB_RISC_22.vhd" "control_path_inst" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857819432 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst control_path.vhd(227) " "VHDL Process Statement warning at control_path.vhd(227): signal \"inst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819435 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C control_path.vhd(228) " "VHDL Process Statement warning at control_path.vhd(228): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819435 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst control_path.vhd(233) " "VHDL Process Statement warning at control_path.vhd(233): signal \"inst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819435 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z control_path.vhd(234) " "VHDL Process Statement warning at control_path.vhd(234): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819435 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nQ control_path.vhd(201) " "VHDL Process Statement warning at control_path.vhd(201): inferring latch(es) for signal or variable \"nQ\", which holds its previous value in one or more paths through the process" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651857819435 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S21 control_path.vhd(201) " "Inferred latch for \"nQ.S21\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S20 control_path.vhd(201) " "Inferred latch for \"nQ.S20\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S19 control_path.vhd(201) " "Inferred latch for \"nQ.S19\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S18 control_path.vhd(201) " "Inferred latch for \"nQ.S18\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S17 control_path.vhd(201) " "Inferred latch for \"nQ.S17\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S16 control_path.vhd(201) " "Inferred latch for \"nQ.S16\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S15 control_path.vhd(201) " "Inferred latch for \"nQ.S15\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S14 control_path.vhd(201) " "Inferred latch for \"nQ.S14\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S13 control_path.vhd(201) " "Inferred latch for \"nQ.S13\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S12 control_path.vhd(201) " "Inferred latch for \"nQ.S12\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S11 control_path.vhd(201) " "Inferred latch for \"nQ.S11\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S10 control_path.vhd(201) " "Inferred latch for \"nQ.S10\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S9 control_path.vhd(201) " "Inferred latch for \"nQ.S9\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S8 control_path.vhd(201) " "Inferred latch for \"nQ.S8\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819436 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S7 control_path.vhd(201) " "Inferred latch for \"nQ.S7\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819437 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S6 control_path.vhd(201) " "Inferred latch for \"nQ.S6\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819437 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S5 control_path.vhd(201) " "Inferred latch for \"nQ.S5\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819437 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S4 control_path.vhd(201) " "Inferred latch for \"nQ.S4\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819437 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S3 control_path.vhd(201) " "Inferred latch for \"nQ.S3\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819437 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S2 control_path.vhd(201) " "Inferred latch for \"nQ.S2\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819437 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S1 control_path.vhd(201) " "Inferred latch for \"nQ.S1\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819437 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nQ.S0 control_path.vhd(201) " "Inferred latch for \"nQ.S0\" at control_path.vhd(201)" {  } { { "control_path.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/control_path.vhd" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819437 "|IITB_RISC_22|control_path:control_path_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_reg temp_reg:PC " "Elaborating entity \"temp_reg\" for hierarchy \"temp_reg:PC\"" {  } { { "IITB_RISC_22.vhd" "PC" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857819445 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data temp_reg.vhd(15) " "VHDL Process Statement warning at temp_reg.vhd(15): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819445 "|IITB_RISC_22|temp_reg:PC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn temp_reg.vhd(17) " "VHDL Process Statement warning at temp_reg.vhd(17): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819445 "|IITB_RISC_22|temp_reg:PC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut temp_reg.vhd(13) " "VHDL Process Statement warning at temp_reg.vhd(13): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651857819445 "|IITB_RISC_22|temp_reg:PC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data temp_reg.vhd(13) " "VHDL Process Statement warning at temp_reg.vhd(13): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651857819445 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] temp_reg.vhd(13) " "Inferred latch for \"data\[0\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] temp_reg.vhd(13) " "Inferred latch for \"data\[1\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] temp_reg.vhd(13) " "Inferred latch for \"data\[2\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] temp_reg.vhd(13) " "Inferred latch for \"data\[3\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] temp_reg.vhd(13) " "Inferred latch for \"data\[4\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] temp_reg.vhd(13) " "Inferred latch for \"data\[5\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] temp_reg.vhd(13) " "Inferred latch for \"data\[6\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] temp_reg.vhd(13) " "Inferred latch for \"data\[7\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] temp_reg.vhd(13) " "Inferred latch for \"data\[8\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] temp_reg.vhd(13) " "Inferred latch for \"data\[9\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] temp_reg.vhd(13) " "Inferred latch for \"data\[10\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] temp_reg.vhd(13) " "Inferred latch for \"data\[11\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] temp_reg.vhd(13) " "Inferred latch for \"data\[12\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] temp_reg.vhd(13) " "Inferred latch for \"data\[13\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] temp_reg.vhd(13) " "Inferred latch for \"data\[14\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] temp_reg.vhd(13) " "Inferred latch for \"data\[15\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[0\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[1\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[2\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[3\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[4\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[5\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[6\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[7\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[8\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[8\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[9\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[9\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[10\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[10\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819446 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[11\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[11\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819447 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[12\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[12\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819447 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[13\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[13\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819447 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[14\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[14\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819447 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[15\] temp_reg.vhd(13) " "Inferred latch for \"dataOut\[15\]\" at temp_reg.vhd(13)" {  } { { "temp_reg.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/temp_reg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819447 "|IITB_RISC_22|temp_reg:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_inst " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_inst\"" {  } { { "IITB_RISC_22.vhd" "ROM_inst" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857819449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_file Reg_file:RF " "Elaborating entity \"Reg_file\" for hierarchy \"Reg_file:RF\"" {  } { { "IITB_RISC_22.vhd" "RF" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857819457 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Regs reg_file.vhd(36) " "VHDL Process Statement warning at reg_file.vhd(36): signal \"Regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819458 "|IITB_RISC_22|Reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 reg_file.vhd(36) " "VHDL Process Statement warning at reg_file.vhd(36): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819458 "|IITB_RISC_22|Reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Regs reg_file.vhd(37) " "VHDL Process Statement warning at reg_file.vhd(37): signal \"Regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819458 "|IITB_RISC_22|Reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 reg_file.vhd(37) " "VHDL Process Statement warning at reg_file.vhd(37): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819458 "|IITB_RISC_22|Reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 reg_file.vhd(40) " "VHDL Process Statement warning at reg_file.vhd(40): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819458 "|IITB_RISC_22|Reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 reg_file.vhd(40) " "VHDL Process Statement warning at reg_file.vhd(40): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819458 "|IITB_RISC_22|Reg_file:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 reg_file.vhd(33) " "VHDL Process Statement warning at reg_file.vhd(33): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651857819459 "|IITB_RISC_22|Reg_file:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 reg_file.vhd(33) " "VHDL Process Statement warning at reg_file.vhd(33): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651857819459 "|IITB_RISC_22|Reg_file:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Regs reg_file.vhd(33) " "VHDL Process Statement warning at reg_file.vhd(33): inferring latch(es) for signal or variable \"Regs\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651857819459 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[0\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[1\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[2\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[3\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[4\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[5\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[6\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[7\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[8\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[9\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[10\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[11\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819460 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[12\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[13\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[14\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[0\]\[15\] reg_file.vhd(33) " "Inferred latch for \"Regs\[0\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[0\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[1\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[2\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[3\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[4\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[5\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[6\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[7\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[8\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[9\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[10\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[11\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[12\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[13\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[14\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[1\]\[15\] reg_file.vhd(33) " "Inferred latch for \"Regs\[1\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[0\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[1\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[2\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[3\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[4\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[5\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[6\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[7\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[8\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[9\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[10\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819461 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[11\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[12\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[13\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[14\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[2\]\[15\] reg_file.vhd(33) " "Inferred latch for \"Regs\[2\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[0\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[1\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[2\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[3\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[4\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[5\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[6\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[7\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[8\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[9\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[10\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[11\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[12\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[13\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[14\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[3\]\[15\] reg_file.vhd(33) " "Inferred latch for \"Regs\[3\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[0\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[1\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[2\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[3\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819462 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[4\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[5\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[6\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[7\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[8\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[9\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[10\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[11\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[12\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[13\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[14\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[4\]\[15\] reg_file.vhd(33) " "Inferred latch for \"Regs\[4\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[0\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[1\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[2\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[3\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[4\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[5\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[6\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[7\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[8\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[9\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[10\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[11\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[12\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[13\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[14\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[5\]\[15\] reg_file.vhd(33) " "Inferred latch for \"Regs\[5\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[0\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819463 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[1\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[2\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[3\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[4\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[5\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[6\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[7\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[8\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[9\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[10\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[11\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[12\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[13\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[14\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[6\]\[15\] reg_file.vhd(33) " "Inferred latch for \"Regs\[6\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[0\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[1\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[2\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[3\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[4\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[5\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[6\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[7\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[8\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[9\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[10\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[11\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[12\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[13\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[14\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819464 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regs\[7\]\[15\] reg_file.vhd(33) " "Inferred latch for \"Regs\[7\]\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] reg_file.vhd(33) " "Inferred latch for \"D2\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] reg_file.vhd(33) " "Inferred latch for \"D2\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] reg_file.vhd(33) " "Inferred latch for \"D2\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] reg_file.vhd(33) " "Inferred latch for \"D2\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] reg_file.vhd(33) " "Inferred latch for \"D2\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] reg_file.vhd(33) " "Inferred latch for \"D2\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] reg_file.vhd(33) " "Inferred latch for \"D2\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] reg_file.vhd(33) " "Inferred latch for \"D2\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] reg_file.vhd(33) " "Inferred latch for \"D2\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] reg_file.vhd(33) " "Inferred latch for \"D2\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] reg_file.vhd(33) " "Inferred latch for \"D2\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] reg_file.vhd(33) " "Inferred latch for \"D2\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] reg_file.vhd(33) " "Inferred latch for \"D2\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] reg_file.vhd(33) " "Inferred latch for \"D2\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] reg_file.vhd(33) " "Inferred latch for \"D2\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] reg_file.vhd(33) " "Inferred latch for \"D2\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] reg_file.vhd(33) " "Inferred latch for \"D1\[0\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] reg_file.vhd(33) " "Inferred latch for \"D1\[1\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] reg_file.vhd(33) " "Inferred latch for \"D1\[2\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] reg_file.vhd(33) " "Inferred latch for \"D1\[3\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] reg_file.vhd(33) " "Inferred latch for \"D1\[4\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] reg_file.vhd(33) " "Inferred latch for \"D1\[5\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] reg_file.vhd(33) " "Inferred latch for \"D1\[6\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] reg_file.vhd(33) " "Inferred latch for \"D1\[7\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] reg_file.vhd(33) " "Inferred latch for \"D1\[8\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] reg_file.vhd(33) " "Inferred latch for \"D1\[9\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] reg_file.vhd(33) " "Inferred latch for \"D1\[10\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] reg_file.vhd(33) " "Inferred latch for \"D1\[11\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] reg_file.vhd(33) " "Inferred latch for \"D1\[12\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] reg_file.vhd(33) " "Inferred latch for \"D1\[13\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819465 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] reg_file.vhd(33) " "Inferred latch for \"D1\[14\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819466 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] reg_file.vhd(33) " "Inferred latch for \"D1\[15\]\" at reg_file.vhd(33)" {  } { { "reg_file.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/reg_file.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819466 "|IITB_RISC_22|Reg_file:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DATA_MEM " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DATA_MEM\"" {  } { { "IITB_RISC_22.vhd" "DATA_MEM" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651857819471 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM data_memory.vhd(22) " "VHDL Process Statement warning at data_memory.vhd(22): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819681 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM_ADDR data_memory.vhd(22) " "VHDL Process Statement warning at data_memory.vhd(22): signal \"RAM_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM_DATA_IN data_memory.vhd(25) " "VHDL Process Statement warning at data_memory.vhd(25): signal \"RAM_DATA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM_ADDR data_memory.vhd(25) " "VHDL Process Statement warning at data_memory.vhd(25): signal \"RAM_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RAM_DATA_OUT data_memory.vhd(19) " "VHDL Process Statement warning at data_memory.vhd(19): inferring latch(es) for signal or variable \"RAM_DATA_OUT\", which holds its previous value in one or more paths through the process" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[0\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[0\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[1\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[1\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[2\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[2\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[3\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[3\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[4\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[4\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[5\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[5\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[6\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[6\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[7\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[7\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[8\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[8\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819682 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[9\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[9\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819683 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[10\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[10\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819683 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[11\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[11\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819683 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[12\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[12\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819683 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[13\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[13\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819683 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[14\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[14\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819683 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_DATA_OUT\[15\] data_memory.vhd(19) " "Inferred latch for \"RAM_DATA_OUT\[15\]\" at data_memory.vhd(19)" {  } { { "data_memory.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/data_memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857819683 "|IITB_RISC_22|data_memory:DATA_MEM"}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "48 2048 0 1 1 " "48 out of 2048 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "2000 2047 " "Addresses ranging from 2000 to 2047 are not initialized" {  } { { "/home/dyuneesh/Desktop/cs232workingdir/project/db/IITB-RISC-22.ram0_ROM_16bd8.hdl.mif" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/db/IITB-RISC-22.ram0_ROM_16bd8.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1651857819819 ""}  } { { "/home/dyuneesh/Desktop/cs232workingdir/project/db/IITB-RISC-22.ram0_ROM_16bd8.hdl.mif" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/db/IITB-RISC-22.ram0_ROM_16bd8.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1651857819819 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651857820057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651857820099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "IITB_RISC_22.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651857820102 "|IITB_RISC_22|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "IITB_RISC_22.vhd" "" { Text "/home/dyuneesh/Desktop/cs232workingdir/project/IITB_RISC_22.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651857820102 "|IITB_RISC_22|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651857820102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651857820102 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651857820102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651857820102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651857820153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  6 22:53:40 2022 " "Processing ended: Fri May  6 22:53:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651857820153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651857820153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651857820153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651857820153 ""}
