// Seed: 3884178882
module module_0 (
    input  tri  id_0,
    output wand id_1
    , id_3
);
  assign id_3 = id_3;
  always begin : LABEL_0
    disable id_4;
  end
  assign id_1 = (1);
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1[1 : 1],
    output wor id_2,
    input tri1 id_3,
    input tri0 id_4,
    output wire id_5,
    output tri0 id_6,
    output tri id_7,
    output tri0 id_8,
    input tri id_9,
    input wor id_10,
    input tri0 id_11,
    input tri0 id_12,
    output tri0 id_13,
    input wand id_14,
    input tri1 id_15,
    output tri0 id_16,
    output tri0 id_17,
    output wire id_18,
    input wor id_19,
    input wire id_20,
    input tri1 id_21,
    output supply0 id_22,
    output wand id_23,
    output wand id_24
);
  assign id_7 = ~id_1 + "";
  module_0 modCall_1 (
      id_20,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
