

================================================================
== Vitis HLS Report for 'svd_5_Pipeline_VITIS_LOOP_596_44'
================================================================
* Date:           Sun Feb  5 17:01:01 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  8.407 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|       33|  0.120 us|  1.980 us|    2|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_596_44  |        0|       31|         4|          2|          1|  0 ~ 15|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|    4288|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|        0|      50|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      82|    -|
|Register             |        -|     -|      147|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    16|      147|    4420|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U3274  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_17ns_18ns_35_4_1_U3275  |mul_mul_17ns_18ns_35_4_1  |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln596_fu_192_p2     |         +|   0|  0|    12|           4|           1|
    |add_ln597_10_fu_453_p2  |         +|   0|  0|    17|          13|          13|
    |add_ln597_2_fu_264_p2   |         +|   0|  0|    43|          36|          36|
    |add_ln597_3_fu_334_p2   |         +|   0|  0|    64|          64|          64|
    |add_ln597_4_fu_364_p2   |         +|   0|  0|    20|          13|          12|
    |add_ln597_5_fu_238_p2   |         +|   0|  0|    21|          14|          14|
    |add_ln597_6_fu_370_p2   |         +|   0|  0|    17|          13|          13|
    |add_ln597_7_fu_433_p2   |         +|   0|  0|    17|          13|          13|
    |add_ln597_8_fu_439_p2   |         +|   0|  0|    19|          12|          12|
    |add_ln597_9_fu_447_p2   |         +|   0|  0|    17|          13|          12|
    |add_ln597_fu_232_p2     |         +|   0|  0|    21|          14|          14|
    |sub_ln597_1_fu_328_p2   |         -|   0|  0|    64|          64|          64|
    |sub_ln597_2_fu_427_p2   |         -|   0|  0|    20|          13|          13|
    |sub_ln597_fu_222_p2     |         -|   0|  0|    19|          12|          12|
    |icmp_ln596_fu_186_p2    |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln597_fu_354_p2    |      lshr|   0|  0|  1865|         448|         448|
    |pnp_iter_d0             |       shl|   0|  0|  1865|         448|         448|
    |shl_ln597_fu_463_p2     |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0|  4288|        1235|        1279|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_33    |   9|          2|    4|          8|
    |k_fu_104                 |   9|          2|    4|          8|
    |pnp_iter_address0        |  14|          3|   13|         39|
    |pnp_iter_we0             |   9|          2|   56|        112|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         18|   81|        176|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln597_3_reg_549              |  64|   0|   64|          0|
    |add_ln597_reg_534                |   9|   0|   14|          5|
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |icmp_ln596_reg_524               |   1|   0|    1|          0|
    |k_fu_104                         |   4|   0|    4|          0|
    |sext_ln597_cast_reg_519          |  36|   0|   36|          0|
    |sub_ln597_reg_528                |   7|   0|   12|          5|
    |sub_ln597_reg_528_pp0_iter1_reg  |   7|   0|   12|          5|
    |zext_ln337_6_cast_reg_509        |   7|   0|   12|          5|
    |zext_ln597_2_cast_reg_514        |   7|   0|   13|          6|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 147|   0|  173|         26|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_596_44|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_596_44|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_596_44|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_596_44|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_596_44|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_596_44|  return value|
|l                  |   in|   32|     ap_none|                                 l|        scalar|
|sext_ln597         |   in|   35|     ap_none|                        sext_ln597|        scalar|
|pnp_iter_address0  |  out|   13|   ap_memory|                          pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                          pnp_iter|         array|
|pnp_iter_we0       |  out|   56|   ap_memory|                          pnp_iter|         array|
|pnp_iter_d0        |  out|  448|   ap_memory|                          pnp_iter|         array|
|pnp_iter_q0        |   in|  448|   ap_memory|                          pnp_iter|         array|
|zext_ln337_5       |   in|    7|     ap_none|                      zext_ln337_5|        scalar|
|zext_ln597_2       |   in|    7|     ap_none|                      zext_ln597_2|        scalar|
|zext_ln337_6       |   in|    7|     ap_none|                      zext_ln337_6|        scalar|
+-------------------+-----+-----+------------+----------------------------------+--------------+

