{
    "null": [
        [
            "Module",
            "wire_count",
            "hierarchy_depth",
            "port_count",
            "port_bits",
            "cell_count",
            "wire_bits",
            "half_subtractor",
            "$_OR_",
            "$_XOR_",
            "$_ANDNOT_",
            "$_XOR_",
            "$_OR_",
            "$_ANDNOT_"
        ],
        [
            "full_subtractor",
            8,
            1,
            5,
            5,
            3,
            8,
            2,
            1,
            2,
            2,
            2,
            1,
            2
        ],
        [
            "full_subtractor -> half_subtractor",
            4,
            0,
            4,
            4,
            2,
            4,
            0,
            0,
            1,
            1,
            1,
            0,
            1
        ],
        [
            "half_subtractor",
            4,
            0,
            4,
            4,
            2,
            4,
            0,
            0,
            1,
            1,
            1,
            0,
            1
        ]
    ]
}