// Seed: 443500096
module module_0 (
    output logic id_0,
    input  wire  id_1
);
  always @(negedge -1 - id_1) begin : LABEL_0
    $unsigned(28);
    ;
    if (-1) id_0 <= "";
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input wire id_2,
    output wire id_3,
    input supply0 id_4
    , id_8,
    input supply0 id_5,
    input tri1 id_6
);
  parameter id_9 = 1;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  always @(posedge 1) begin : LABEL_0
    id_0 <= id_2;
  end
endmodule
