
USART_Tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000200  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08000398  08000398  00010398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080003a0  080003a0  000103a8  2**0
                  CONTENTS
  4 .ARM          00000000  080003a0  080003a0  000103a8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003a0  080003a8  000103a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003a0  080003a0  000103a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003a4  080003a4  000103a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080003a8  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080003a8  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000103a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000a0b  00000000  00000000  000103d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000297  00000000  00000000  00010de3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000090  00000000  00000000  00011080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000068  00000000  00000000  00011110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013b20  00000000  00000000  00011178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000eaf  00000000  00000000  00024c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007f985  00000000  00000000  00025b47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a54cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000144  00000000  00000000  000a551c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000380 	.word	0x08000380

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000380 	.word	0x08000380

080001d8 <Sconfig_Init>:
 *  Created on: November 23, 2022
 *      Author: PHY202209EF07
 */
#include"main.h"
void Sconfig_Init()
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
	RCC->APB1ENR |=0x20000; //USART2 is hanged on APB1 BUS and we need to Reset and control the clock for every peripheral
 80001dc:	4b18      	ldr	r3, [pc, #96]	; (8000240 <Sconfig_Init+0x68>)
 80001de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80001e0:	4a17      	ldr	r2, [pc, #92]	; (8000240 <Sconfig_Init+0x68>)
 80001e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80001e6:	6413      	str	r3, [r2, #64]	; 0x40
	RCC->AHB1ENR |=0x1;     //APB1 BUS is hanged on AHB1 BUS
 80001e8:	4b15      	ldr	r3, [pc, #84]	; (8000240 <Sconfig_Init+0x68>)
 80001ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001ec:	4a14      	ldr	r2, [pc, #80]	; (8000240 <Sconfig_Init+0x68>)
 80001ee:	f043 0301 	orr.w	r3, r3, #1
 80001f2:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA->MODER |=0x20;    //For selecting the mode for particular port & pin
 80001f4:	4b13      	ldr	r3, [pc, #76]	; (8000244 <Sconfig_Init+0x6c>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4a12      	ldr	r2, [pc, #72]	; (8000244 <Sconfig_Init+0x6c>)
 80001fa:	f043 0320 	orr.w	r3, r3, #32
 80001fe:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] |=0x700;  //For Converting GPIO Peripheral behavior to USART2 peripheral behavior
 8000200:	4b10      	ldr	r3, [pc, #64]	; (8000244 <Sconfig_Init+0x6c>)
 8000202:	6a1b      	ldr	r3, [r3, #32]
 8000204:	4a0f      	ldr	r2, [pc, #60]	; (8000244 <Sconfig_Init+0x6c>)
 8000206:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800020a:	6213      	str	r3, [r2, #32]
	USART2->BRR |=0x683;    //Hex value for 9600 Baud-rate
 800020c:	4b0e      	ldr	r3, [pc, #56]	; (8000248 <Sconfig_Init+0x70>)
 800020e:	689b      	ldr	r3, [r3, #8]
 8000210:	4a0d      	ldr	r2, [pc, #52]	; (8000248 <Sconfig_Init+0x70>)
 8000212:	f443 63d0 	orr.w	r3, r3, #1664	; 0x680
 8000216:	f043 0303 	orr.w	r3, r3, #3
 800021a:	6093      	str	r3, [r2, #8]
	USART2->CR1 |= 0x8; 	// For TE
 800021c:	4b0a      	ldr	r3, [pc, #40]	; (8000248 <Sconfig_Init+0x70>)
 800021e:	68db      	ldr	r3, [r3, #12]
 8000220:	4a09      	ldr	r2, [pc, #36]	; (8000248 <Sconfig_Init+0x70>)
 8000222:	f043 0308 	orr.w	r3, r3, #8
 8000226:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= 0x2000;	// For UE
 8000228:	4b07      	ldr	r3, [pc, #28]	; (8000248 <Sconfig_Init+0x70>)
 800022a:	68db      	ldr	r3, [r3, #12]
 800022c:	4a06      	ldr	r2, [pc, #24]	; (8000248 <Sconfig_Init+0x70>)
 800022e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000232:	60d3      	str	r3, [r2, #12]
}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	40023800 	.word	0x40023800
 8000244:	40020000 	.word	0x40020000
 8000248:	40004400 	.word	0x40004400

0800024c <USART2_Send>:
void USART2_Send(unsigned char *str)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
	while(*str)
 8000254:	e007      	b.n	8000266 <USART2_Send+0x1a>
	{
		USART2_Tx(*str);
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	4618      	mov	r0, r3
 800025c:	f000 f80c 	bl	8000278 <USART2_Tx>
		str++;
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	3301      	adds	r3, #1
 8000264:	607b      	str	r3, [r7, #4]
	while(*str)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	781b      	ldrb	r3, [r3, #0]
 800026a:	2b00      	cmp	r3, #0
 800026c:	d1f3      	bne.n	8000256 <USART2_Send+0xa>
	}
}
 800026e:	bf00      	nop
 8000270:	bf00      	nop
 8000272:	3708      	adds	r7, #8
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}

08000278 <USART2_Tx>:
void USART2_Tx(unsigned char data)
{
 8000278:	b480      	push	{r7}
 800027a:	b083      	sub	sp, #12
 800027c:	af00      	add	r7, sp, #0
 800027e:	4603      	mov	r3, r0
 8000280:	71fb      	strb	r3, [r7, #7]
	while(!(USART2->SR & 0x80)){}
 8000282:	bf00      	nop
 8000284:	4b08      	ldr	r3, [pc, #32]	; (80002a8 <USART2_Tx+0x30>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800028c:	2b00      	cmp	r3, #0
 800028e:	d0f9      	beq.n	8000284 <USART2_Tx+0xc>
	USART2 -> DR |= (data & 0xff);
 8000290:	4b05      	ldr	r3, [pc, #20]	; (80002a8 <USART2_Tx+0x30>)
 8000292:	685a      	ldr	r2, [r3, #4]
 8000294:	79fb      	ldrb	r3, [r7, #7]
 8000296:	4904      	ldr	r1, [pc, #16]	; (80002a8 <USART2_Tx+0x30>)
 8000298:	4313      	orrs	r3, r2
 800029a:	604b      	str	r3, [r1, #4]
}
 800029c:	bf00      	nop
 800029e:	370c      	adds	r7, #12
 80002a0:	46bd      	mov	sp, r7
 80002a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a6:	4770      	bx	lr
 80002a8:	40004400 	.word	0x40004400

080002ac <main>:
	{
		for(i=0;i<100000;i++);
	}
}
int main()
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
	Sconfig_Init();
 80002b0:	f7ff ff92 	bl	80001d8 <Sconfig_Init>
	while(1)
	{
		USART2_Send("Hello\r\n");
 80002b4:	4801      	ldr	r0, [pc, #4]	; (80002bc <main+0x10>)
 80002b6:	f7ff ffc9 	bl	800024c <USART2_Send>
 80002ba:	e7fb      	b.n	80002b4 <main+0x8>
 80002bc:	08000398 	.word	0x08000398

080002c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002c4:	4b06      	ldr	r3, [pc, #24]	; (80002e0 <SystemInit+0x20>)
 80002c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002ca:	4a05      	ldr	r2, [pc, #20]	; (80002e0 <SystemInit+0x20>)
 80002cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80002d4:	bf00      	nop
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	e000ed00 	.word	0xe000ed00

080002e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80002e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800031c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80002e8:	480d      	ldr	r0, [pc, #52]	; (8000320 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80002ea:	490e      	ldr	r1, [pc, #56]	; (8000324 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80002ec:	4a0e      	ldr	r2, [pc, #56]	; (8000328 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80002ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002f0:	e002      	b.n	80002f8 <LoopCopyDataInit>

080002f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002f6:	3304      	adds	r3, #4

080002f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002fc:	d3f9      	bcc.n	80002f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002fe:	4a0b      	ldr	r2, [pc, #44]	; (800032c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000300:	4c0b      	ldr	r4, [pc, #44]	; (8000330 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000302:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000304:	e001      	b.n	800030a <LoopFillZerobss>

08000306 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000306:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000308:	3204      	adds	r2, #4

0800030a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800030a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800030c:	d3fb      	bcc.n	8000306 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800030e:	f7ff ffd7 	bl	80002c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000312:	f000 f811 	bl	8000338 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000316:	f7ff ffc9 	bl	80002ac <main>
  bx  lr    
 800031a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800031c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000320:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000324:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000328:	080003a8 	.word	0x080003a8
  ldr r2, =_sbss
 800032c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000330:	2000001c 	.word	0x2000001c

08000334 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000334:	e7fe      	b.n	8000334 <ADC_IRQHandler>
	...

08000338 <__libc_init_array>:
 8000338:	b570      	push	{r4, r5, r6, lr}
 800033a:	4d0d      	ldr	r5, [pc, #52]	; (8000370 <__libc_init_array+0x38>)
 800033c:	4c0d      	ldr	r4, [pc, #52]	; (8000374 <__libc_init_array+0x3c>)
 800033e:	1b64      	subs	r4, r4, r5
 8000340:	10a4      	asrs	r4, r4, #2
 8000342:	2600      	movs	r6, #0
 8000344:	42a6      	cmp	r6, r4
 8000346:	d109      	bne.n	800035c <__libc_init_array+0x24>
 8000348:	4d0b      	ldr	r5, [pc, #44]	; (8000378 <__libc_init_array+0x40>)
 800034a:	4c0c      	ldr	r4, [pc, #48]	; (800037c <__libc_init_array+0x44>)
 800034c:	f000 f818 	bl	8000380 <_init>
 8000350:	1b64      	subs	r4, r4, r5
 8000352:	10a4      	asrs	r4, r4, #2
 8000354:	2600      	movs	r6, #0
 8000356:	42a6      	cmp	r6, r4
 8000358:	d105      	bne.n	8000366 <__libc_init_array+0x2e>
 800035a:	bd70      	pop	{r4, r5, r6, pc}
 800035c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000360:	4798      	blx	r3
 8000362:	3601      	adds	r6, #1
 8000364:	e7ee      	b.n	8000344 <__libc_init_array+0xc>
 8000366:	f855 3b04 	ldr.w	r3, [r5], #4
 800036a:	4798      	blx	r3
 800036c:	3601      	adds	r6, #1
 800036e:	e7f2      	b.n	8000356 <__libc_init_array+0x1e>
 8000370:	080003a0 	.word	0x080003a0
 8000374:	080003a0 	.word	0x080003a0
 8000378:	080003a0 	.word	0x080003a0
 800037c:	080003a4 	.word	0x080003a4

08000380 <_init>:
 8000380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000382:	bf00      	nop
 8000384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000386:	bc08      	pop	{r3}
 8000388:	469e      	mov	lr, r3
 800038a:	4770      	bx	lr

0800038c <_fini>:
 800038c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800038e:	bf00      	nop
 8000390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000392:	bc08      	pop	{r3}
 8000394:	469e      	mov	lr, r3
 8000396:	4770      	bx	lr
