module shift_reg_conc(
    input clk,
    input rst,
    input s_in,
    output s_out
    );
    
    reg [7:0] q;
    assign s_out = q[7];
    
    always@(posedge clk) begin
    if(rst)
    q <= 8'h00;
    else
    {q[7], q[6], q[5], q[4], q[3], q[2], q[1], q[0]} <= {q[6], q[5], q[4], q[3], q[2], q[1], q[0], s_in};
    end
endmodule
