<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M4521 BSP: CLK_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M4521 BSP
   &#160;<span id="projectnumber">V3.00.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CLK_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m4521_8h_source.html">M4521.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a043e27c91826440621f653efb2a0b4ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a043e27c91826440621f653efb2a0b4ca">PWRCTL</a></td></tr>
<tr class="separator:a043e27c91826440621f653efb2a0b4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91278c785d081e72e090c63624d05184"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a91278c785d081e72e090c63624d05184">AHBCLK</a></td></tr>
<tr class="separator:a91278c785d081e72e090c63624d05184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c529088e0925ec89f67f42b9b061035"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a0c529088e0925ec89f67f42b9b061035">APBCLK0</a></td></tr>
<tr class="separator:a0c529088e0925ec89f67f42b9b061035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d0f838a3bb31f42f4051aa7fd3e097"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a22d0f838a3bb31f42f4051aa7fd3e097">APBCLK1</a></td></tr>
<tr class="separator:a22d0f838a3bb31f42f4051aa7fd3e097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56cc9cc573d39acc7229c0a304e2fbde"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a56cc9cc573d39acc7229c0a304e2fbde">CLKSEL0</a></td></tr>
<tr class="separator:a56cc9cc573d39acc7229c0a304e2fbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a7a11873705bdb81268ad8ac2d6087f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a3a7a11873705bdb81268ad8ac2d6087f">CLKSEL1</a></td></tr>
<tr class="separator:a3a7a11873705bdb81268ad8ac2d6087f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38ba89e15ce9e37866aff665694b613"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ac38ba89e15ce9e37866aff665694b613">CLKSEL2</a></td></tr>
<tr class="separator:ac38ba89e15ce9e37866aff665694b613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af279d15c32f97345c4b45fa98689c281"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#af279d15c32f97345c4b45fa98689c281">CLKSEL3</a></td></tr>
<tr class="separator:af279d15c32f97345c4b45fa98689c281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555bc6f1735813a86a2f33a16cfd3671"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a555bc6f1735813a86a2f33a16cfd3671">CLKDIV0</a></td></tr>
<tr class="separator:a555bc6f1735813a86a2f33a16cfd3671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6374d45ced73454be2859fed994e22"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a2d6374d45ced73454be2859fed994e22">CLKDIV1</a></td></tr>
<tr class="separator:a2d6374d45ced73454be2859fed994e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc65d5f4430dc33b10e3faeeacab1495"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#adc65d5f4430dc33b10e3faeeacab1495">RESERVE0</a> [6]</td></tr>
<tr class="separator:adc65d5f4430dc33b10e3faeeacab1495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38233aaa7c69463ab8e69a96e0f2c00"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#af38233aaa7c69463ab8e69a96e0f2c00">PLLCTL</a></td></tr>
<tr class="separator:af38233aaa7c69463ab8e69a96e0f2c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac908929dd47d39fdc2c6aef45d77f56a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ac908929dd47d39fdc2c6aef45d77f56a">RESERVE1</a> [3]</td></tr>
<tr class="separator:ac908929dd47d39fdc2c6aef45d77f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71522f2190f0f02496f2f898a1d47fd7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a71522f2190f0f02496f2f898a1d47fd7">STATUS</a></td></tr>
<tr class="separator:a71522f2190f0f02496f2f898a1d47fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183fcf34fa328dee7fbe6263027764a1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a183fcf34fa328dee7fbe6263027764a1">RESERVE2</a> [3]</td></tr>
<tr class="separator:a183fcf34fa328dee7fbe6263027764a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27653b0bd33df5ceedb72452e673e884"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a27653b0bd33df5ceedb72452e673e884">CLKOCTL</a></td></tr>
<tr class="separator:a27653b0bd33df5ceedb72452e673e884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80524ce5dc356063be8822d24b0310fa"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a80524ce5dc356063be8822d24b0310fa">RESERVE3</a> [3]</td></tr>
<tr class="separator:a80524ce5dc356063be8822d24b0310fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf941e224cf881d201562a40749c260"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#aaaf941e224cf881d201562a40749c260">CLKDCTL</a></td></tr>
<tr class="separator:aaaf941e224cf881d201562a40749c260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26636be88874f58e2f098d4e7f705ab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ab26636be88874f58e2f098d4e7f705ab">CLKDSTS</a></td></tr>
<tr class="separator:ab26636be88874f58e2f098d4e7f705ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e792316aff2fca8e52e69bddb1447f5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#a9e792316aff2fca8e52e69bddb1447f5">CDUPB</a></td></tr>
<tr class="separator:a9e792316aff2fca8e52e69bddb1447f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7122e91679880ad8aa45e5781cbcda8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k___t.html#ad7122e91679880ad8aa45e5781cbcda8">CDLOWB</a></td></tr>
<tr class="separator:ad7122e91679880ad8aa45e5781cbcda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup CLK System Clock Controller(CLK)
Memory Mapped Structure for CLK Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l01638">1638</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a91278c785d081e72e090c63624d05184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91278c785d081e72e090c63624d05184">&#9670;&nbsp;</a></span>AHBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::AHBCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AHBCLK
</font><br><p> <font size="2">
Offset: 0x04  AHB Devices Clock Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>PDMACKEN</td><td><div style="word-wrap: break-word;"><b>PDMA Controller Clock Enable Bit
</b><br>
0 = PDMA peripheral clock Disabled.
<br>
1 = PDMA peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>ISPCKEN</td><td><div style="word-wrap: break-word;"><b>Flash ISP Controller Clock Enable Bit
</b><br>
0 = Flash ISP peripheral clock Disabled.
<br>
1 = Flash ISP peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>EBICKEN</td><td><div style="word-wrap: break-word;"><b>EBI Controller Clock Enable Bit
</b><br>
0 = EBI peripheral clock Disabled.
<br>
1 = EBI peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>USBHCKEN</td><td><div style="word-wrap: break-word;"><b>USB HOST Controller Clock Enable Bit
</b><br>
0 = USB HOST peripheral clock Disabled.
<br>
1 = USB HOST peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>CRCCKEN</td><td><div style="word-wrap: break-word;"><b>CRC Generator Controller Clock Enable Bit
</b><br>
0 = CRC peripheral clock Disabled.
<br>
1 = CRC peripheral clock Enabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>FMCIDLE</td><td><div style="word-wrap: break-word;"><b>Flash Memory Controller Clock Enable Bit In IDLE Mode
</b><br>
0 = FMC peripheral clock Disabled when chip operating at IDLE mode.
<br>
1 = FMC peripheral clock Enabled when chip operating at IDLE mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02696">2696</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a0c529088e0925ec89f67f42b9b061035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c529088e0925ec89f67f42b9b061035">&#9670;&nbsp;</a></span>APBCLK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::APBCLK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">APBCLK0
</font><br><p> <font size="2">
Offset: 0x08  APB Devices Clock Enable Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>WDTCKEN</td><td><div style="word-wrap: break-word;"><b>Watchdog Timer Clock Enable Bit (Write Protect)
</b><br>
0 = Watchdog Timer Clock Disabled.
<br>
1 = Watchdog Timer Clock Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>RTCCKEN</td><td><div style="word-wrap: break-word;"><b>Real-Time-Clock APB Interface Clock Enable Bit
</b><br>
This bit is used to control the RTC APB clock only.
<br>
The RTC peripheral clock source is selected from RTCSEL(CLK_CLKSEL3[8]).
<br>
It can be selected to external 32.768 kHz low speed crystal or internal 10 kHz low speed oscillator.
<br>
0 = RTC Clock Disabled.
<br>
1 = RTC Clock Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>TMR0CKEN</td><td><div style="word-wrap: break-word;"><b>Timer0 Clock Enable Bit
</b><br>
0 = Timer0 Clock Disabled.
<br>
1 = Timer0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>TMR1CKEN</td><td><div style="word-wrap: break-word;"><b>Timer1 Clock Enable Bit
</b><br>
0 = Timer1 Clock Disabled.
<br>
1 = Timer1 Clock Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>TMR2CKEN</td><td><div style="word-wrap: break-word;"><b>Timer2 Clock Enable Bit
</b><br>
0 = Timer2 Clock Disabled.
<br>
1 = Timer2 Clock Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>TMR3CKEN</td><td><div style="word-wrap: break-word;"><b>Timer3 Clock Enable Bit
</b><br>
0 = Timer3 Clock Disabled.
<br>
1 = Timer3 Clock Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>CLKOCKEN</td><td><div style="word-wrap: break-word;"><b>CLKO Clock Enable Bit
</b><br>
0 = CLKO Clock Disabled.
<br>
1 = CLKO Clock Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>I2C0CKEN</td><td><div style="word-wrap: break-word;"><b>I2C0 Clock Enable Bit
</b><br>
0 = I2C0 Clock Disabled.
<br>
1 = I2C0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>I2C1CKEN</td><td><div style="word-wrap: break-word;"><b>I2C1 Clock Enable Bit
</b><br>
0 = I2C1 Clock Disabled.
<br>
1 = I2C1 Clock Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>SPI0CKEN</td><td><div style="word-wrap: break-word;"><b>SPI0 Clock Enable Bit
</b><br>
0 = SPI0 Clock Disabled.
<br>
1 = SPI0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[13]</td><td>SPI1CKEN</td><td><div style="word-wrap: break-word;"><b>SPI1 Clock Enable Bit
</b><br>
0 = SPI1 Clock Disabled.
<br>
1 = SPI1 Clock Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>UART0CKEN</td><td><div style="word-wrap: break-word;"><b>UART0 Clock Enable Bit
</b><br>
0 = UART0 clock Disabled.
<br>
1 = UART0 clock Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>UART1CKEN</td><td><div style="word-wrap: break-word;"><b>UART1 Clock Enable Bit
</b><br>
0 = UART1 clock Disabled.
<br>
1 = UART1 clock Enabled.
<br>
</div></td></tr><tr><td>
[18]</td><td>UART2CKEN</td><td><div style="word-wrap: break-word;"><b>UART2 Clock Enable Bit
</b><br>
0 = UART2 clock Disabled.
<br>
1 = UART2 clock Enabled.
<br>
</div></td></tr><tr><td>
[19]</td><td>UART3CKEN</td><td><div style="word-wrap: break-word;"><b>UART3 Clock Enable Bit
</b><br>
0 = UART3 clock Disabled.
<br>
1 = UART3 clock Enabled.
<br>
</div></td></tr><tr><td>
[27]</td><td>USBDCKEN</td><td><div style="word-wrap: break-word;"><b>USB Device Clock Enable Bit
</b><br>
0 = USB Device clock Disabled.
<br>
1 = USB Device clock Enabled.
<br>
</div></td></tr><tr><td>
[28]</td><td>EADCCKEN</td><td><div style="word-wrap: break-word;"><b>Enhanced Analog-Digital-Converter (EADC) Clock Enable Bit
</b><br>
0 = EADC clock Disabled.
<br>
1 = EADC clock Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02697">2697</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a22d0f838a3bb31f42f4051aa7fd3e097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d0f838a3bb31f42f4051aa7fd3e097">&#9670;&nbsp;</a></span>APBCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::APBCLK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">APBCLK1
</font><br><p> <font size="2">
Offset: 0x0C  APB Devices Clock Enable Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SC0CKEN</td><td><div style="word-wrap: break-word;"><b>SC0 Clock Enable Bit
</b><br>
0 = SC0 Clock Disabled.
<br>
1 = SC0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>PWM0CKEN</td><td><div style="word-wrap: break-word;"><b>PWM0 Clock Enable Bit
</b><br>
0 = PWM0 Clock Disabled.
<br>
1 = PWM0 Clock Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>PWM1CKEN</td><td><div style="word-wrap: break-word;"><b>PWM1 Clock Enable Bit
</b><br>
0 = PWM1 Clock Disabled.
<br>
1 = PWM1 Clock Enabled.
<br>
</div></td></tr><tr><td>
[25]</td><td>TKCKEN</td><td><div style="word-wrap: break-word;"><b>Touch Key Clock Enable Bit
</b><br>
0 = Touch Key Clock Disabled.
<br>
1 = Touch key Clock Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02698">2698</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ad7122e91679880ad8aa45e5781cbcda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7122e91679880ad8aa45e5781cbcda8">&#9670;&nbsp;</a></span>CDLOWB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CDLOWB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CDLOWB
</font><br><p> <font size="2">
Offset: 0x7C  Clock Frequency Detector Low Boundary Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[9:0]</td><td>LOWERBD</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Detector Low Boundary
</b><br>
The bits define the low value of frequency monitor window.
<br>
When HXT frequency monitor value lower than this register, the HXT frequency detect fail interrupt flag will set to 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02715">2715</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a9e792316aff2fca8e52e69bddb1447f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e792316aff2fca8e52e69bddb1447f5">&#9670;&nbsp;</a></span>CDUPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CDUPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CDUPB
</font><br><p> <font size="2">
Offset: 0x78  Clock Frequency Detector Upper Boundary Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[9:0]</td><td>UPERBD</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Detector Upper Boundary
</b><br>
The bits define the high value of frequency monitor window.
<br>
When HXT frequency monitor value higher than this register, the HXT frequency detect fail interrupt flag will set to 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02714">2714</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="aaaf941e224cf881d201562a40749c260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf941e224cf881d201562a40749c260">&#9670;&nbsp;</a></span>CLKDCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDCTL
</font><br><p> <font size="2">
Offset: 0x70  Clock Fail Detector Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4]</td><td>HXTFDEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Fail Detector Enable Bit
</b><br>
0 = HXT clock Fail detector Disabled.
<br>
1 = HXT clock Fail detector Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>HXTFIEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Fail Interrupt Enable Bit
</b><br>
0 = HXT clock Fail interrupt Disabled.
<br>
1 = HXT clock Fail interrupt Enabled.
<br>
</div></td></tr><tr><td>
[12]</td><td>LXTFDEN</td><td><div style="word-wrap: break-word;"><b>LXT Clock Fail Detector Enable Bit
</b><br>
0 = LXT clock Fail detector Disabled.
<br>
1 = LXT clock Fail detector Enabled.
<br>
</div></td></tr><tr><td>
[13]</td><td>LXTFIEN</td><td><div style="word-wrap: break-word;"><b>LXT Clock Fail Interrupt Enable Bit
</b><br>
0 = LXT clock Fail interrupt Disabled.
<br>
1 = LXT clock Fail interrupt Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>HXTFQDEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Monitor Enable Bit
</b><br>
0 = HXT clock frequency monitor Disabled.
<br>
1 = HXT clock frequency monitor Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>HXTFQIEN</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Monitor Interrupt Enable Bit
</b><br>
0 = HXT clock frequency monitor fail interrupt Disabled.
<br>
1 = HXT clock frequency monitor fail interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02712">2712</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a555bc6f1735813a86a2f33a16cfd3671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a555bc6f1735813a86a2f33a16cfd3671">&#9670;&nbsp;</a></span>CLKDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDIV0
</font><br><p> <font size="2">
Offset: 0x20  Clock Divider Number Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>HCLKDIV</td><td><div style="word-wrap: break-word;"><b>HCLK Clock Divide Number From HCLK Clock Source
</b><br>
HCLK clock frequency = (HCLK clock source frequency) / (HCLKDIV + 1).
<br>
</div></td></tr><tr><td>
[7:4]</td><td>USBDIV</td><td><div style="word-wrap: break-word;"><b>USB Clock Divide Number From PLL Clock
</b><br>
USB clock frequency = (PLL frequency) / (USBDIV + 1).
<br>
</div></td></tr><tr><td>
[11:8]</td><td>UARTDIV</td><td><div style="word-wrap: break-word;"><b>UART Clock Divide Number From UART Clock Source
</b><br>
UART clock frequency = (UART clock source frequency) / (UARTDIV + 1).
<br>
</div></td></tr><tr><td>
[23:16]</td><td>EADCDIV</td><td><div style="word-wrap: break-word;"><b>EADC Clock Divide Number From EADC Clock Source
</b><br>
EADC clock frequency = (EADC clock source frequency) / (EADCDIV + 1).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02703">2703</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a2d6374d45ced73454be2859fed994e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6374d45ced73454be2859fed994e22">&#9670;&nbsp;</a></span>CLKDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDIV1
</font><br><p> <font size="2">
Offset: 0x24  Clock Divider Number Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>SC0DIV</td><td><div style="word-wrap: break-word;"><b>SC0 Clock Divide Number From SC0 Clock Source
</b><br>
SC0 clock frequency = (SC0 clock source frequency ) / (SC0DIV + 1).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02704">2704</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ab26636be88874f58e2f098d4e7f705ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab26636be88874f58e2f098d4e7f705ab">&#9670;&nbsp;</a></span>CLKDSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKDSTS
</font><br><p> <font size="2">
Offset: 0x74  Clock Fail Detector Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HXTFIF</td><td><div style="word-wrap: break-word;"><b>HXT Clock Fail Interrupt Flag
</b><br>
0 = HXT clock normal.
<br>
1 = HXT clock stop
<br>
Note: Write 1 to clear the bit to 0.
<br>
</div></td></tr><tr><td>
[1]</td><td>LXTFIF</td><td><div style="word-wrap: break-word;"><b>LXT Clock Fail Interrupt Flag
</b><br>
0 = LXT clock normal.
<br>
1 = LXT stop
<br>
Note: Write 1 to clear the bit to 0.
<br>
</div></td></tr><tr><td>
[8]</td><td>HXTFQIF</td><td><div style="word-wrap: break-word;"><b>HXT Clock Frequency Monitor Interrupt Flag
</b><br>
0 = HXT clock normal.
<br>
1 = HXT clock frequency abnormal
<br>
Note: Write 1 to clear the bit to 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02713">2713</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a27653b0bd33df5ceedb72452e673e884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27653b0bd33df5ceedb72452e673e884">&#9670;&nbsp;</a></span>CLKOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKOCTL
</font><br><p> <font size="2">
Offset: 0x60  Clock Output Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>FREQSEL</td><td><div style="word-wrap: break-word;"><b>Clock Output Frequency Selection
</b><br>
The formula of output frequency is
<br>
Fout = Fin/2(N+1).
<br>
Fin is the input clock frequency.
<br>
Fout is the frequency of divider output clock.
<br>
N is the 4-bit value of FREQSEL[3:0].
<br>
</div></td></tr><tr><td>
[4]</td><td>CLKOEN</td><td><div style="word-wrap: break-word;"><b>Clock Output Enable Bit
</b><br>
0 =Clock Output function Disabled.
<br>
1 = Clock Output function Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>DIV1EN</td><td><div style="word-wrap: break-word;"><b>Clock Output Divide One Enable Bit
</b><br>
0 = Clock Output will output clock with source frequency divided by FREQSEL.
<br>
1 = Clock Output will output clock with source frequency.
<br>
</div></td></tr><tr><td>
[6]</td><td>CLK1HZEN</td><td><div style="word-wrap: break-word;"><b>Clock Output 1Hz Enable Bit
</b><br>
0 = 1 Hz clock output for 32.768kHz frequency compensation Disabled.
<br>
1 = 1 Hz clock output for 332.768kHz frequency compensation Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02710">2710</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a56cc9cc573d39acc7229c0a304e2fbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56cc9cc573d39acc7229c0a304e2fbde">&#9670;&nbsp;</a></span>CLKSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSEL0
</font><br><p> <font size="2">
Offset: 0x10  Clock Source Select Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>HCLKSEL</td><td><div style="word-wrap: break-word;"><b>HCLK Clock Source Selection (Write Protect)
</b><br>
Before clock switching, the related clock sources (both pre-select and new-select) must be turned on.
<br>
The default value is reloaded from the value of CFOSC (CONFIG0[26:24]) in user configuration register of Flash controller by any reset.
<br>
Therefore the default value is either 000b or 111b.
<br>
000 = Clock source from external 4~24 MHz high-speed crystal clock.
<br>
001 = Clock source from external 32.768 kHz low-speed crystal clock.
<br>
010 = Clock source from PLL clock.
<br>
011 = Clock source from internal 10 kHz low-speed oscillator clock.
<br>
111= Clock source from internal 22.1184 MHz high-speed oscillator clock.
<br>
Other = Reserved.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5:3]</td><td>STCLKSEL</td><td><div style="word-wrap: break-word;"><b>Cortex-M4 SysTick Clock Source Selection (Write Protect)
</b><br>
If SYST_CTRL[2]=0, SysTick uses listed clock source below.
<br>
000 = Clock source from external 4~24 MHz high-speed crystal clock.
<br>
001 = Clock source from external 32.768 kHz low-speed crystal clock.
<br>
010 = Clock source from external 4~24 MHz high-speed crystal clock/2.
<br>
011 = Clock source from HCLK/2.
<br>
111 = Clock source from internal 22.1184 MHz high-speed oscillator clock/2.
<br>
Note: if SysTick clock source is not from HCLK (i.e.
<br>
SYST_CTRL[2] = 0), SysTick clock source must less than or equal to HCLK/2.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[6]</td><td>PCLK0SEL</td><td><div style="word-wrap: break-word;"><b>PCLK0 Clock Source Selection (Write Protect)
</b><br>
0 = APB0 BUS clock source from HCLK.
<br>
1 = APB0 BUS clock source from HCLK/2.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>PCLK1SEL</td><td><div style="word-wrap: break-word;"><b>PCLK1 Clock Source Selection (Write Protect)
</b><br>
0 = APB1 BUS clock source from HCLK.
<br>
1 = APB1 BUS clock source from HCLK/2.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>USBCKSEL</td><td><div style="word-wrap: break-word;"><b>USB Clock Source Selection (Write Protect)
</b><br>
0 = USBH and USBD clock source from PLL.
<br>
1 = USBH and USBD clock source from HIRC48M.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02699">2699</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a3a7a11873705bdb81268ad8ac2d6087f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a7a11873705bdb81268ad8ac2d6087f">&#9670;&nbsp;</a></span>CLKSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSEL1
</font><br><p> <font size="2">
Offset: 0x14  Clock Source Select Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>WDTSEL</td><td><div style="word-wrap: break-word;"><b>Watchdog Timer Clock Source Selection (Write Protect)
</b><br>
00 = Reserved.
<br>
01 = Clock source from external 32.768 kHz low-speed crystal clock.
<br>
10 = Clock source from HCLK/2048 clock.
<br>
11 = Clock source from internal 10 kHz low-speed oscillator clock.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>TMR0SEL</td><td><div style="word-wrap: break-word;"><b>TIMER0 Clock Source Selection
</b><br>
000 = Clock source from external 4~24 MHz high-speed crystal clock.
<br>
001 = Clock source from external 32.768 kHz low-speed crystal clock.
<br>
010 = Clock source from PCLK0.
<br>
011 = Clock source from external clock T0 pin
<br>
101 = Clock source from internal 10 kHz low-speed oscillator clock.
<br>
111 = Clock source from internal 22.1184 MHz high-speed oscillator clock.
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[14:12]</td><td>TMR1SEL</td><td><div style="word-wrap: break-word;"><b>TIMER1 Clock Source Selection
</b><br>
000 = Clock source from external 4~24 MHz high-speed crystal clock.
<br>
001 = Clock source from external 32.768 kHz low-speed crystal clock.
<br>
010 = Clock source from PCLK0.
<br>
011 = Clock source from external clock T1 pin
<br>
101 = Clock source from internal 10 kHz low-speed oscillator clock.
<br>
111 = Clock source from internal 22.1184 MHz high-speed oscillator clock.
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[18:16]</td><td>TMR2SEL</td><td><div style="word-wrap: break-word;"><b>TIMER2 Clock Source Selection
</b><br>
000 = Clock source from external 4~24 MHz high-speed crystal clock.
<br>
001 = Clock source from external 32.768 kHz low-speed crystal clock.
<br>
010 = Clock source from PCLK1.
<br>
011 = Clock source from external clock T2 pin
<br>
101 = Clock source from internal 10 kHz low-speed oscillator clock.
<br>
111 = Clock source from internal 22.1184 MHz high-speed oscillator clock.
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[22:20]</td><td>TMR3SEL</td><td><div style="word-wrap: break-word;"><b>TIMER3 Clock Source Selection
</b><br>
000 = Clock source from external 4~24 MHz high-speed crystal clock.
<br>
001 = Clock source from external 32.768 kHz low-speed crystal clock.
<br>
010 = Clock source from PCLK1.
<br>
011 = Clock source from external clock T3 pin.
<br>
101 = Clock source from internal 10 kHz low-speed oscillator clock.
<br>
111 = Clock source from internal 22.1184 MHz high-speed oscillator clock.
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[25:24]</td><td>UARTSEL</td><td><div style="word-wrap: break-word;"><b>UART Clock Source Selection
</b><br>
00 = Clock source from external 4~24 MHz high-speed crystal clock (HXT).
<br>
01 = Clock source from PLL clock.
<br>
10 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).
<br>
11 = Clock source from internal 22.1184 MHz high-speed oscillator clock (HIRC).
<br>
</div></td></tr><tr><td>
[29:28]</td><td>CLKOSEL</td><td><div style="word-wrap: break-word;"><b>Clock Divider Clock Source Selection
</b><br>
00 = Clock source from external 4~24 MHz high-speed crystal clock.
<br>
01 = Clock source from external 32.768 kHz low-speed crystal clock.
<br>
10 = Clock source from HCLK.
<br>
11 = Clock source from internal 22.1184 MHz high-speed oscillator clock.
<br>
</div></td></tr><tr><td>
[31:30]</td><td>WWDTSEL</td><td><div style="word-wrap: break-word;"><b>Window Watchdog Timer Clock Source Selection
</b><br>
10 = Clock source from HCLK/2048 clock.
<br>
11 = Clock source from internal 10 kHz low-speed oscillator clock.
<br>
Others = Reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02700">2700</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ac38ba89e15ce9e37866aff665694b613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac38ba89e15ce9e37866aff665694b613">&#9670;&nbsp;</a></span>CLKSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSEL2
</font><br><p> <font size="2">
Offset: 0x18  Clock Source Select Control Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PWM0SEL</td><td><div style="word-wrap: break-word;"><b>PWM0 Clock Source Selection
</b><br>
The peripheral clock source of PWM0 is defined by PWM0SEL.
<br>
0 = Clock source from PLL clock.
<br>
1 = Clock source from PCLK0.
<br>
</div></td></tr><tr><td>
[1]</td><td>PWM1SEL</td><td><div style="word-wrap: break-word;"><b>PWM1 Clock Source Selection
</b><br>
The peripheral clock source of PWM1 is defined by PWM1SEL.
<br>
0 = Clock source from PLL clock.
<br>
1 = Clock source from PCLK1.
<br>
</div></td></tr><tr><td>
[3:2]</td><td>SPI0SEL</td><td><div style="word-wrap: break-word;"><b>SPI0 Clock Source Selection
</b><br>
00 = Clock source from external 4~24 MHz high speed crystal oscillator clock.
<br>
01 = Clock source from PLL clock.
<br>
10 = Clock source from PCLK0.
<br>
11 = Clock source from internal 22.1184 MHz high speed oscillator clock.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>SPI1SEL</td><td><div style="word-wrap: break-word;"><b>SPI1 Clock Source Selection
</b><br>
00 = Clock source from external 4~24 MHz high speed crystal oscillator clock.
<br>
01 = Clock source from PLL clock.
<br>
10 = Clock source from PCLK1.
<br>
11 = Clock source from internal 22.1184 MHz high speed oscillator clock.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02701">2701</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="af279d15c32f97345c4b45fa98689c281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af279d15c32f97345c4b45fa98689c281">&#9670;&nbsp;</a></span>CLKSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CLKSEL3
</font><br><p> <font size="2">
Offset: 0x1C  Clock Source Select Control Register 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>SC0SEL</td><td><div style="word-wrap: break-word;"><b>SC0 Clock Source Selection
</b><br>
00 = Clock source from external 4~24 MHz high-speed crystal clock.
<br>
01 = Clock source from PLL clock.
<br>
10 = Clock source from PCLK0.
<br>
11 = Clock source from internal 22.1184 MHz high-speed oscillator clock.
<br>
</div></td></tr><tr><td>
[8]</td><td>RTCSEL</td><td><div style="word-wrap: break-word;"><b>RTC Clock Source Selection
</b><br>
0 = Clock source from external 32.768 kHz low-speed oscillator.
<br>
1 = Clock source from internal 10 kHz low speed RC oscillator.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02702">2702</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="af38233aaa7c69463ab8e69a96e0f2c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af38233aaa7c69463ab8e69a96e0f2c00">&#9670;&nbsp;</a></span>PLLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PLLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PLLCTL
</font><br><p> <font size="2">
Offset: 0x40  PLL Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[8:0]</td><td>FBDIV</td><td><div style="word-wrap: break-word;"><b>PLL Feedback Divider Control Pins (Write Protect)
</b><br>
Refer to the formulas below the table.
<br>
</div></td></tr><tr><td>
[13:9]</td><td>INDIV</td><td><div style="word-wrap: break-word;"><b>PLL Input Divider Control Pins (Write Protect)
</b><br>
Refer to the formulas below the table.
<br>
</div></td></tr><tr><td>
[15:14]</td><td>OUTDIV</td><td><div style="word-wrap: break-word;"><b>PLL Output Divider Control Pins (Write Protect)
</b><br>
Refer to the formulas below the table.
<br>
</div></td></tr><tr><td>
[16]</td><td>PD</td><td><div style="word-wrap: break-word;"><b>Power-Down Mode (Write Protect)
</b><br>
If set the PDEN bit to 1 in CLK_PWRCTL register, the PLL will enter Power-down mode, too.
<br>
0 = PLL is in normal mode.
<br>
1 = PLL is in Power-down mode (default).
<br>
</div></td></tr><tr><td>
[17]</td><td>BP</td><td><div style="word-wrap: break-word;"><b>PLL Bypass Control (Write Protect)
</b><br>
0 = PLL is in normal mode (default).
<br>
1 = PLL clock output is same as PLL input clock FIN.
<br>
</div></td></tr><tr><td>
[18]</td><td>OE</td><td><div style="word-wrap: break-word;"><b>PLL OE (FOUT Enable) Pin Control (Write Protect)
</b><br>
0 = PLL FOUT Enabled.
<br>
1 = PLL FOUT is fixed low.
<br>
</div></td></tr><tr><td>
[19]</td><td>PLLSRC</td><td><div style="word-wrap: break-word;"><b>PLL Source Clock Selection (Write Protect)
</b><br>
0 = PLL source clock from external 4~24 MHz high-speed crystal (HXT).
<br>
1 = PLL source clock from internal 22.1184 MHz high-speed oscillator (HIRC).
<br>
</div></td></tr><tr><td>
[23]</td><td>STBSEL</td><td><div style="word-wrap: break-word;"><b>PLL Stable Counter Selection (Write Protect)
</b><br>
0 = PLL stable time is 6144 PLL source clock (suitable for source clock is equal to or less than 12MHz).
<br>
1 = PLL stable time is 12288 PLL source clock (suitable for source clock is larger than 12MHz).
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02706">2706</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a043e27c91826440621f653efb2a0b4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a043e27c91826440621f653efb2a0b4ca">&#9670;&nbsp;</a></span>PWRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PWRCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PWRCTL
</font><br><p> <font size="2">
Offset: 0x00  System Power-down Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HXTEN</td><td><div style="word-wrap: break-word;"><b>External 4~24 MHz High-Speed Crystal Enable Bit (Write Protect)
</b><br>
The bit default value is set by flash controller user configuration register CONFIG0 [26:24].
<br>
When the default clock source is from external 4~24 MHz high-speed crystal, this bit is set to 1 automatically.
<br>
0 = External 4 ~ 24 MHz high speed crystal oscillator (HXT) Disabled.
<br>
1 = External 4 MH~ 24 z high speed crystal oscillator (HXT) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>LXTEN</td><td><div style="word-wrap: break-word;"><b>External 32.768 KHz Low-Speed Crystal Enable Bit (Write Protect)
</b><br>
0 = External 32.768 kHz low-speed crystal oscillator (LXT) Disabled.
<br>
1 = External 32.768 kHz low-speed crystal oscillator (LXT) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>HIRCEN</td><td><div style="word-wrap: break-word;"><b>Internal 22.1184 MHz High-Speed Oscillator Enable Bit (Write Protect)
</b><br>
0 = Internal 22.1184 MHz high-speed RC oscillator (HIRC) Disabled.
<br>
1 = Internal 22.1184 MHz high-speed RC oscillator (HIRC) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>LIRCEN</td><td><div style="word-wrap: break-word;"><b>Internal 10 KHz Low-Speed Oscillator Enable Bit (Write Protect)
</b><br>
0 = Internal 10 kHz low speed RC oscillator (LIRC) Disabled.
<br>
1 = Internal 10 kHz low speed RC oscillator (LIRC) Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>PDWKDLY</td><td><div style="word-wrap: break-word;"><b>Enable The Wake-Up Delay Counter (Write Protect)
</b><br>
When the chip wakes up from Power-down mode, the clock control will delay certain clock cycles to wait system clock stable.
<br>
The delayed clock cycle is 4096 clock cycles when chip work at external 4~24 MHz high-speed crystal, and 256 clock cycles when chip work at internal 22.1184 MHz high-speed oscillator.
<br>
0 = Clock cycles delay Disabled.
<br>
1 = Clock cycles delay Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>PDWKIEN</td><td><div style="word-wrap: break-word;"><b>Power-Down Mode Wake-Up Interrupt Enable Bit (Write Protect)
</b><br>
0 = Power-down Mode Wake-up Interrupt Disabled.
<br>
1 = Power-down Mode Wake-up Interrupt Enabled.
<br>
Note1: The interrupt will occur when both PDWKIF and PDWKIEN are high.
<br>
Note2: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[6]</td><td>PDWKIF</td><td><div style="word-wrap: break-word;"><b>Power-Down Mode Wake-Up Interrupt Status
</b><br>
Set by "Power-down wake-up event", it indicates that resume from Power-down mode
<br>
The flag is set if the EINT0~5, GPIO, USBH, USBD, UART0~3, WDT, BOD, RTC, TMR0~3, I2C0~1 or wake-up occurred.
<br>
Note1: Write 1 to clear the bit to 0.
<br>
Note2: This bit works only if PDWKIEN (CLK_PWRCTL[5]) set to 1.
<br>
</div></td></tr><tr><td>
[7]</td><td>PDEN</td><td><div style="word-wrap: break-word;"><b>System Power-Down Enable (Write Protect)
</b><br>
When this bit is set to 1, Power-down mode is enabled and chip Power-down behavior will depend on the PDWTCPU bit.
<br>
(a) If the PDWTCPU is 0, then the chip enters Power-down mode immediately after the PDEN bit set.(default)
<br>
(b) if the PDWTCPU is 1, then the chip keeps active till the CPU sleep mode is also active and then the chip enters Power-down mode.
<br>
When chip wakes up from Power-down mode, this bit is auto cleared.
<br>
Users need to set this bit again for next Power-down.
<br>
In Power-down mode, external 4~24 MHz high-speed crystal and the internal 22.1184 MHz high-speed oscillator will be disabled in this mode, but the external 32.768 kHz low-speed crystal and internal 10 kHz low-speed oscillator are not controlled by Power-down mode.
<br>
In Power-down mode, the PLL and system clock are disabled, and ignored the clock source selection.
<br>
The clocks of peripheral are not controlled by Power-down mode, if the peripheral clock source is from external 32.768 kHz low-speed crystal or the internal 10 kHz low-speed oscillator.
<br>
0 = Chip operating normally or chip in idle mode because of WFI command.
<br>
1 = Chip enters Power-down mode instant or wait CPU sleep command WFI.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>PDWTCPU</td><td><div style="word-wrap: break-word;"><b>This Bit Control The Power-Down Entry Condition (Write Protect)
</b><br>
0 = Chip enters Power-down mode when the PDEN bit is set to 1.
<br>
1 = Chip enters Power-down mode when the both PDWTCPU and PDEN bits are set to 1 and CPU run WFI instruction.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[11:10]</td><td>HXTGAIN</td><td><div style="word-wrap: break-word;"><b>4~24 MHz High-Speed Crystal Gain Control Bit
</b><br>
(Write Protect)
<br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
Gain control is used to enlarge the gain of crystal to make sure crystal work normally.
<br>
If gain control is enabled, crystal will consume more power than gain control off.
<br>
00 = HXT frequency is lower than from 8 MHz.
<br>
01 = HXT frequency is from 8 MHz to 12 MHz.
<br>
10 = HXT frequency is from 12 MHz to 16 MHz.
<br>
11 = HXT frequency is higher than 16 MHz.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[12]</td><td>HXTSELTYP</td><td><div style="word-wrap: break-word;"><b>4~24 MHz High-Speed Crystal Type Select Bit (Write Protect)
</b><br>
This is a protected register. Please refer to open lock sequence to program it.
<br>
0 = Select INV type.
<br>
1 = Select GM type.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[24]</td><td>HIRC48MEN</td><td><div style="word-wrap: break-word;"><b>Internal 48 MHz High-Speed Oscillator Enable Bit (Write Protect)
</b><br>
0 = Internal 48 MHz high-speed RC oscillator (HIRC) Disabled.
<br>
1 = Internal 48 MHz high-speed RC oscillator (HIRC) Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02695">2695</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="adc65d5f4430dc33b10e3faeeacab1495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc65d5f4430dc33b10e3faeeacab1495">&#9670;&nbsp;</a></span>RESERVE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CLK_T::RESERVE0[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02705">2705</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="ac908929dd47d39fdc2c6aef45d77f56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac908929dd47d39fdc2c6aef45d77f56a">&#9670;&nbsp;</a></span>RESERVE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CLK_T::RESERVE1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02707">2707</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a183fcf34fa328dee7fbe6263027764a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183fcf34fa328dee7fbe6263027764a1">&#9670;&nbsp;</a></span>RESERVE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CLK_T::RESERVE2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02709">2709</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a80524ce5dc356063be8822d24b0310fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80524ce5dc356063be8822d24b0310fa">&#9670;&nbsp;</a></span>RESERVE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CLK_T::RESERVE3[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02711">2711</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<a id="a71522f2190f0f02496f2f898a1d47fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71522f2190f0f02496f2f898a1d47fd7">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">STATUS
</font><br><p> <font size="2">
Offset: 0x50  Clock Status Monitor Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>HXTSTB</td><td><div style="word-wrap: break-word;"><b>External 4~24 MHz High-Speed Crystal Clock Source Stable Flag (Read Only)
</b><br>
0 = External 4~24 MHz high-speed crystal clock is not stable or disabled.
<br>
1 = External 4~24 MHz high-speed crystal clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>LXTSTB</td><td><div style="word-wrap: break-word;"><b>External 32.768 kHz Low-Speed Crystal Clock Source Stable Flag (Read Only)
</b><br>
0 = External 32.768 kHz low-speed crystal clock is not stable or disabled.
<br>
1 = External 32.768 kHz low-speed crystal clock is stabled and enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>PLLSTB</td><td><div style="word-wrap: break-word;"><b>Internal PLL Clock Source Stable Flag (Read Only)
</b><br>
0 = Internal PLL clock is not stable or disabled.
<br>
1 = Internal PLL clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>LIRCSTB</td><td><div style="word-wrap: break-word;"><b>Internal 10 KHz Low-Speed Oscillator Clock Source Stable Flag (Read Only)
</b><br>
0 = Internal 10 kHz low-speed oscillator clock is not stable or disabled.
<br>
1 = Internal 10 kHz low-speed oscillator clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>HIRCSTB</td><td><div style="word-wrap: break-word;"><b>Internal 22.1184 MHz High-Speed Oscillator Clock Source Stable Flag (Read Only)
</b><br>
0 = Internal 22.1184 MHz high-speed oscillator clock is not stable or disabled.
<br>
1 = Internal 22.1184 MHz high-speed oscillator clock is stable and enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>CLKSFAIL</td><td><div style="word-wrap: break-word;"><b>Clock Switching Fail Flag (Read Only)
</b><br>
This bit is updated when software switches system clock source.
<br>
If switch target clock is stable, this bit will be set to 0.
<br>
If switch target clock is not stable, this bit will be set to 1.
<br>
0 = Clock switching success.
<br>
1 = Clock switching failure.
<br>
Note: Write 1 to clear the bit to 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_m4521_8h_source.html#l02708">2708</a> of file <a class="el" href="_m4521_8h_source.html">M4521.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/M4521/Include/<a class="el" href="_m4521_8h_source.html">M4521.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 13:44:44 for M4521 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
