Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date              : Wed Jul 11 15:04:53 2018
| Host              : tuol-skylake running 64-bit Ubuntu 16.04.4 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file rocketchip_wrapper_timing_summary_routed.rpt -rpx rocketchip_wrapper_timing_summary_routed.rpx
| Design            : rocketchip_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.10 04-04-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.386        0.000                      0                40919        0.017        0.000                      0                40919        2.050        0.000                       0                 16950  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
SYSCLK_P      {0.000 2.500}        5.000           200.000         
  host_clk_i  {0.000 10.000}       20.000          50.000          
clk_pl_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                        2.050        0.000                       0                     1  
  host_clk_i        6.386        0.000                      0                40919        0.017        0.000                      0                40919        8.498        0.000                       0                 16949  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         2.500       2.050      MMCM_X0Y3  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.500       2.050      MMCM_X0Y3  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.500       2.050      MMCM_X0Y3  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         2.500       2.050      MMCM_X0Y3  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.386ns  (required time - arrival time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        13.372ns  (logic 6.274ns (46.919%)  route 7.098ns (53.081%))
  Logic Levels:           43  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=2 LUT3=4 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 24.198 - 20.000 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 1.503ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.368ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.651     3.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X67Y170        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.962 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/Q
                         net (fo=17, routed)          0.184     4.146    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/Q[27]
    SLICE_X68Y174        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.270 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_i_18/O
                         net (fo=3, routed)           0.423     4.693    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/A[18]
    DSP48E2_X12Y66       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     4.885 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     4.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X12Y66       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     4.961 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     4.961    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X12Y66       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[38])
                                                      0.505     5.466 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.466    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER.U<38>
    DSP48E2_X12Y66       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.047     5.513 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.513    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X12Y66       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.585     6.098 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.098    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y66       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.220 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.234    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/PCIN[47]
    DSP48E2_X12Y67       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.780 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.780    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y67       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.902 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.940    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/PCIN[47]
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.546     7.486 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.486    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     7.595 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.485     8.080    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_n_38
    SLICE_X67Y174        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.113     8.193 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0/O
                         net (fo=2, routed)           0.178     8.371    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0_n_0
    SLICE_X67Y174        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     8.494 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0/O
                         net (fo=1, routed)           0.022     8.516    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0_n_0
    SLICE_X67Y174        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.675 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.701    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1_n_0
    SLICE_X67Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.716 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     8.742    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2_n_0
    SLICE_X67Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.757 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     8.783    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3_n_0
    SLICE_X67Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.798 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     8.824    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4_n_0
    SLICE_X67Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.839 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5/CO[7]
                         net (fo=1, routed)           0.026     8.865    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5_n_0
    SLICE_X67Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     8.981 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__6/O[5]
                         net (fo=2, routed)           0.224     9.205    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_16__57[61]
    SLICE_X66Y179        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.354 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160/O
                         net (fo=1, routed)           0.008     9.363    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160_n_0
    SLICE_X66Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     9.477 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113/CO[7]
                         net (fo=1, routed)           0.026     9.503    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113_n_0
    SLICE_X66Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.620 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_95/O[5]
                         net (fo=12, routed)          0.386    10.005    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_20[101]
    SLICE_X64Y186        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161    10.167 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129/O
                         net (fo=1, routed)           0.191    10.358    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129_n_0
    SLICE_X64Y186        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124    10.481 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96/O
                         net (fo=1, routed)           0.087    10.568    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96_n_0
    SLICE_X64Y186        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    10.605 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_64/O
                         net (fo=9, routed)           0.126    10.731    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_93
    SLICE_X62Y186        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090    10.821 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_109/O
                         net (fo=1, routed)           0.155    10.976    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_236[3]
    SLICE_X63Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098    11.074 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_72/O
                         net (fo=11, routed)          0.372    11.446    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_GEN_2[3]
    SLICE_X67Y186        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    11.534 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61/O
                         net (fo=4, routed)           0.098    11.632    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61_n_0
    SLICE_X67Y187        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    11.755 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179/O
                         net (fo=175, routed)         0.566    12.321    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179_n_0
    SLICE_X62Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125    12.446 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_9/O
                         net (fo=1, routed)           0.046    12.492    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/notCDom_neg_cFirstNormAbsSigSum[30]
    SLICE_X62Y201        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    12.545 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_8/O
                         net (fo=6, routed)           0.414    12.959    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_691[29]
    SLICE_X68Y198        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    13.108 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197/O
                         net (fo=1, routed)           0.382    13.490    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197_n_0
    SLICE_X65Y191        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    13.540 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131/O
                         net (fo=1, routed)           0.398    13.938    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131_n_0
    SLICE_X69Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    14.087 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_50/O
                         net (fo=2, routed)           0.198    14.285    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_701
    SLICE_X68Y193        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    14.383 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18/O
                         net (fo=1, routed)           0.180    14.563    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18_n_0
    SLICE_X68Y189        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    14.715 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_4/O
                         net (fo=5, routed)           0.209    14.924    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/allRoundExtra
    SLICE_X68Y189        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    15.014 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18/O
                         net (fo=2, routed)           0.164    15.178    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18_n_0
    SLICE_X70Y187        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    15.303 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_10/O
                         net (fo=10, routed)          0.276    15.579    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_951
    SLICE_X71Y183        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    15.725 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24/O
                         net (fo=1, routed)           0.178    15.903    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24_n_0
    SLICE_X72Y183        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    15.993 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11/O
                         net (fo=1, routed)           0.047    16.040    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11_n_0
    SLICE_X72Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    16.163 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_3/O
                         net (fo=55, routed)          0.355    16.518    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/totalUnderflowY
    SLICE_X69Y184        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    16.584 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[61]_i_2/O
                         net (fo=5, routed)           0.202    16.786    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/pegMinFiniteMagOut
    SLICE_X71Y183        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    16.921 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[60]_i_1/O
                         net (fo=6, routed)           0.336    17.257    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma_n_201
    SLICE_X71Y181        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    R10                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532    20.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    20.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214    21.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.414    24.198    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X71Y181        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[54]/C
                         clock pessimism             -0.407    23.791    
                         clock uncertainty           -0.074    23.717    
    SLICE_X71Y181        FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.074    23.643    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[54]
  -------------------------------------------------------------------
                         required time                         23.643    
                         arrival time                         -17.257    
  -------------------------------------------------------------------
                         slack                                  6.386    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        13.363ns  (logic 6.274ns (46.951%)  route 7.089ns (53.049%))
  Logic Levels:           43  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=2 LUT3=4 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 24.194 - 20.000 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 1.503ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.410ns (routing 1.368ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.651     3.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X67Y170        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.962 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/Q
                         net (fo=17, routed)          0.184     4.146    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/Q[27]
    SLICE_X68Y174        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.270 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_i_18/O
                         net (fo=3, routed)           0.423     4.693    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/A[18]
    DSP48E2_X12Y66       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     4.885 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     4.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X12Y66       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     4.961 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     4.961    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X12Y66       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[38])
                                                      0.505     5.466 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.466    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER.U<38>
    DSP48E2_X12Y66       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.047     5.513 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.513    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X12Y66       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.585     6.098 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.098    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y66       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.220 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.234    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/PCIN[47]
    DSP48E2_X12Y67       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.780 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.780    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y67       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.902 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.940    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/PCIN[47]
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.546     7.486 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.486    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     7.595 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.485     8.080    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_n_38
    SLICE_X67Y174        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.113     8.193 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0/O
                         net (fo=2, routed)           0.178     8.371    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0_n_0
    SLICE_X67Y174        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     8.494 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0/O
                         net (fo=1, routed)           0.022     8.516    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0_n_0
    SLICE_X67Y174        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.675 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.701    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1_n_0
    SLICE_X67Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.716 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     8.742    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2_n_0
    SLICE_X67Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.757 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     8.783    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3_n_0
    SLICE_X67Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.798 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     8.824    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4_n_0
    SLICE_X67Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.839 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5/CO[7]
                         net (fo=1, routed)           0.026     8.865    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5_n_0
    SLICE_X67Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     8.981 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__6/O[5]
                         net (fo=2, routed)           0.224     9.205    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_16__57[61]
    SLICE_X66Y179        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.354 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160/O
                         net (fo=1, routed)           0.008     9.363    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160_n_0
    SLICE_X66Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     9.477 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113/CO[7]
                         net (fo=1, routed)           0.026     9.503    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113_n_0
    SLICE_X66Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.620 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_95/O[5]
                         net (fo=12, routed)          0.386    10.005    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_20[101]
    SLICE_X64Y186        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161    10.167 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129/O
                         net (fo=1, routed)           0.191    10.358    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129_n_0
    SLICE_X64Y186        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124    10.481 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96/O
                         net (fo=1, routed)           0.087    10.568    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96_n_0
    SLICE_X64Y186        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    10.605 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_64/O
                         net (fo=9, routed)           0.126    10.731    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_93
    SLICE_X62Y186        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090    10.821 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_109/O
                         net (fo=1, routed)           0.155    10.976    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_236[3]
    SLICE_X63Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098    11.074 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_72/O
                         net (fo=11, routed)          0.372    11.446    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_GEN_2[3]
    SLICE_X67Y186        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    11.534 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61/O
                         net (fo=4, routed)           0.098    11.632    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61_n_0
    SLICE_X67Y187        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    11.755 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179/O
                         net (fo=175, routed)         0.566    12.321    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179_n_0
    SLICE_X62Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125    12.446 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_9/O
                         net (fo=1, routed)           0.046    12.492    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/notCDom_neg_cFirstNormAbsSigSum[30]
    SLICE_X62Y201        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    12.545 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_8/O
                         net (fo=6, routed)           0.414    12.959    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_691[29]
    SLICE_X68Y198        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    13.108 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197/O
                         net (fo=1, routed)           0.382    13.490    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197_n_0
    SLICE_X65Y191        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    13.540 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131/O
                         net (fo=1, routed)           0.398    13.938    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131_n_0
    SLICE_X69Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    14.087 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_50/O
                         net (fo=2, routed)           0.198    14.285    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_701
    SLICE_X68Y193        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    14.383 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18/O
                         net (fo=1, routed)           0.180    14.563    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18_n_0
    SLICE_X68Y189        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    14.715 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_4/O
                         net (fo=5, routed)           0.209    14.924    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/allRoundExtra
    SLICE_X68Y189        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    15.014 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18/O
                         net (fo=2, routed)           0.164    15.178    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18_n_0
    SLICE_X70Y187        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    15.303 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_10/O
                         net (fo=10, routed)          0.276    15.579    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_951
    SLICE_X71Y183        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    15.725 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24/O
                         net (fo=1, routed)           0.178    15.903    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24_n_0
    SLICE_X72Y183        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    15.993 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11/O
                         net (fo=1, routed)           0.047    16.040    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11_n_0
    SLICE_X72Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    16.163 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_3/O
                         net (fo=55, routed)          0.355    16.518    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/totalUnderflowY
    SLICE_X69Y184        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    16.584 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[61]_i_2/O
                         net (fo=5, routed)           0.202    16.786    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/pegMinFiniteMagOut
    SLICE_X71Y183        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    16.921 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[60]_i_1/O
                         net (fo=6, routed)           0.327    17.248    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma_n_201
    SLICE_X72Y181        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    R10                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532    20.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    20.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214    21.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.410    24.194    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X72Y181        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[53]/C
                         clock pessimism             -0.407    23.787    
                         clock uncertainty           -0.074    23.713    
    SLICE_X72Y181        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074    23.639    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[53]
  -------------------------------------------------------------------
                         required time                         23.639    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        13.363ns  (logic 6.274ns (46.951%)  route 7.089ns (53.049%))
  Logic Levels:           43  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=2 LUT3=4 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 24.194 - 20.000 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 1.503ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.410ns (routing 1.368ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.651     3.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X67Y170        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.962 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/Q
                         net (fo=17, routed)          0.184     4.146    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/Q[27]
    SLICE_X68Y174        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.270 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_i_18/O
                         net (fo=3, routed)           0.423     4.693    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/A[18]
    DSP48E2_X12Y66       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     4.885 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     4.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X12Y66       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     4.961 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     4.961    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X12Y66       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[38])
                                                      0.505     5.466 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.466    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER.U<38>
    DSP48E2_X12Y66       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.047     5.513 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.513    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X12Y66       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.585     6.098 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.098    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y66       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.220 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.234    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/PCIN[47]
    DSP48E2_X12Y67       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.780 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.780    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y67       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.902 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.940    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/PCIN[47]
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.546     7.486 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.486    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     7.595 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.485     8.080    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_n_38
    SLICE_X67Y174        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.113     8.193 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0/O
                         net (fo=2, routed)           0.178     8.371    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0_n_0
    SLICE_X67Y174        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     8.494 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0/O
                         net (fo=1, routed)           0.022     8.516    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0_n_0
    SLICE_X67Y174        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.675 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.701    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1_n_0
    SLICE_X67Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.716 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     8.742    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2_n_0
    SLICE_X67Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.757 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     8.783    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3_n_0
    SLICE_X67Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.798 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     8.824    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4_n_0
    SLICE_X67Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.839 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5/CO[7]
                         net (fo=1, routed)           0.026     8.865    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5_n_0
    SLICE_X67Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     8.981 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__6/O[5]
                         net (fo=2, routed)           0.224     9.205    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_16__57[61]
    SLICE_X66Y179        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.354 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160/O
                         net (fo=1, routed)           0.008     9.363    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160_n_0
    SLICE_X66Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     9.477 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113/CO[7]
                         net (fo=1, routed)           0.026     9.503    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113_n_0
    SLICE_X66Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.620 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_95/O[5]
                         net (fo=12, routed)          0.386    10.005    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_20[101]
    SLICE_X64Y186        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161    10.167 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129/O
                         net (fo=1, routed)           0.191    10.358    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129_n_0
    SLICE_X64Y186        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124    10.481 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96/O
                         net (fo=1, routed)           0.087    10.568    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96_n_0
    SLICE_X64Y186        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    10.605 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_64/O
                         net (fo=9, routed)           0.126    10.731    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_93
    SLICE_X62Y186        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090    10.821 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_109/O
                         net (fo=1, routed)           0.155    10.976    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_236[3]
    SLICE_X63Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098    11.074 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_72/O
                         net (fo=11, routed)          0.372    11.446    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_GEN_2[3]
    SLICE_X67Y186        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    11.534 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61/O
                         net (fo=4, routed)           0.098    11.632    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61_n_0
    SLICE_X67Y187        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    11.755 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179/O
                         net (fo=175, routed)         0.566    12.321    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179_n_0
    SLICE_X62Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125    12.446 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_9/O
                         net (fo=1, routed)           0.046    12.492    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/notCDom_neg_cFirstNormAbsSigSum[30]
    SLICE_X62Y201        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    12.545 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_8/O
                         net (fo=6, routed)           0.414    12.959    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_691[29]
    SLICE_X68Y198        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    13.108 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197/O
                         net (fo=1, routed)           0.382    13.490    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197_n_0
    SLICE_X65Y191        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    13.540 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131/O
                         net (fo=1, routed)           0.398    13.938    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131_n_0
    SLICE_X69Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    14.087 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_50/O
                         net (fo=2, routed)           0.198    14.285    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_701
    SLICE_X68Y193        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    14.383 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18/O
                         net (fo=1, routed)           0.180    14.563    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18_n_0
    SLICE_X68Y189        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    14.715 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_4/O
                         net (fo=5, routed)           0.209    14.924    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/allRoundExtra
    SLICE_X68Y189        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    15.014 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18/O
                         net (fo=2, routed)           0.164    15.178    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18_n_0
    SLICE_X70Y187        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    15.303 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_10/O
                         net (fo=10, routed)          0.276    15.579    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_951
    SLICE_X71Y183        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    15.725 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24/O
                         net (fo=1, routed)           0.178    15.903    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24_n_0
    SLICE_X72Y183        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    15.993 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11/O
                         net (fo=1, routed)           0.047    16.040    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11_n_0
    SLICE_X72Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    16.163 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_3/O
                         net (fo=55, routed)          0.355    16.518    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/totalUnderflowY
    SLICE_X69Y184        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    16.584 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[61]_i_2/O
                         net (fo=5, routed)           0.202    16.786    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/pegMinFiniteMagOut
    SLICE_X71Y183        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    16.921 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[60]_i_1/O
                         net (fo=6, routed)           0.327    17.248    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma_n_201
    SLICE_X72Y181        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    R10                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532    20.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    20.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214    21.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.410    24.194    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X72Y181        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[55]/C
                         clock pessimism             -0.407    23.787    
                         clock uncertainty           -0.074    23.713    
    SLICE_X72Y181        FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.074    23.639    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[55]
  -------------------------------------------------------------------
                         required time                         23.639    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[59]/S
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        13.328ns  (logic 6.274ns (47.074%)  route 7.054ns (52.926%))
  Logic Levels:           43  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=2 LUT3=4 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 24.191 - 20.000 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 1.503ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.368ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.651     3.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X67Y170        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.962 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/Q
                         net (fo=17, routed)          0.184     4.146    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/Q[27]
    SLICE_X68Y174        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.270 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_i_18/O
                         net (fo=3, routed)           0.423     4.693    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/A[18]
    DSP48E2_X12Y66       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     4.885 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     4.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X12Y66       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     4.961 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     4.961    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X12Y66       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[38])
                                                      0.505     5.466 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.466    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER.U<38>
    DSP48E2_X12Y66       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.047     5.513 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.513    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X12Y66       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.585     6.098 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.098    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y66       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.220 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.234    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/PCIN[47]
    DSP48E2_X12Y67       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.780 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.780    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y67       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.902 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.940    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/PCIN[47]
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.546     7.486 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.486    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     7.595 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.485     8.080    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_n_38
    SLICE_X67Y174        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.113     8.193 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0/O
                         net (fo=2, routed)           0.178     8.371    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0_n_0
    SLICE_X67Y174        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     8.494 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0/O
                         net (fo=1, routed)           0.022     8.516    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0_n_0
    SLICE_X67Y174        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.675 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.701    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1_n_0
    SLICE_X67Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.716 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     8.742    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2_n_0
    SLICE_X67Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.757 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     8.783    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3_n_0
    SLICE_X67Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.798 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     8.824    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4_n_0
    SLICE_X67Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.839 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5/CO[7]
                         net (fo=1, routed)           0.026     8.865    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5_n_0
    SLICE_X67Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     8.981 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__6/O[5]
                         net (fo=2, routed)           0.224     9.205    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_16__57[61]
    SLICE_X66Y179        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.354 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160/O
                         net (fo=1, routed)           0.008     9.363    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160_n_0
    SLICE_X66Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     9.477 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113/CO[7]
                         net (fo=1, routed)           0.026     9.503    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113_n_0
    SLICE_X66Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.620 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_95/O[5]
                         net (fo=12, routed)          0.386    10.005    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_20[101]
    SLICE_X64Y186        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161    10.167 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129/O
                         net (fo=1, routed)           0.191    10.358    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129_n_0
    SLICE_X64Y186        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124    10.481 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96/O
                         net (fo=1, routed)           0.087    10.568    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96_n_0
    SLICE_X64Y186        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    10.605 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_64/O
                         net (fo=9, routed)           0.126    10.731    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_93
    SLICE_X62Y186        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090    10.821 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_109/O
                         net (fo=1, routed)           0.155    10.976    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_236[3]
    SLICE_X63Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098    11.074 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_72/O
                         net (fo=11, routed)          0.372    11.446    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_GEN_2[3]
    SLICE_X67Y186        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    11.534 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61/O
                         net (fo=4, routed)           0.098    11.632    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61_n_0
    SLICE_X67Y187        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    11.755 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179/O
                         net (fo=175, routed)         0.566    12.321    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179_n_0
    SLICE_X62Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125    12.446 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_9/O
                         net (fo=1, routed)           0.046    12.492    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/notCDom_neg_cFirstNormAbsSigSum[30]
    SLICE_X62Y201        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    12.545 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_8/O
                         net (fo=6, routed)           0.414    12.959    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_691[29]
    SLICE_X68Y198        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    13.108 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197/O
                         net (fo=1, routed)           0.382    13.490    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197_n_0
    SLICE_X65Y191        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    13.540 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131/O
                         net (fo=1, routed)           0.398    13.938    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131_n_0
    SLICE_X69Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    14.087 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_50/O
                         net (fo=2, routed)           0.198    14.285    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_701
    SLICE_X68Y193        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    14.383 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18/O
                         net (fo=1, routed)           0.180    14.563    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18_n_0
    SLICE_X68Y189        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    14.715 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_4/O
                         net (fo=5, routed)           0.209    14.924    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/allRoundExtra
    SLICE_X68Y189        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    15.014 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18/O
                         net (fo=2, routed)           0.164    15.178    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18_n_0
    SLICE_X70Y187        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    15.303 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_10/O
                         net (fo=10, routed)          0.276    15.579    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_951
    SLICE_X71Y183        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    15.725 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24/O
                         net (fo=1, routed)           0.178    15.903    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24_n_0
    SLICE_X72Y183        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    15.993 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11/O
                         net (fo=1, routed)           0.047    16.040    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11_n_0
    SLICE_X72Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    16.163 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_3/O
                         net (fo=55, routed)          0.355    16.518    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/totalUnderflowY
    SLICE_X69Y184        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    16.584 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[61]_i_2/O
                         net (fo=5, routed)           0.202    16.786    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/pegMinFiniteMagOut
    SLICE_X71Y183        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    16.921 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[60]_i_1/O
                         net (fo=6, routed)           0.292    17.213    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma_n_201
    SLICE_X71Y182        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[59]/S
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    R10                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532    20.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    20.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214    21.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.407    24.191    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X71Y182        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[59]/C
                         clock pessimism             -0.407    23.784    
                         clock uncertainty           -0.074    23.710    
    SLICE_X71Y182        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074    23.636    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[59]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                         -17.213    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        13.328ns  (logic 6.274ns (47.074%)  route 7.054ns (52.926%))
  Logic Levels:           43  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=2 LUT3=4 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 24.191 - 20.000 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 1.503ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.368ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.651     3.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X67Y170        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.962 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/Q
                         net (fo=17, routed)          0.184     4.146    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/Q[27]
    SLICE_X68Y174        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.270 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_i_18/O
                         net (fo=3, routed)           0.423     4.693    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/A[18]
    DSP48E2_X12Y66       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     4.885 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     4.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X12Y66       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     4.961 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     4.961    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X12Y66       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[38])
                                                      0.505     5.466 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.466    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER.U<38>
    DSP48E2_X12Y66       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.047     5.513 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.513    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X12Y66       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.585     6.098 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.098    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y66       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.220 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.234    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/PCIN[47]
    DSP48E2_X12Y67       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.780 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.780    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y67       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.902 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.940    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/PCIN[47]
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.546     7.486 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.486    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     7.595 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.485     8.080    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_n_38
    SLICE_X67Y174        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.113     8.193 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0/O
                         net (fo=2, routed)           0.178     8.371    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0_n_0
    SLICE_X67Y174        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     8.494 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0/O
                         net (fo=1, routed)           0.022     8.516    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0_n_0
    SLICE_X67Y174        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.675 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.701    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1_n_0
    SLICE_X67Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.716 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     8.742    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2_n_0
    SLICE_X67Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.757 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     8.783    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3_n_0
    SLICE_X67Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.798 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     8.824    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4_n_0
    SLICE_X67Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.839 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5/CO[7]
                         net (fo=1, routed)           0.026     8.865    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5_n_0
    SLICE_X67Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     8.981 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__6/O[5]
                         net (fo=2, routed)           0.224     9.205    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_16__57[61]
    SLICE_X66Y179        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.354 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160/O
                         net (fo=1, routed)           0.008     9.363    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160_n_0
    SLICE_X66Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     9.477 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113/CO[7]
                         net (fo=1, routed)           0.026     9.503    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113_n_0
    SLICE_X66Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.620 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_95/O[5]
                         net (fo=12, routed)          0.386    10.005    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_20[101]
    SLICE_X64Y186        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161    10.167 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129/O
                         net (fo=1, routed)           0.191    10.358    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129_n_0
    SLICE_X64Y186        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124    10.481 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96/O
                         net (fo=1, routed)           0.087    10.568    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96_n_0
    SLICE_X64Y186        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    10.605 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_64/O
                         net (fo=9, routed)           0.126    10.731    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_93
    SLICE_X62Y186        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090    10.821 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_109/O
                         net (fo=1, routed)           0.155    10.976    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_236[3]
    SLICE_X63Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098    11.074 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_72/O
                         net (fo=11, routed)          0.372    11.446    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_GEN_2[3]
    SLICE_X67Y186        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    11.534 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61/O
                         net (fo=4, routed)           0.098    11.632    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61_n_0
    SLICE_X67Y187        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    11.755 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179/O
                         net (fo=175, routed)         0.566    12.321    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179_n_0
    SLICE_X62Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125    12.446 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_9/O
                         net (fo=1, routed)           0.046    12.492    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/notCDom_neg_cFirstNormAbsSigSum[30]
    SLICE_X62Y201        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    12.545 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_8/O
                         net (fo=6, routed)           0.414    12.959    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_691[29]
    SLICE_X68Y198        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    13.108 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197/O
                         net (fo=1, routed)           0.382    13.490    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197_n_0
    SLICE_X65Y191        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    13.540 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131/O
                         net (fo=1, routed)           0.398    13.938    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131_n_0
    SLICE_X69Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    14.087 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_50/O
                         net (fo=2, routed)           0.198    14.285    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_701
    SLICE_X68Y193        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    14.383 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18/O
                         net (fo=1, routed)           0.180    14.563    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18_n_0
    SLICE_X68Y189        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    14.715 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_4/O
                         net (fo=5, routed)           0.209    14.924    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/allRoundExtra
    SLICE_X68Y189        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    15.014 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18/O
                         net (fo=2, routed)           0.164    15.178    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18_n_0
    SLICE_X70Y187        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    15.303 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_10/O
                         net (fo=10, routed)          0.276    15.579    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_951
    SLICE_X71Y183        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    15.725 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24/O
                         net (fo=1, routed)           0.178    15.903    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24_n_0
    SLICE_X72Y183        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    15.993 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11/O
                         net (fo=1, routed)           0.047    16.040    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11_n_0
    SLICE_X72Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    16.163 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_3/O
                         net (fo=55, routed)          0.355    16.518    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/totalUnderflowY
    SLICE_X69Y184        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    16.584 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[61]_i_2/O
                         net (fo=5, routed)           0.202    16.786    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/pegMinFiniteMagOut
    SLICE_X71Y183        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    16.921 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[60]_i_1/O
                         net (fo=6, routed)           0.292    17.213    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma_n_201
    SLICE_X71Y182        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    R10                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532    20.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    20.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214    21.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.407    24.191    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X71Y182        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[60]/C
                         clock pessimism             -0.407    23.784    
                         clock uncertainty           -0.074    23.710    
    SLICE_X71Y182        FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.074    23.636    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[60]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                         -17.213    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        13.229ns  (logic 6.274ns (47.426%)  route 6.955ns (52.574%))
  Logic Levels:           43  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=2 LUT3=4 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 24.191 - 20.000 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 1.503ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.407ns (routing 1.368ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.651     3.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X67Y170        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.962 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/Q
                         net (fo=17, routed)          0.184     4.146    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/Q[27]
    SLICE_X68Y174        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.270 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_i_18/O
                         net (fo=3, routed)           0.423     4.693    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/A[18]
    DSP48E2_X12Y66       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     4.885 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     4.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X12Y66       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     4.961 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     4.961    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X12Y66       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[38])
                                                      0.505     5.466 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.466    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER.U<38>
    DSP48E2_X12Y66       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.047     5.513 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.513    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X12Y66       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.585     6.098 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.098    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y66       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.220 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.234    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/PCIN[47]
    DSP48E2_X12Y67       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.780 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.780    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y67       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.902 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.940    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/PCIN[47]
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.546     7.486 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.486    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     7.595 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.485     8.080    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_n_38
    SLICE_X67Y174        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.113     8.193 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0/O
                         net (fo=2, routed)           0.178     8.371    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0_n_0
    SLICE_X67Y174        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     8.494 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0/O
                         net (fo=1, routed)           0.022     8.516    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0_n_0
    SLICE_X67Y174        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.675 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.701    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1_n_0
    SLICE_X67Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.716 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     8.742    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2_n_0
    SLICE_X67Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.757 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     8.783    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3_n_0
    SLICE_X67Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.798 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     8.824    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4_n_0
    SLICE_X67Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.839 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5/CO[7]
                         net (fo=1, routed)           0.026     8.865    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5_n_0
    SLICE_X67Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     8.981 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__6/O[5]
                         net (fo=2, routed)           0.224     9.205    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_16__57[61]
    SLICE_X66Y179        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.354 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160/O
                         net (fo=1, routed)           0.008     9.363    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160_n_0
    SLICE_X66Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     9.477 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113/CO[7]
                         net (fo=1, routed)           0.026     9.503    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113_n_0
    SLICE_X66Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.620 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_95/O[5]
                         net (fo=12, routed)          0.386    10.005    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_20[101]
    SLICE_X64Y186        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161    10.167 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129/O
                         net (fo=1, routed)           0.191    10.358    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129_n_0
    SLICE_X64Y186        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124    10.481 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96/O
                         net (fo=1, routed)           0.087    10.568    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96_n_0
    SLICE_X64Y186        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    10.605 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_64/O
                         net (fo=9, routed)           0.126    10.731    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_93
    SLICE_X62Y186        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090    10.821 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_109/O
                         net (fo=1, routed)           0.155    10.976    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_236[3]
    SLICE_X63Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098    11.074 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_72/O
                         net (fo=11, routed)          0.372    11.446    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_GEN_2[3]
    SLICE_X67Y186        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    11.534 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61/O
                         net (fo=4, routed)           0.098    11.632    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61_n_0
    SLICE_X67Y187        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    11.755 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179/O
                         net (fo=175, routed)         0.566    12.321    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179_n_0
    SLICE_X62Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125    12.446 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_9/O
                         net (fo=1, routed)           0.046    12.492    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/notCDom_neg_cFirstNormAbsSigSum[30]
    SLICE_X62Y201        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    12.545 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_8/O
                         net (fo=6, routed)           0.414    12.959    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_691[29]
    SLICE_X68Y198        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    13.108 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197/O
                         net (fo=1, routed)           0.382    13.490    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197_n_0
    SLICE_X65Y191        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    13.540 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131/O
                         net (fo=1, routed)           0.398    13.938    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131_n_0
    SLICE_X69Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    14.087 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_50/O
                         net (fo=2, routed)           0.198    14.285    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_701
    SLICE_X68Y193        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    14.383 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18/O
                         net (fo=1, routed)           0.180    14.563    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18_n_0
    SLICE_X68Y189        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    14.715 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_4/O
                         net (fo=5, routed)           0.209    14.924    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/allRoundExtra
    SLICE_X68Y189        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    15.014 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18/O
                         net (fo=2, routed)           0.164    15.178    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18_n_0
    SLICE_X70Y187        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    15.303 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_10/O
                         net (fo=10, routed)          0.276    15.579    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_951
    SLICE_X71Y183        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    15.725 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24/O
                         net (fo=1, routed)           0.178    15.903    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24_n_0
    SLICE_X72Y183        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    15.993 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11/O
                         net (fo=1, routed)           0.047    16.040    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11_n_0
    SLICE_X72Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    16.163 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_3/O
                         net (fo=55, routed)          0.355    16.518    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/totalUnderflowY
    SLICE_X69Y184        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    16.584 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[61]_i_2/O
                         net (fo=5, routed)           0.202    16.786    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/pegMinFiniteMagOut
    SLICE_X71Y183        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.135    16.921 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[60]_i_1/O
                         net (fo=6, routed)           0.193    17.114    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma_n_201
    SLICE_X71Y183        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    R10                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532    20.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    20.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214    21.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.407    24.191    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X71Y183        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[58]/C
                         clock pessimism             -0.407    23.784    
                         clock uncertainty           -0.074    23.710    
    SLICE_X71Y183        FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074    23.636    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[58]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                         -17.114    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[57]/D
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 6.238ns (47.640%)  route 6.856ns (52.360%))
  Logic Levels:           43  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=4 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.189ns = ( 24.189 - 20.000 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 1.503ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.405ns (routing 1.368ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.651     3.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X67Y170        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.962 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/Q
                         net (fo=17, routed)          0.184     4.146    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/Q[27]
    SLICE_X68Y174        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.270 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_i_18/O
                         net (fo=3, routed)           0.423     4.693    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/A[18]
    DSP48E2_X12Y66       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     4.885 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     4.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X12Y66       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     4.961 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     4.961    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X12Y66       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[38])
                                                      0.505     5.466 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.466    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER.U<38>
    DSP48E2_X12Y66       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.047     5.513 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.513    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X12Y66       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.585     6.098 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.098    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y66       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.220 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.234    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/PCIN[47]
    DSP48E2_X12Y67       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.780 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.780    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y67       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.902 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.940    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/PCIN[47]
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.546     7.486 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.486    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     7.595 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.485     8.080    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_n_38
    SLICE_X67Y174        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.113     8.193 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0/O
                         net (fo=2, routed)           0.178     8.371    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0_n_0
    SLICE_X67Y174        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     8.494 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0/O
                         net (fo=1, routed)           0.022     8.516    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0_n_0
    SLICE_X67Y174        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.675 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.701    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1_n_0
    SLICE_X67Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.716 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     8.742    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2_n_0
    SLICE_X67Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.757 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     8.783    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3_n_0
    SLICE_X67Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.798 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     8.824    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4_n_0
    SLICE_X67Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.839 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5/CO[7]
                         net (fo=1, routed)           0.026     8.865    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5_n_0
    SLICE_X67Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     8.981 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__6/O[5]
                         net (fo=2, routed)           0.224     9.205    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_16__57[61]
    SLICE_X66Y179        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.354 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160/O
                         net (fo=1, routed)           0.008     9.363    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160_n_0
    SLICE_X66Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     9.477 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113/CO[7]
                         net (fo=1, routed)           0.026     9.503    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113_n_0
    SLICE_X66Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.620 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_95/O[5]
                         net (fo=12, routed)          0.386    10.005    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_20[101]
    SLICE_X64Y186        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161    10.167 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129/O
                         net (fo=1, routed)           0.191    10.358    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129_n_0
    SLICE_X64Y186        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124    10.481 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96/O
                         net (fo=1, routed)           0.087    10.568    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96_n_0
    SLICE_X64Y186        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    10.605 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_64/O
                         net (fo=9, routed)           0.126    10.731    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_93
    SLICE_X62Y186        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090    10.821 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_109/O
                         net (fo=1, routed)           0.155    10.976    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_236[3]
    SLICE_X63Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098    11.074 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_72/O
                         net (fo=11, routed)          0.372    11.446    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_GEN_2[3]
    SLICE_X67Y186        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    11.534 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61/O
                         net (fo=4, routed)           0.098    11.632    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61_n_0
    SLICE_X67Y187        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    11.755 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179/O
                         net (fo=175, routed)         0.566    12.321    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179_n_0
    SLICE_X62Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125    12.446 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_9/O
                         net (fo=1, routed)           0.046    12.492    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/notCDom_neg_cFirstNormAbsSigSum[30]
    SLICE_X62Y201        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    12.545 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_8/O
                         net (fo=6, routed)           0.414    12.959    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_691[29]
    SLICE_X68Y198        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    13.108 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197/O
                         net (fo=1, routed)           0.382    13.490    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197_n_0
    SLICE_X65Y191        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    13.540 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131/O
                         net (fo=1, routed)           0.398    13.938    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131_n_0
    SLICE_X69Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    14.087 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_50/O
                         net (fo=2, routed)           0.198    14.285    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_701
    SLICE_X68Y193        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    14.383 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18/O
                         net (fo=1, routed)           0.180    14.563    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18_n_0
    SLICE_X68Y189        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    14.715 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_4/O
                         net (fo=5, routed)           0.209    14.924    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/allRoundExtra
    SLICE_X68Y189        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    15.014 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18/O
                         net (fo=2, routed)           0.164    15.178    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18_n_0
    SLICE_X70Y187        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    15.303 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_10/O
                         net (fo=10, routed)          0.276    15.579    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_951
    SLICE_X71Y183        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    15.725 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24/O
                         net (fo=1, routed)           0.178    15.903    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24_n_0
    SLICE_X72Y183        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    15.993 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11/O
                         net (fo=1, routed)           0.047    16.040    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11_n_0
    SLICE_X72Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    16.163 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_3/O
                         net (fo=55, routed)          0.355    16.518    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/totalUnderflowY
    SLICE_X69Y184        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    16.584 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[61]_i_2/O
                         net (fo=5, routed)           0.247    16.831    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/pegMinFiniteMagOut
    SLICE_X72Y183        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099    16.930 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[57]_i_2/O
                         net (fo=1, routed)           0.049    16.979    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma_n_83
    SLICE_X72Y183        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    R10                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532    20.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    20.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214    21.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.405    24.189    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X72Y183        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[57]/C
                         clock pessimism             -0.407    23.782    
                         clock uncertainty           -0.074    23.708    
    SLICE_X72Y183        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025    23.733    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[57]
  -------------------------------------------------------------------
                         required time                         23.733    
                         arrival time                         -16.979    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.789ns  (required time - arrival time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        13.066ns  (logic 6.228ns (47.666%)  route 6.838ns (52.334%))
  Logic Levels:           43  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=4 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 24.196 - 20.000 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 1.503ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.368ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.651     3.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X67Y170        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.962 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/Q
                         net (fo=17, routed)          0.184     4.146    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/Q[27]
    SLICE_X68Y174        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.270 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_i_18/O
                         net (fo=3, routed)           0.423     4.693    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/A[18]
    DSP48E2_X12Y66       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     4.885 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     4.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X12Y66       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     4.961 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     4.961    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X12Y66       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[38])
                                                      0.505     5.466 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.466    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER.U<38>
    DSP48E2_X12Y66       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.047     5.513 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.513    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X12Y66       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.585     6.098 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.098    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y66       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.220 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.234    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/PCIN[47]
    DSP48E2_X12Y67       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.780 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.780    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y67       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.902 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.940    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/PCIN[47]
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.546     7.486 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.486    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     7.595 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.485     8.080    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_n_38
    SLICE_X67Y174        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.113     8.193 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0/O
                         net (fo=2, routed)           0.178     8.371    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0_n_0
    SLICE_X67Y174        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     8.494 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0/O
                         net (fo=1, routed)           0.022     8.516    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0_n_0
    SLICE_X67Y174        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.675 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.701    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1_n_0
    SLICE_X67Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.716 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     8.742    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2_n_0
    SLICE_X67Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.757 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     8.783    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3_n_0
    SLICE_X67Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.798 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     8.824    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4_n_0
    SLICE_X67Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.839 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5/CO[7]
                         net (fo=1, routed)           0.026     8.865    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5_n_0
    SLICE_X67Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     8.981 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__6/O[5]
                         net (fo=2, routed)           0.224     9.205    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_16__57[61]
    SLICE_X66Y179        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.354 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160/O
                         net (fo=1, routed)           0.008     9.363    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160_n_0
    SLICE_X66Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     9.477 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113/CO[7]
                         net (fo=1, routed)           0.026     9.503    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113_n_0
    SLICE_X66Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.620 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_95/O[5]
                         net (fo=12, routed)          0.386    10.005    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_20[101]
    SLICE_X64Y186        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161    10.167 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129/O
                         net (fo=1, routed)           0.191    10.358    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129_n_0
    SLICE_X64Y186        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124    10.481 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96/O
                         net (fo=1, routed)           0.087    10.568    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96_n_0
    SLICE_X64Y186        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    10.605 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_64/O
                         net (fo=9, routed)           0.126    10.731    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_93
    SLICE_X62Y186        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090    10.821 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_109/O
                         net (fo=1, routed)           0.155    10.976    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_236[3]
    SLICE_X63Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098    11.074 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_72/O
                         net (fo=11, routed)          0.372    11.446    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_GEN_2[3]
    SLICE_X67Y186        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    11.534 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61/O
                         net (fo=4, routed)           0.098    11.632    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61_n_0
    SLICE_X67Y187        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    11.755 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179/O
                         net (fo=175, routed)         0.566    12.321    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179_n_0
    SLICE_X62Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125    12.446 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_9/O
                         net (fo=1, routed)           0.046    12.492    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/notCDom_neg_cFirstNormAbsSigSum[30]
    SLICE_X62Y201        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    12.545 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_8/O
                         net (fo=6, routed)           0.414    12.959    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_691[29]
    SLICE_X68Y198        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    13.108 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197/O
                         net (fo=1, routed)           0.382    13.490    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197_n_0
    SLICE_X65Y191        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    13.540 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131/O
                         net (fo=1, routed)           0.398    13.938    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131_n_0
    SLICE_X69Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    14.087 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_50/O
                         net (fo=2, routed)           0.198    14.285    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_701
    SLICE_X68Y193        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    14.383 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18/O
                         net (fo=1, routed)           0.180    14.563    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18_n_0
    SLICE_X68Y189        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    14.715 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_4/O
                         net (fo=5, routed)           0.209    14.924    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/allRoundExtra
    SLICE_X68Y189        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    15.014 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18/O
                         net (fo=2, routed)           0.164    15.178    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18_n_0
    SLICE_X70Y187        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    15.303 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_10/O
                         net (fo=10, routed)          0.276    15.579    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_951
    SLICE_X71Y183        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    15.725 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24/O
                         net (fo=1, routed)           0.178    15.903    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24_n_0
    SLICE_X72Y183        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    15.993 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11/O
                         net (fo=1, routed)           0.047    16.040    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11_n_0
    SLICE_X72Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    16.163 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_3/O
                         net (fo=55, routed)          0.355    16.518    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/totalUnderflowY
    SLICE_X69Y184        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    16.584 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[61]_i_2/O
                         net (fo=5, routed)           0.229    16.813    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/pegMinFiniteMagOut
    SLICE_X71Y181        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089    16.902 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[61]_i_1/O
                         net (fo=1, routed)           0.049    16.951    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma_io_out[61]
    SLICE_X71Y181        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    R10                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532    20.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    20.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214    21.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.412    24.196    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X71Y181        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[61]/C
                         clock pessimism             -0.407    23.789    
                         clock uncertainty           -0.074    23.715    
    SLICE_X71Y181        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    23.740    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[61]
  -------------------------------------------------------------------
                         required time                         23.740    
                         arrival time                         -16.951    
  -------------------------------------------------------------------
                         slack                                  6.789    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        12.952ns  (logic 6.293ns (48.587%)  route 6.659ns (51.413%))
  Logic Levels:           43  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=4 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 24.197 - 20.000 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 1.503ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.413ns (routing 1.368ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.651     3.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X67Y170        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.962 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/Q
                         net (fo=17, routed)          0.184     4.146    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/Q[27]
    SLICE_X68Y174        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.270 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_i_18/O
                         net (fo=3, routed)           0.423     4.693    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/A[18]
    DSP48E2_X12Y66       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     4.885 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     4.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X12Y66       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     4.961 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     4.961    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X12Y66       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[38])
                                                      0.505     5.466 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.466    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER.U<38>
    DSP48E2_X12Y66       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.047     5.513 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.513    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X12Y66       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.585     6.098 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.098    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y66       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.220 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.234    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/PCIN[47]
    DSP48E2_X12Y67       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.780 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.780    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y67       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.902 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.940    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/PCIN[47]
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.546     7.486 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.486    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     7.595 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.485     8.080    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_n_38
    SLICE_X67Y174        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.113     8.193 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0/O
                         net (fo=2, routed)           0.178     8.371    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0_n_0
    SLICE_X67Y174        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     8.494 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0/O
                         net (fo=1, routed)           0.022     8.516    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0_n_0
    SLICE_X67Y174        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.675 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.701    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1_n_0
    SLICE_X67Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.716 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     8.742    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2_n_0
    SLICE_X67Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.757 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     8.783    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3_n_0
    SLICE_X67Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.798 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     8.824    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4_n_0
    SLICE_X67Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.839 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5/CO[7]
                         net (fo=1, routed)           0.026     8.865    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5_n_0
    SLICE_X67Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     8.981 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__6/O[5]
                         net (fo=2, routed)           0.224     9.205    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_16__57[61]
    SLICE_X66Y179        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.354 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160/O
                         net (fo=1, routed)           0.008     9.363    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160_n_0
    SLICE_X66Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     9.477 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113/CO[7]
                         net (fo=1, routed)           0.026     9.503    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113_n_0
    SLICE_X66Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.620 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_95/O[5]
                         net (fo=12, routed)          0.386    10.005    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_20[101]
    SLICE_X64Y186        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161    10.167 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129/O
                         net (fo=1, routed)           0.191    10.358    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129_n_0
    SLICE_X64Y186        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124    10.481 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96/O
                         net (fo=1, routed)           0.087    10.568    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96_n_0
    SLICE_X64Y186        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    10.605 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_64/O
                         net (fo=9, routed)           0.126    10.731    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_93
    SLICE_X62Y186        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090    10.821 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_109/O
                         net (fo=1, routed)           0.155    10.976    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_236[3]
    SLICE_X63Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098    11.074 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_72/O
                         net (fo=11, routed)          0.372    11.446    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_GEN_2[3]
    SLICE_X67Y186        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    11.534 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61/O
                         net (fo=4, routed)           0.098    11.632    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61_n_0
    SLICE_X67Y187        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    11.755 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179/O
                         net (fo=175, routed)         0.566    12.321    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179_n_0
    SLICE_X62Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125    12.446 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_9/O
                         net (fo=1, routed)           0.046    12.492    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/notCDom_neg_cFirstNormAbsSigSum[30]
    SLICE_X62Y201        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    12.545 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_8/O
                         net (fo=6, routed)           0.414    12.959    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_691[29]
    SLICE_X68Y198        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    13.108 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197/O
                         net (fo=1, routed)           0.382    13.490    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197_n_0
    SLICE_X65Y191        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    13.540 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131/O
                         net (fo=1, routed)           0.398    13.938    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131_n_0
    SLICE_X69Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    14.087 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_50/O
                         net (fo=2, routed)           0.198    14.285    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_701
    SLICE_X68Y193        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    14.383 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18/O
                         net (fo=1, routed)           0.180    14.563    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18_n_0
    SLICE_X68Y189        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    14.715 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_4/O
                         net (fo=5, routed)           0.209    14.924    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/allRoundExtra
    SLICE_X68Y189        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    15.014 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18/O
                         net (fo=2, routed)           0.164    15.178    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18_n_0
    SLICE_X70Y187        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    15.303 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_10/O
                         net (fo=10, routed)          0.276    15.579    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_951
    SLICE_X71Y183        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    15.725 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24/O
                         net (fo=1, routed)           0.178    15.903    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24_n_0
    SLICE_X72Y183        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    15.993 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11/O
                         net (fo=1, routed)           0.047    16.040    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11_n_0
    SLICE_X72Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    16.163 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_3/O
                         net (fo=55, routed)          0.209    16.372    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/totalUnderflowY
    SLICE_X71Y181        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.110    16.482 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_5/O
                         net (fo=2, routed)           0.215    16.697    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_5_n_0
    SLICE_X73Y182        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.110    16.807 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[62]_i_1/O
                         net (fo=1, routed)           0.030    16.837    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma_io_out[62]
    SLICE_X73Y182        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    R10                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532    20.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    20.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214    21.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.413    24.197    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X73Y182        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[62]/C
                         clock pessimism             -0.407    23.790    
                         clock uncertainty           -0.074    23.716    
    SLICE_X73Y182        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    23.741    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[62]
  -------------------------------------------------------------------
                         required time                         23.741    
                         arrival time                         -16.837    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[52]/D
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        12.934ns  (logic 6.176ns (47.750%)  route 6.758ns (52.250%))
  Logic Levels:           43  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT2=1 LUT3=4 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 24.198 - 20.000 ) 
    Source Clock Delay      (SCD):    3.885ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 1.503ns, distribution 1.148ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.368ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.651     3.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X67Y170        FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y170        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.962 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/in_in2_reg[61]/Q
                         net (fo=17, routed)          0.184     4.146    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/Q[27]
    SLICE_X68Y174        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.270 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_i_18/O
                         net (fo=3, routed)           0.423     4.693    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/A[18]
    DSP48E2_X12Y66       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[18]_A2_DATA[18])
                                                      0.192     4.885 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA_INST/A2_DATA[18]
                         net (fo=1, routed)           0.000     4.885    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_A_B_DATA.A2_DATA<18>
    DSP48E2_X12Y66       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[18]_A2A1[18])
                                                      0.076     4.961 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA_INST/A2A1[18]
                         net (fo=1, routed)           0.000     4.961    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_PREADD_DATA.A2A1<18>
    DSP48E2_X12Y66       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[18]_U[38])
                                                      0.505     5.466 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER_INST/U[38]
                         net (fo=1, routed)           0.000     5.466    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_MULTIPLIER.U<38>
    DSP48E2_X12Y66       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[38]_U_DATA[38])
                                                      0.047     5.513 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA_INST/U_DATA[38]
                         net (fo=1, routed)           0.000     5.513    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_M_DATA.U_DATA<38>
    DSP48E2_X12Y66       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[38]_ALU_OUT[47])
                                                      0.585     6.098 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.098    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y66       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.220 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.234    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/PCIN[47]
    DSP48E2_X12Y67       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     6.780 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.780    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y67       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.902 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.940    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/PCIN[47]
    DSP48E2_X12Y68       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[19])
                                                      0.546     7.486 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     7.486    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y68       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.109     7.595 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.485     8.080    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16__4_n_38
    SLICE_X67Y174        LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.113     8.193 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0/O
                         net (fo=2, routed)           0.178     8.371    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_3__0_n_0
    SLICE_X67Y174        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     8.494 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0/O
                         net (fo=1, routed)           0.022     8.516    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/i___1_carry__1_i_8__0_n_0
    SLICE_X67Y174        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     8.675 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1/CO[7]
                         net (fo=1, routed)           0.026     8.701    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__1_n_0
    SLICE_X67Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.716 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2/CO[7]
                         net (fo=1, routed)           0.026     8.742    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__2_n_0
    SLICE_X67Y176        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.757 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3/CO[7]
                         net (fo=1, routed)           0.026     8.783    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__3_n_0
    SLICE_X67Y177        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.798 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4/CO[7]
                         net (fo=1, routed)           0.026     8.824    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__4_n_0
    SLICE_X67Y178        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.839 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5/CO[7]
                         net (fo=1, routed)           0.026     8.865    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__5_n_0
    SLICE_X67Y179        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     8.981 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/_T_16_inferred__1/i___1_carry__6/O[5]
                         net (fo=2, routed)           0.224     9.205    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_16__57[61]
    SLICE_X66Y179        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     9.354 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160/O
                         net (fo=1, routed)           0.008     9.363    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_160_n_0
    SLICE_X66Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     9.477 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113/CO[7]
                         net (fo=1, routed)           0.026     9.503    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_113_n_0
    SLICE_X66Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.620 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data_reg[59]_i_95/O[5]
                         net (fo=12, routed)          0.386    10.005    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_20[101]
    SLICE_X64Y186        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161    10.167 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129/O
                         net (fo=1, routed)           0.191    10.358    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_129_n_0
    SLICE_X64Y186        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124    10.481 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96/O
                         net (fo=1, routed)           0.087    10.568    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_96_n_0
    SLICE_X64Y186        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037    10.605 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_64/O
                         net (fo=9, routed)           0.126    10.731    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_93
    SLICE_X62Y186        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090    10.821 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_109/O
                         net (fo=1, routed)           0.155    10.976    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_236[3]
    SLICE_X63Y186        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098    11.074 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_72/O
                         net (fo=11, routed)          0.372    11.446    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_GEN_2[3]
    SLICE_X67Y186        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    11.534 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61/O
                         net (fo=4, routed)           0.098    11.632    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[59]_i_61_n_0
    SLICE_X67Y187        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    11.755 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179/O
                         net (fo=175, routed)         0.566    12.321    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_179_n_0
    SLICE_X62Y201        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125    12.446 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_9/O
                         net (fo=1, routed)           0.046    12.492    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/notCDom_neg_cFirstNormAbsSigSum[30]
    SLICE_X62Y201        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    12.545 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[28]_i_8/O
                         net (fo=6, routed)           0.414    12.959    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_691[29]
    SLICE_X68Y198        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    13.108 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197/O
                         net (fo=1, routed)           0.382    13.490    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_197_n_0
    SLICE_X65Y191        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    13.540 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131/O
                         net (fo=1, routed)           0.398    13.938    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_131_n_0
    SLICE_X69Y198        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    14.087 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_50/O
                         net (fo=2, routed)           0.198    14.285    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_701
    SLICE_X68Y193        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098    14.383 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18/O
                         net (fo=1, routed)           0.180    14.563    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_18_n_0
    SLICE_X68Y189        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152    14.715 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_exc[1]_i_4/O
                         net (fo=5, routed)           0.209    14.924    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/allRoundExtra
    SLICE_X68Y189        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    15.014 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18/O
                         net (fo=2, routed)           0.164    15.178    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_18_n_0
    SLICE_X70Y187        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125    15.303 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[63]_i_10/O
                         net (fo=10, routed)          0.276    15.579    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/_T_951
    SLICE_X71Y183        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146    15.725 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24/O
                         net (fo=1, routed)           0.178    15.903    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_24_n_0
    SLICE_X72Y183        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090    15.993 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11/O
                         net (fo=1, routed)           0.047    16.040    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_11_n_0
    SLICE_X72Y183        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    16.163 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[51]_i_3/O
                         net (fo=55, routed)          0.355    16.518    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/totalUnderflowY
    SLICE_X69Y184        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    16.584 f  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[61]_i_2/O
                         net (fo=5, routed)           0.126    16.710    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/mulAddRecFN_postMul/pegMinFiniteMagOut
    SLICE_X70Y184        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037    16.747 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma/mulAddRecFN_preMul/_T_205_data[52]_i_1/O
                         net (fo=1, routed)           0.072    16.819    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/fma_n_81
    SLICE_X70Y184        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    R10                                               0.000    20.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    20.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532    20.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    20.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    20.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    21.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214    21.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    21.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.414    24.198    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/host_clk
    SLICE_X70Y184        FDSE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[52]/C
                         clock pessimism             -0.407    23.791    
                         clock uncertainty           -0.074    23.717    
    SLICE_X70Y184        FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.025    23.742    top/FPGAZynqTop/DefaultCoreplex/tiles_0/fpuOpt/FPUFMAPipe/_T_205_data_reg[52]
  -------------------------------------------------------------------
                         required time                         23.742    
                         arrival time                         -16.819    
  -------------------------------------------------------------------
                         slack                                  6.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/r_refill_tag_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/tags_0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.059ns (26.697%)  route 0.162ns (73.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.857ns
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      2.340ns (routing 1.368ns, distribution 0.972ns)
  Clock Net Delay (Destination): 2.623ns (routing 1.503ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532     0.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.340     4.124    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/host_clk
    SLICE_X63Y58         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/r_refill_tag_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.183 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/r_refill_tag_reg[26]/Q
                         net (fo=9, routed)           0.162     4.345    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/tags_7_reg[26]_0[26]
    SLICE_X62Y60         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/tags_0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.623     3.857    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/host_clk
    SLICE_X62Y60         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/tags_0_reg[26]/C
                         clock pessimism              0.411     4.268    
    SLICE_X62Y60         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.328    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/tags_0_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.328    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_bht_history_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_bht_history_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.058ns (27.488%)  route 0.153ns (72.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.856ns
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      2.354ns (routing 1.368ns, distribution 0.986ns)
  Clock Net Delay (Destination): 2.622ns (routing 1.503ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532     0.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.354     4.138    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/host_clk
    SLICE_X76Y59         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_bht_history_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y59         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.196 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_bht_history_reg[6]/Q
                         net (fo=1, routed)           0.153     4.349    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_bht_history[6]
    SLICE_X76Y64         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_bht_history_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.622     3.856    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/host_clk
    SLICE_X76Y64         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_bht_history_reg[6]/C
                         clock pessimism              0.411     4.267    
    SLICE_X76Y64         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.329    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_bht_history_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.329    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/r_refill_tag_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/tags_5_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.060ns (43.796%)  route 0.077ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    -0.309ns
  Clock Net Delay (Source):      2.326ns (routing 1.368ns, distribution 0.958ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.503ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532     0.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.326     4.110    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/host_clk
    SLICE_X60Y57         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/r_refill_tag_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     4.170 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/r_refill_tag_reg[20]/Q
                         net (fo=9, routed)           0.077     4.247    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/tags_7_reg[26]_0[20]
    SLICE_X60Y58         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/tags_5_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.621     3.855    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/host_clk
    SLICE_X60Y58         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/tags_5_reg[20]/C
                         clock pessimism              0.309     4.164    
    SLICE_X60Y58         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     4.226    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/dtlb/tags_5_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.226    
                         arrival time                           4.247    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_bht_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_bht_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.058ns (27.885%)  route 0.150ns (72.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      2.353ns (routing 1.368ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.503ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532     0.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.353     4.137    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/host_clk
    SLICE_X75Y57         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_bht_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.195 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_bht_value_reg[0]/Q
                         net (fo=1, routed)           0.150     4.345    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_bht_value[0]
    SLICE_X75Y64         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_bht_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.616     3.850    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/host_clk
    SLICE_X75Y64         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_bht_value_reg[0]/C
                         clock pessimism              0.411     4.261    
    SLICE_X75Y64         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.323    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_bht_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_875_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_875_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.060ns (32.609%)  route 0.124ns (67.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.884ns
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      2.357ns (routing 1.368ns, distribution 0.989ns)
  Clock Net Delay (Destination): 2.650ns (routing 1.503ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532     0.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.357     4.141    top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/host_clk
    SLICE_X68Y55         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_875_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y55         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.201 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_875_reg[2]/Q
                         net (fo=6, routed)           0.124     4.325    top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_875__0[2]
    SLICE_X70Y54         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_875_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.650     3.884    top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/host_clk
    SLICE_X70Y54         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_875_reg[1]_rep__2/C
                         clock pessimism              0.357     4.241    
    SLICE_X70Y54         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.303    top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/icache/_T_875_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         -4.303    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/s1_req_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/s2_req_cmd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.059ns (41.259%)  route 0.084ns (58.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    -0.311ns
  Clock Net Delay (Source):      2.295ns (routing 1.368ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.594ns (routing 1.503ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532     0.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.295     4.079    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/host_clk
    SLICE_X57Y70         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/s1_req_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.138 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/s1_req_cmd_reg[0]/Q
                         net (fo=5, routed)           0.084     4.222    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/s1_req_cmd_reg_n_0_[0]
    SLICE_X57Y69         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/s2_req_cmd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.594     3.828    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/host_clk
    SLICE_X57Y69         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/s2_req_cmd_reg[0]/C
                         clock pessimism              0.311     4.139    
    SLICE_X57Y69         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.199    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/s2_req_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.199    
                         arrival time                           4.222    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/mshrs/IOMSHR/req_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/ClientTileLinkEnqueuer_1/Queue/ram_addr_block_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.095ns (50.802%)  route 0.092ns (49.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    4.027ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      2.243ns (routing 1.368ns, distribution 0.875ns)
  Clock Net Delay (Destination): 2.530ns (routing 1.503ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532     0.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.243     4.027    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/mshrs/IOMSHR/host_clk
    SLICE_X45Y64         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/mshrs/IOMSHR/req_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.086 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/mshrs/IOMSHR/req_addr_reg[8]/Q
                         net (fo=1, routed)           0.068     4.154    top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/mshrs_n_516
    SLICE_X47Y64         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     4.190 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/i___315/O
                         net (fo=1, routed)           0.024     4.214    top/FPGAZynqTop/DefaultCoreplex/ClientTileLinkEnqueuer_1/Queue/req_addr_reg[31][2]
    SLICE_X47Y64         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/ClientTileLinkEnqueuer_1/Queue/ram_addr_block_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.530     3.764    top/FPGAZynqTop/DefaultCoreplex/ClientTileLinkEnqueuer_1/Queue/host_clk
    SLICE_X47Y64         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/ClientTileLinkEnqueuer_1/Queue/ram_addr_block_reg[2]/C
                         clock pessimism              0.366     4.130    
    SLICE_X47Y64         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.190    top/FPGAZynqTop/DefaultCoreplex/ClientTileLinkEnqueuer_1/Queue/ram_addr_block_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.214    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_entry_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_entry_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.867ns
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Net Delay (Source):      2.353ns (routing 1.368ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.633ns (routing 1.503ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532     0.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.353     4.137    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/host_clk
    SLICE_X75Y57         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_entry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.195 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_entry_reg[1]/Q
                         net (fo=1, routed)           0.066     4.261    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/ex_reg_btb_resp_entry[1]
    SLICE_X75Y56         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_entry_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.633     3.867    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/host_clk
    SLICE_X75Y56         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_entry_reg[1]/C
                         clock pessimism              0.306     4.174    
    SLICE_X75Y56         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.236    top/FPGAZynqTop/DefaultCoreplex/tiles_0/core/mem_reg_btb_resp_entry_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.236    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/ClientUncachedTileLinkEnqueuer/Queue/ram_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/DebugModule/sbAcqReg_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.828ns
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Net Delay (Source):      2.306ns (routing 1.368ns, distribution 0.938ns)
  Clock Net Delay (Destination): 2.594ns (routing 1.503ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532     0.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.306     4.090    top/FPGAZynqTop/DefaultCoreplex/ClientUncachedTileLinkEnqueuer/Queue/host_clk
    SLICE_X57Y28         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/ClientUncachedTileLinkEnqueuer/Queue/ram_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.148 r  top/FPGAZynqTop/DefaultCoreplex/ClientUncachedTileLinkEnqueuer/Queue/ram_data_reg[6]/Q
                         net (fo=3, routed)           0.075     4.223    top/FPGAZynqTop/DefaultCoreplex/DebugModule/ram_data_reg[63]_0[6]
    SLICE_X57Y29         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/DebugModule/sbAcqReg_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.594     3.828    top/FPGAZynqTop/DefaultCoreplex/DebugModule/host_clk
    SLICE_X57Y29         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/DebugModule/sbAcqReg_data_reg[6]/C
                         clock pessimism              0.307     4.136    
    SLICE_X57Y29         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.198    top/FPGAZynqTop/DefaultCoreplex/DebugModule/sbAcqReg_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.198    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/s1_pc__reg[18]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/s2_pc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.059ns (24.686%)  route 0.180ns (75.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.921ns
    Source Clock Delay      (SCD):    4.125ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      2.341ns (routing 1.368ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.687ns (routing 1.503ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.532     0.532 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.572    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.572 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.916    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.546 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.760    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.784 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.341     4.125    top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/host_clk
    SLICE_X75Y72         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/s1_pc__reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y72         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.184 r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/s1_pc__reg[18]/Q
                         net (fo=22, routed)          0.180     4.364    top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/s2_pc_reg[39]_0[6]
    SLICE_X78Y72         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/s2_pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    R10                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y82 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.642     0.642 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.692    clk_ibufds/OUT
    R10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.692 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.089    gclk_i
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.962 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.206    host_clk_i
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.234 r  bufg_host_clk/O
    X1Y1 (CLOCK_ROOT)    net (fo=17076, routed)       2.687     3.921    top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/host_clk
    SLICE_X78Y72         FDRE                                         r  top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/s2_pc_reg[18]/C
                         clock pessimism              0.357     4.279    
    SLICE_X78Y72         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.339    top/FPGAZynqTop/DefaultCoreplex/tiles_0/icache/s2_pc_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.339    
                         arrival time                           4.364    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         host_clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         20.000      16.997     PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.003         20.000      16.997     PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.003         20.000      16.997     PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X6Y17  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_744_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         20.000      18.431     RAMB36_X6Y17  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_744_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X6Y14  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_811_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         20.000      18.431     RAMB36_X6Y14  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_811_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X6Y15  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_878_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         20.000      18.431     RAMB36_X6Y15  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_878_0_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         20.000      18.431     RAMB36_X6Y16  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_945_0_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X6Y17  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_744_0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X6Y17  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_744_0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB36_X6Y17  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_744_0_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB36_X6Y14  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_811_0_reg/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.502         10.000      8.498      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB36_X6Y15  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_878_0_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         10.000      9.458      RAMB36_X6Y16  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/data/_T_945_0_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X6Y26  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/meta/_T_2352_1_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         10.000      9.458      RAMB18_X6Y25  top/FPGAZynqTop/DefaultCoreplex/tiles_0/HellaCache/meta/_T_2352_2_reg/CLKARDCLK



