0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1707926881,verilog,,,,design_1_wrapper,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822.v,1707926881,verilog,,C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.ip_user_files/bd/design_1/ip/design_1_SK9822_0_0/sim/design_1_SK9822_0_0.v,,SK9822,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_start_transmit.v,1707926881,verilog,,C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_transmit_binarycolors.v,,SK9822_start_transmit,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_transmit_binarycolors.v,1707926881,verilog,,C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_transmit_byte.v,,SK9822_transmit_binarycolors,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_transmit_byte.v,1707926881,verilog,,C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_transmit_end_bytes.v,,SK9822_transmit_byte,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_transmit_end_bytes.v,1707926881,verilog,,C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_transmit_fullcolors.v,,SK9822_transmit_end_bytes,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_transmit_fullcolors.v,1707926881,verilog,,C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_transmit_start_bytes.v,,SK9822_transmit_fullcolors,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_transmit_start_bytes.v,1707926881,verilog,,C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822.v,,SK9822_transmit_start_bytes,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.ip_user_files/bd/design_1/ip/design_1_SK9822_0_0/sim/design_1_SK9822_0_0.v,1707926881,verilog,,C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.ip_user_files/bd/design_1/sim/design_1.v,,design_1_SK9822_0_0,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.ip_user_files/bd/design_1/ip/design_1_SPI_0_0/sim/design_1_SPI_0_0.v,1706887371,verilog,,C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/ipshared/c3ea/hdl/verilog/SK9822_start_transmit.v,,design_1_SPI_0_0,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.ip_user_files/bd/design_1/sim/design_1.v,1707926881,verilog,,C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.srcs/sim_1/new/SPI_demo_tb.sv,1707927170,systemVerilog,,,,SPI_demo_tb,,uvm,,,,,,
C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.srcs/sources_1/imports/new/SPI.v,1703167140,verilog,,C:/Users/Ignatev/Documents/Projects/Fork/ResearchProject/Hardware/HLS/HLS_tests/HLS_tests.ip_user_files/bd/design_1/ip/design_1_SPI_0_0/sim/design_1_SPI_0_0.v,,SPI,,uvm,,,,,,
