Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1954 - No Top-level Input clock for the design. 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 - Pre-Production version not verified on hardware for architecture 'artix7' - D:\Nexys4_lab\lab\_xps_tempmhsfilename.mhs line 11 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production version not verified on hardware for architecture 'artix7' - D:\Nexys4_lab\lab\_xps_tempmhsfilename.mhs line 24 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl - Pre-Production version not verified on hardware for architecture 'artix7' - D:\Nexys4_lab\lab\_xps_tempmhsfilename.mhs line 31 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production version not verified on hardware for architecture 'artix7' - D:\Nexys4_lab\lab\_xps_tempmhsfilename.mhs line 40 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl - Pre-Production version not verified on hardware for architecture 'artix7' - D:\Nexys4_lab\lab\_xps_tempmhsfilename.mhs line 47 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block - Pre-Production version not verified on hardware for architecture 'artix7' - D:\Nexys4_lab\lab\_xps_tempmhsfilename.mhs line 56 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production version not verified on hardware for architecture 'artix7' - D:\Nexys4_lab\lab\_xps_tempmhsfilename.mhs line 63 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version not verified on hardware for architecture 'artix7' - D:\Nexys4_lab\lab\_xps_tempmhsfilename.mhs line 86 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'artix7' - D:\Nexys4_lab\lab\_xps_tempmhsfilename.mhs line 99 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Pre-Production version not verified on hardware for architecture 'artix7' - D:\Nexys4_lab\lab\_xps_tempmhsfilename.mhs line 111 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production version not verified on hardware for architecture 'artix7' - D:\Nexys4_lab\lab\_xps_tempmhsfilename.mhs line 119 
Writing filter settings....
Done writing filter settings to:
	D:\Nexys4_lab\lab\etc\system.filters
Done writing Tab View settings to:
	D:\Nexys4_lab\lab\etc\system.gui
Assigned Driver audio_ip 1.00.a for instance audio_ip_0
audio_ip_0 has been added to the project
WARNING:EDK:2137 - Peripheral audio_ip_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) audio_ip_0	axi4lite_0
INFO:EDK - Use RS232 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: audio_ip_0
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	D:\Nexys4_lab\lab\etc\system.filters
Done writing Tab View settings to:
	D:\Nexys4_lab\lab\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Dec 02 13:00:06 2013
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Nexys4_lab/lab12/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 22 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 35 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 42 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 58 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 67 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 74 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 97 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 110 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 122 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 130 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 22 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 35 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 42 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 58 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 67 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 74 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 97 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 110 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 122 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 130 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) audio_ip_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Nexys4_lab\lab12\system.mhs line 67 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Nexys4_lab\lab12\system.mhs line 110 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 - D:\Nexys4_lab\lab12\system.mhs line 22 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_ilmb - D:\Nexys4_lab\lab12\system.mhs line 35 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_i_bram_ctrl - D:\Nexys4_lab\lab12\system.mhs line 42 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_dlmb - D:\Nexys4_lab\lab12\system.mhs line 51 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_d_bram_ctrl - D:\Nexys4_lab\lab12\system.mhs line 58 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0_bram_block - D:\Nexys4_lab\lab12\system.mhs line 67 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:microblaze_0 - D:\Nexys4_lab\lab12\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:debug_module - D:\Nexys4_lab\lab12\system.mhs line 97 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:clock_generator_0 - D:\Nexys4_lab\lab12\system.mhs line 110 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:axi4lite_0 - D:\Nexys4_lab\lab12\system.mhs line 122 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:rs232 - D:\Nexys4_lab\lab12\system.mhs line 130 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:audio_ip_0 - D:\Nexys4_lab\lab12\system.mhs line 145 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
ERROR:HDLCompiler:806 - "D:/Nexys4_lab/lab12/pcores/audio_ip_v1_00_a/hdl/vhdl/user_logic.vhd" Line 157: Syntax error near ")".
ERROR:HDLCompiler:69 - "D:/Nexys4_lab/lab12/pcores/audio_ip_v1_00_a/hdl/vhdl/user_logic.vhd" Line 149: <top> is not declared.
ERROR:HDLCompiler:854 - "D:/Nexys4_lab/lab12/pcores/audio_ip_v1_00_a/hdl/vhdl/user_logic.vhd" Line 132: Unit <imp> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\Nexys4_lab\lab12\synthesis\system_audio_ip_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
D:\Nexys4_lab\lab12\system.mhs line 35 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: D:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"D:/Nexys4_lab/lab12/implementation/microblaze_0_ilmb_wrapper/system_microblaze_
0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
D:\Nexys4_lab\lab12\system.mhs line 51 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: D:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"D:/Nexys4_lab/lab12/implementation/microblaze_0_dlmb_wrapper/system_microblaze_
0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
D:\Nexys4_lab\lab12\system.mhs line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: D:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"D:/Nexys4_lab/lab12/implementation/microblaze_0_wrapper/system_microblaze_0_wra
pper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Nexys4_lab\lab12\system.mhs line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: D:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Nexys4_lab/lab12/implementation/clock_generator_0_wrapper/system_clock_gener
ator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
D:\Nexys4_lab\lab12\system.mhs line 122 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: D:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"D:/Nexys4_lab/lab12/implementation/axi4lite_0_wrapper/system_axi4lite_0_wrapper
.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!

********************************************************************************
At Local date and time: Mon Dec 02 13:44:49 2013
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7a100tcsg324-3 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/Nexys4_lab/lab12/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 22 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 35 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 42 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 58 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 67 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 74 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 97 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 110 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 122 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 130 
WARNING:EDK:4092 - IPNAME: proc_sys_reset, INSTANCE: proc_sys_reset_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 22 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 35 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_i_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 42 
WARNING:EDK:4092 - IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: lmb_bram_if_cntlr, INSTANCE: microblaze_0_d_bram_ctrl
   - Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 58 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 67 
WARNING:EDK:4092 - IPNAME: microblaze, INSTANCE: microblaze_0 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 74 
WARNING:EDK:4092 - IPNAME: mdm, INSTANCE: debug_module - Pre-Production version
   not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 97 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 110 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 122 
WARNING:EDK:4092 - IPNAME: axi_uartlite, INSTANCE: RS232 - Pre-Production
   version not verified on hardware for architecture 'artix7' -
   D:\Nexys4_lab\lab12\system.mhs line 130 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to artix7 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00001fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7e200000-0x7e20ffff) audio_ip_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x2000 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_b\d
   ata\microblaze_v2_1_0.mpd line 401 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   D:\Xilinx\14.3\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 - D:\Nexys4_lab\lab12\system.mhs
line 22 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb - D:\Nexys4_lab\lab12\system.mhs line
35 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
D:\Nexys4_lab\lab12\system.mhs line 42 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb - D:\Nexys4_lab\lab12\system.mhs line
51 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
D:\Nexys4_lab\lab12\system.mhs line 58 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Nexys4_lab\lab12\system.mhs line 67 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 - D:\Nexys4_lab\lab12\system.mhs line 74
- Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module - D:\Nexys4_lab\lab12\system.mhs line 97 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 - D:\Nexys4_lab\lab12\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232 - D:\Nexys4_lab\lab12\system.mhs line 130 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Nexys4_lab\lab12\system.mhs line 67 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Nexys4_lab\lab12\system.mhs line 110 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 - D:\Nexys4_lab\lab12\system.mhs line 110 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
INSTANCE:audio_ip_0 - D:\Nexys4_lab\lab12\system.mhs line 145 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
D:\Nexys4_lab\lab12\system.mhs line 110 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: D:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7a100tcsg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"D:/Nexys4_lab/lab12/implementation/clock_generator_0_wrapper/system_clock_gener
ator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 524.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Dec 02 13:57:43 2013
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
.... Copying flowfile D:/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory D:/Nexys4_lab/lab12/implementation 

Using Flow File: D:/Nexys4_lab/lab12/implementation/fpga.flw 
Using Option File(s): 
 D:/Nexys4_lab/lab12/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-3 -nt timestamp -bm system.bmm
"D:/Nexys4_lab/lab12/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: D:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-3 -nt timestamp -bm system.bmm
D:/Nexys4_lab/lab12/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "D:/Nexys4_lab/lab12/implementation/system.ngc" ...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_rs232_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"
...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"
...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_debug_module_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_audio_ip_0_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_bram_block_wrapper.ngc".
..
Applying constraints in
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Nexys4_lab/lab12/implementation/system_axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  20 sec
Total CPU time to NGDBUILD completion:  1 min  8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 3 secs 
Total CPU  time at the beginning of Placer: 44 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c23f6e24) REAL time: 3 mins 56 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c23f6e24) REAL time: 3 mins 57 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7db908b8) REAL time: 3 mins 57 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9cd8806c) REAL time: 4 mins 9 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:9cd8806c) REAL time: 4 mins 9 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:9cd8806c) REAL time: 4 mins 9 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:9cd8806c) REAL time: 4 mins 10 secs 

Phase 8.8  Global Placement
........................................
.................
.............................................
.....................................
.......................
Phase 8.8  Global Placement (Checksum:e9d738a3) REAL time: 4 mins 48 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:e9d738a3) REAL time: 4 mins 48 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:3ab304ae) REAL time: 4 mins 58 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3ab304ae) REAL time: 4 mins 58 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:3ab304ae) REAL time: 4 mins 58 secs 

Total REAL time to Placer completion: 5 mins 6 secs 
Total CPU  time to Placer completion: 1 mins 51 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 1,442 out of 126,800    1
    Number used as Flip Flops:               1,409
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      1,913 out of  63,400    3
    Number used as logic:                    1,669 out of  63,400    2
      Number using O6 output only:           1,259
      Number using O5 output only:              60
      Number using O5 and O6:                  350
      Number used as ROM:                        0
    Number used as Memory:                     194 out of  19,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           130
        Number using O6 output only:           129
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     50
      Number with same-slice register load:     45
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   828 out of  15,850    5
  Number of LUT Flip Flop pairs used:        2,279
    Number with an unused Flip Flop:           943 out of   2,279   41
    Number with an unused LUT:                 366 out of   2,279   16
    Number of fully used LUT-FF pairs:         970 out of   2,279   42
    Number of unique control sets:             111
    Number of slice register sites lost
      to control set restrictions:             437 out of 126,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     210    2
    Number of LOCed IOBs:                        6 out of       6  100
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  2 out of     135    1
    Number using RAMB36E1 only:                  2
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     300    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     300    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            5 out of     240    2
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          1 out of       6   16
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.89

Peak Memory Usage:  588 MB
Total REAL time to MAP completion:  5 mins 25 secs 
Total CPU time to MAP completion:   1 mins 56 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
D:\Xilinx\14.3\ISE_DS\ISE\;D:\Xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.05 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,442 out of 126,800    1
    Number used as Flip Flops:               1,409
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      1,913 out of  63,400    3
    Number used as logic:                    1,669 out of  63,400    2
      Number using O6 output only:           1,259
      Number using O5 output only:              60
      Number using O5 and O6:                  350
      Number used as ROM:                        0
    Number used as Memory:                     194 out of  19,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           130
        Number using O6 output only:           129
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     50
      Number with same-slice register load:     45
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   828 out of  15,850    5
  Number of LUT Flip Flop pairs used:        2,279
    Number with an unused Flip Flop:           943 out of   2,279   41
    Number with an unused LUT:                 366 out of   2,279   16
    Number of fully used LUT-FF pairs:         970 out of   2,279   42
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     210    2
    Number of LOCed IOBs:                        6 out of       6  100
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  2 out of     135    1
    Number using RAMB36E1 only:                  2
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     300    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     300    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            5 out of     240    2
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          1 out of       6   16
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 7 mins 40 secs 
Finished initial Timing Analysis.  REAL time: 7 mins 40 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 13094 unrouted;      REAL time: 8 mins 44 secs 

Phase  2  : 10584 unrouted;      REAL time: 8 mins 53 secs 

Phase  3  : 3943 unrouted;      REAL time: 9 mins 9 secs 

Phase  4  : 3943 unrouted; (Setup:0, Hold:8895, Component Switching Limit:0)     REAL time: 9 mins 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:7824, Component Switching Limit:0)     REAL time: 9 mins 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:7824, Component Switching Limit:0)     REAL time: 9 mins 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:7824, Component Switching Limit:0)     REAL time: 9 mins 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:7824, Component Switching Limit:0)     REAL time: 9 mins 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 9 mins 54 secs 
Total REAL time to Router completion: 9 mins 54 secs 
Total CPU time to Router completion: 1 mins 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   |  611 |  0.156     |  1.367      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGCTRL_X0Y1| No   |   70 |  0.104     |  1.315      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|/Simple/div_clk_BUFG |              |      |      |            |             |
|                     |BUFGCTRL_X0Y30| No   |   10 |  0.112     |  1.362      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|       KIN_pin_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.405      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  1.166     |  1.751      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|         /PWM1/ckMul |         Local|      |    2 |  0.000     |  1.671      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|            /clk_50M |         Local|      |    7 |  1.024     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.011      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|        /PWM1/clk_fb |         Local|      |    1 |  0.000     |  0.011      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.983ns|     6.017ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.018ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.969ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     7.047ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      6.017ns|            0|            0|            0|       191652|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.017ns|          N/A|            0|            0|       191652|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 10 mins 9 secs 
Total CPU time to PAR completion: 1 mins 2 secs 

Peak Memory Usage:  499 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!
ERROR:Xflow - par: 
ERROR:Xflow:42 - Aborting flow execution... 
Done!

********************************************************************************
At Local date and time: Mon Dec 02 14:23:34 2013
 make -f system.make bits started...
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Mon Dec 02 14:23:50 2013
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Dec 02 14:35:53 2013
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7a100tcsg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Using Flow File: D:/Nexys4_lab/lab12/implementation/fpga.flw 
Using Option File(s): 
 D:/Nexys4_lab/lab12/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7a100tcsg324-3 -nt timestamp -bm system.bmm
"D:/Nexys4_lab/lab12/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>

Command Line: D:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -p
xc7a100tcsg324-3 -nt timestamp -bm system.bmm
D:/Nexys4_lab/lab12/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "D:/Nexys4_lab/lab12/implementation/system.ngc" ...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_rs232_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_axi4lite_0_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"
...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"
...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_debug_module_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_audio_ip_0_wrapper.ngc"...
Loading design module
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_bram_block_wrapper.ngc".
..
Applying constraints in
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_ilmb_wrapper.ncf" to
module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_dlmb_wrapper.ncf" to
module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"D:/Nexys4_lab/lab12/implementation/system_axi4lite_0_wrapper.ncf" to module
"axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"D:/Nexys4_lab/lab12/implementation/system_microblaze_0_wrapper.ncf" to module
"microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 2 min  5 sec
Total CPU time to NGDBUILD completion:  1 min  9 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7a100tcsg324-3".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 mins 50 secs 
Total CPU  time at the beginning of Placer: 43 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c23f6e24) REAL time: 4 mins 36 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c23f6e24) REAL time: 4 mins 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7db908b8) REAL time: 4 mins 37 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9cd8806c) REAL time: 4 mins 46 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:9cd8806c) REAL time: 4 mins 46 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:9cd8806c) REAL time: 4 mins 46 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:9cd8806c) REAL time: 4 mins 46 secs 

Phase 8.8  Global Placement
........................................
.................
.............................................
.....................................
.......................
Phase 8.8  Global Placement (Checksum:e9d738a3) REAL time: 5 mins 21 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:e9d738a3) REAL time: 5 mins 22 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:3ab304ae) REAL time: 5 mins 32 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3ab304ae) REAL time: 5 mins 32 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:3ab304ae) REAL time: 5 mins 33 secs 

Total REAL time to Placer completion: 5 mins 41 secs 
Total CPU  time to Placer completion: 1 mins 49 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   18
Slice Logic Utilization:
  Number of Slice Registers:                 1,442 out of 126,800    1
    Number used as Flip Flops:               1,409
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      1,913 out of  63,400    3
    Number used as logic:                    1,669 out of  63,400    2
      Number using O6 output only:           1,259
      Number using O5 output only:              60
      Number using O5 and O6:                  350
      Number used as ROM:                        0
    Number used as Memory:                     194 out of  19,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           130
        Number using O6 output only:           129
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     50
      Number with same-slice register load:     45
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   828 out of  15,850    5
  Number of LUT Flip Flop pairs used:        2,279
    Number with an unused Flip Flop:           943 out of   2,279   41
    Number with an unused LUT:                 366 out of   2,279   16
    Number of fully used LUT-FF pairs:         970 out of   2,279   42
    Number of unique control sets:             111
    Number of slice register sites lost
      to control set restrictions:             437 out of 126,800    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     210    2
    Number of LOCed IOBs:                        6 out of       6  100
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  2 out of     135    1
    Number using RAMB36E1 only:                  2
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     300    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     300    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            5 out of     240    2
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          1 out of       6   16
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.89

Peak Memory Usage:  587 MB
Total REAL time to MAP completion:  6 mins 3 secs 
Total CPU time to MAP completion:   1 mins 54 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <D:/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment
D:\Xilinx\14.3\ISE_DS\ISE\;D:\Xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.05 2012-10-12".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,442 out of 126,800    1
    Number used as Flip Flops:               1,409
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               33
  Number of Slice LUTs:                      1,913 out of  63,400    3
    Number used as logic:                    1,669 out of  63,400    2
      Number using O6 output only:           1,259
      Number using O5 output only:              60
      Number using O5 and O6:                  350
      Number used as ROM:                        0
    Number used as Memory:                     194 out of  19,000    1
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:           130
        Number using O6 output only:           129
        Number using O5 output only:             1
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:     50
      Number with same-slice register load:     45
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   828 out of  15,850    5
  Number of LUT Flip Flop pairs used:        2,279
    Number with an unused Flip Flop:           943 out of   2,279   41
    Number with an unused LUT:                 366 out of   2,279   16
    Number of fully used LUT-FF pairs:         970 out of   2,279   42
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         6 out of     210    2
    Number of LOCed IOBs:                        6 out of       6  100
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  2 out of     135    1
    Number using RAMB36E1 only:                  2
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     300    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        1 out of     300    1
    Number used as OLOGICE2s:                    1
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHCEs:                             0 out of      96    0
  Number of BUFRs:                               0 out of      24    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            5 out of     240    2
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of GTPE2_CHANNELs:                      0 out of       8    0
  Number of GTPE2_COMMONs:                       0 out of       2    0
  Number of IBUFDS_GTE2s:                        0 out of       4    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       6    0
  Number of IN_FIFOs:                            0 out of      24    0
  Number of MMCME2_ADVs:                         1 out of       6   16
  Number of OUT_FIFOs:                           0 out of      24    0
  Number of PCIE_2_1s:                           0 out of       1    0
  Number of PHASER_REFs:                         0 out of       6    0
  Number of PHY_CONTROLs:                        0 out of       6    0
  Number of PLLE2_ADVs:                          1 out of       6   16
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 2 mins 8 secs 
Finished initial Timing Analysis.  REAL time: 2 mins 8 secs 

WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router


Phase  1  : 13094 unrouted;      REAL time: 2 mins 17 secs 

Phase  2  : 10584 unrouted;      REAL time: 2 mins 18 secs 

Phase  3  : 3943 unrouted;      REAL time: 2 mins 24 secs 

Phase  4  : 3943 unrouted; (Setup:0, Hold:8895, Component Switching Limit:0)     REAL time: 2 mins 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:7824, Component Switching Limit:0)     REAL time: 2 mins 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:7824, Component Switching Limit:0)     REAL time: 2 mins 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:7824, Component Switching Limit:0)     REAL time: 2 mins 38 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:7824, Component Switching Limit:0)     REAL time: 2 mins 38 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 41 secs 
Total REAL time to Router completion: 2 mins 41 secs 
Total CPU time to Router completion: 53 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|     clk_100_0000MHz | BUFGCTRL_X0Y0| No   |  611 |  0.156     |  1.367      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk | BUFGCTRL_X0Y1| No   |   70 |  0.104     |  1.315      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|/Simple/div_clk_BUFG |              |      |      |            |             |
|                     |BUFGCTRL_X0Y30| No   |   10 |  0.112     |  1.362      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|       KIN_pin_BUFGP |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.405      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   21 |  1.166     |  1.751      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|         /PWM1/ckMul |         Local|      |    2 |  0.000     |  1.671      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|            /clk_50M |         Local|      |    7 |  1.024     |  1.562      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.011      |
+---------------------+--------------+------+------+------------+-------------+
|audio_ip_0/audio_ip_ |              |      |      |            |             |
|0/USER_LOGIC_I/u_top |              |      |      |            |             |
|        /PWM1/clk_fb |         Local|      |    1 |  0.000     |  0.011      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.983ns|     6.017ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.018ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     1.969ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | MAXDELAY    |         N/A|     7.047ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      6.017ns|            0|            0|            0|       191652|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.017ns|          N/A|            0|            0|       191652|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 46 secs 
Total CPU time to PAR completion: 55 secs 

Peak Memory Usage:  522 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 20
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
D:\Xilinx\14.3\ISE_DS\ISE\;D:\Xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7a100t,-3 (ADVANCED 1.05 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 191665 paths, 0 nets, and 9898 connections

Design statistics:
   Minimum period:   6.017ns (Maximum frequency: 166.196MHz)


Analysis completed Mon Dec 02 14:54:04 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 2 mins 22 secs 


xflow done!
touch __xps/system_routed
xilperl D:/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.3 - Bitgen P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<D:/Xilinx/14.3/ISE_DS/EDK/artix7/data/artix7.acd> with local file
<D:/Xilinx/14.3/ISE_DS/ISE/artix7/data/artix7.acd>
Loading device for application Rf_Device from file '7a100t.nph' in environment
D:\Xilinx\14.3\ISE_DS\ISE\;D:\Xilinx\14.3\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
Opened constraints file system.pcf.

Mon Dec 02 14:55:44 2013

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 18 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Dec 02 15:03:23 2013
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232.jpg.....
Rasterizing audio_ip_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
WARNING:EDK:3888 - Worker process returned 0 but issued error message(s).
Done!

********************************************************************************
At Local date and time: Mon Dec 02 15:07:36 2013
 xsdk.exe -hwspec D:\Nexys4_lab\lab12\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <D:/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	D:\Nexys4_lab\lab12\etc\system.filters
Done writing Tab View settings to:
	D:\Nexys4_lab\lab12\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Dec 03 07:53:46 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_wrapper.ngc implementation/system_audio_ip_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!
Writing filter settings....
Done writing filter settings to:
	D:\Nexys4_lab\lab12\etc\system.filters
Done writing Tab View settings to:
	D:\Nexys4_lab\lab12\etc\system.gui
