Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 30 18:00:34 2022
| Host         : ECE-PHO115-26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodJSTK_Demo_timing_summary_routed.rpt -pb PmodJSTK_Demo_timing_summary_routed.pb -rpx PmodJSTK_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodJSTK_Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: DispCtrl/DCLK_reg/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: char_y_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: char_y_reg[10]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: char_y_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: char_y_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: char_y_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: char_y_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: char_y_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: char_y_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: char_y_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: char_y_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: char_y_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_en_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_x_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[10]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[0].bullet_pos_y_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_en_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[11]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[12]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[13]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[14]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[15]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[16]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[17]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[18]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[19]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_x_reg[20]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[11]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[12]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[13]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[14]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[15]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[16]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[17]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[18]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[19]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[20]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[1].bullet_pos_y_reg[21]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_en_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[22]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[23]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[24]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[25]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[26]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[27]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[28]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[29]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[30]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_x_reg[31]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[22]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[23]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[24]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[25]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[26]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[27]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[28]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[29]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[30]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[31]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[2].bullet_pos_y_reg[32]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_en_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[33]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[34]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[35]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[36]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[37]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[38]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[39]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[40]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[41]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_x_reg[42]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[33]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[34]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[35]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[36]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[37]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[38]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[39]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[40]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[41]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[42]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[3].bullet_pos_y_reg[43]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_en_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[44]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[45]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[46]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[47]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[48]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[49]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[50]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[51]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[52]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_x_reg[53]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[44]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[45]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[46]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[47]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[48]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[49]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[50]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[51]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[52]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[53]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[4].bullet_pos_y_reg[54]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_en_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[55]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[56]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[57]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[58]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[59]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[60]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[61]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[62]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[63]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_x_reg[64]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[55]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[56]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[57]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[58]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[59]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[60]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[61]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[62]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[63]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[64]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[5].bullet_pos_y_reg[65]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_en_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[66]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[67]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[68]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[69]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[70]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[71]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[72]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[73]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[74]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_x_reg[75]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[66]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[67]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[68]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[69]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[70]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[71]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[72]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[73]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[74]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[75]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[6].bullet_pos_y_reg[76]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_en_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[77]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[78]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[79]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[80]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[81]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[82]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[83]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[84]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[85]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_x_reg[86]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[77]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[78]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[79]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[80]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[81]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[82]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[83]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[84]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[85]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[86]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[7].bullet_pos_y_reg[87]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_en_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[88]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[89]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[90]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[91]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[92]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[93]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[94]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[95]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[96]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_x_reg[97]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[88]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[89]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[90]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[91]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[92]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[93]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[94]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[95]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[96]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[97]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[8].bullet_pos_y_reg[98]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_en_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[100]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[101]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[102]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[103]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[104]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[105]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[106]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[107]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[108]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_x_reg[99]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[100]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[101]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[102]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[103]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[104]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[105]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[106]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[107]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[108]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[109]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: genblk1[9].bullet_pos_y_reg[99]/Q (HIGH)

 There are 238 register/latch pins with no clock driven by root clock pin: slowerClock/clk_out_reg/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[10]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[10]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[10]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[10]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[0].en_r_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[1].en_r_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[2].en_r_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[3].en_r_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[4].en_r_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[5].en_r_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[6].en_r_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[7].en_r_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[8].en_r_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/genblk1[9].en_r_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[10]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[10]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[9]/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: vga/pixel_clk_reg_reg/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/scene_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/tcg/out_clk_reg/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/blank_reg/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[6]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[7]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1435 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.671        0.000                      0                  319        0.144        0.000                      0                  319        4.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.671        0.000                      0                  319        0.144        0.000                      0                  319        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 1.188ns (19.454%)  route 4.919ns (80.546%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.607     5.210    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y73         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=36, routed)          1.940     7.606    DispCtrl/BtoBCD/STATE[0]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.758 r  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.592     8.350    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.682 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.915     9.597    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.892    10.613    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.737 r  DispCtrl/BtoBCD/tmpSR[19]_i_1/O
                         net (fo=4, routed)           0.580    11.317    DispCtrl/BtoBCD/tmpSR[19]_i_1_n_1
    SLICE_X54Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.493    14.916    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X54Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[19]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X54Y69         FDRE (Setup_fdre_C_CE)      -0.169    14.987    DispCtrl/BtoBCD/tmpSR_reg[19]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.188ns (19.619%)  route 4.867ns (80.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.607     5.210    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y73         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=36, routed)          1.940     7.606    DispCtrl/BtoBCD/STATE[0]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.758 r  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.592     8.350    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.682 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.915     9.597    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.900    10.621    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.745 r  DispCtrl/BtoBCD/tmpSR[15]_i_1/O
                         net (fo=4, routed)           0.520    11.265    DispCtrl/BtoBCD/tmpSR[15]_i_1_n_1
    SLICE_X54Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    14.917    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X54Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[12]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X54Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.988    DispCtrl/BtoBCD/tmpSR_reg[12]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.188ns (19.619%)  route 4.867ns (80.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.607     5.210    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y73         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=36, routed)          1.940     7.606    DispCtrl/BtoBCD/STATE[0]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.758 r  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.592     8.350    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.682 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.915     9.597    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.900    10.621    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.745 r  DispCtrl/BtoBCD/tmpSR[15]_i_1/O
                         net (fo=4, routed)           0.520    11.265    DispCtrl/BtoBCD/tmpSR[15]_i_1_n_1
    SLICE_X54Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    14.917    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X54Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[13]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X54Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.988    DispCtrl/BtoBCD/tmpSR_reg[13]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.188ns (19.619%)  route 4.867ns (80.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.607     5.210    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y73         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=36, routed)          1.940     7.606    DispCtrl/BtoBCD/STATE[0]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.758 r  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.592     8.350    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.682 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.915     9.597    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.900    10.621    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.745 r  DispCtrl/BtoBCD/tmpSR[15]_i_1/O
                         net (fo=4, routed)           0.520    11.265    DispCtrl/BtoBCD/tmpSR[15]_i_1_n_1
    SLICE_X54Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    14.917    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X54Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[14]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X54Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.988    DispCtrl/BtoBCD/tmpSR_reg[14]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.723ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 1.188ns (19.619%)  route 4.867ns (80.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.607     5.210    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y73         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=36, routed)          1.940     7.606    DispCtrl/BtoBCD/STATE[0]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.758 r  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.592     8.350    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.682 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.915     9.597    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.900    10.621    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.745 r  DispCtrl/BtoBCD/tmpSR[15]_i_1/O
                         net (fo=4, routed)           0.520    11.265    DispCtrl/BtoBCD/tmpSR[15]_i_1_n_1
    SLICE_X54Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.494    14.917    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X54Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[15]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X54Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.988    DispCtrl/BtoBCD/tmpSR_reg[15]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.723    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.188ns (20.076%)  route 4.730ns (79.924%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.607     5.210    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y73         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=36, routed)          1.940     7.606    DispCtrl/BtoBCD/STATE[0]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.758 r  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.592     8.350    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.682 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.915     9.597    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.892    10.613    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.737 r  DispCtrl/BtoBCD/tmpSR[19]_i_1/O
                         net (fo=4, routed)           0.390    11.127    DispCtrl/BtoBCD/tmpSR[19]_i_1_n_1
    SLICE_X55Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.493    14.916    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[16]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X55Y69         FDRE (Setup_fdre_C_CE)      -0.205    14.951    DispCtrl/BtoBCD/tmpSR_reg[16]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.188ns (20.076%)  route 4.730ns (79.924%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.607     5.210    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y73         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=36, routed)          1.940     7.606    DispCtrl/BtoBCD/STATE[0]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.758 r  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.592     8.350    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.682 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.915     9.597    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.892    10.613    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.737 r  DispCtrl/BtoBCD/tmpSR[19]_i_1/O
                         net (fo=4, routed)           0.390    11.127    DispCtrl/BtoBCD/tmpSR[19]_i_1_n_1
    SLICE_X55Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.493    14.916    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[17]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X55Y69         FDRE (Setup_fdre_C_CE)      -0.205    14.951    DispCtrl/BtoBCD/tmpSR_reg[17]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.188ns (20.076%)  route 4.730ns (79.924%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.607     5.210    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y73         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=36, routed)          1.940     7.606    DispCtrl/BtoBCD/STATE[0]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.758 r  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.592     8.350    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.682 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.915     9.597    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.892    10.613    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.737 r  DispCtrl/BtoBCD/tmpSR[19]_i_1/O
                         net (fo=4, routed)           0.390    11.127    DispCtrl/BtoBCD/tmpSR[19]_i_1_n_1
    SLICE_X55Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.493    14.916    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[18]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X55Y69         FDRE (Setup_fdre_C_CE)      -0.205    14.951    DispCtrl/BtoBCD/tmpSR_reg[18]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.188ns (20.099%)  route 4.723ns (79.901%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.607     5.210    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y73         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=36, routed)          1.940     7.606    DispCtrl/BtoBCD/STATE[0]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.758 r  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.592     8.350    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.682 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.915     9.597    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.952    10.674    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.798 r  DispCtrl/BtoBCD/tmpSR[27]_i_1/O
                         net (fo=4, routed)           0.323    11.120    DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1
    SLICE_X53Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.493    14.916    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X53Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X53Y69         FDRE (Setup_fdre_C_CE)      -0.205    14.951    DispCtrl/BtoBCD/tmpSR_reg[24]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.188ns (20.099%)  route 4.723ns (79.901%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.607     5.210    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y73         FDRE                                         r  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.456     5.666 f  DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/Q
                         net (fo=36, routed)          1.940     7.606    DispCtrl/BtoBCD/STATE[0]
    SLICE_X52Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.758 r  DispCtrl/BtoBCD/tmpSR[27]_i_3/O
                         net (fo=5, routed)           0.592     8.350    DispCtrl/BtoBCD/tmpSR[27]_i_3_n_1
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.332     8.682 r  DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2/O
                         net (fo=3, routed)           0.915     9.597    DispCtrl/BtoBCD/FSM_sequential_STATE[2]_i_2_n_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  DispCtrl/BtoBCD/tmpSR[27]_i_4/O
                         net (fo=4, routed)           0.952    10.674    DispCtrl/BtoBCD/tmpSR[27]_i_4_n_1
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.798 r  DispCtrl/BtoBCD/tmpSR[27]_i_1/O
                         net (fo=4, routed)           0.323    11.120    DispCtrl/BtoBCD/tmpSR[27]_i_1_n_1
    SLICE_X53Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.493    14.916    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X53Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[25]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X53Y69         FDRE (Setup_fdre_C_CE)      -0.205    14.951    DispCtrl/BtoBCD/tmpSR_reg[25]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  3.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.267%)  route 0.091ns (32.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.556     1.475    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DispCtrl/BtoBCD/tmpSR_reg[18]/Q
                         net (fo=4, routed)           0.091     1.707    DispCtrl/BtoBCD/tmpSR_reg_n_1_[18]
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.752 r  DispCtrl/BtoBCD/tmpSR[19]_i_2/O
                         net (fo=1, routed)           0.000     1.752    DispCtrl/BtoBCD/tmpSR[19]_i_2_n_1
    SLICE_X54Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X54Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[19]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.120     1.608    DispCtrl/BtoBCD/tmpSR_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.602%)  route 0.085ns (31.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.556     1.475    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X52Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DispCtrl/BtoBCD/tmpSR_reg[23]/Q
                         net (fo=4, routed)           0.085     1.701    DispCtrl/BtoBCD/tmpSR_reg_n_1_[23]
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.746 r  DispCtrl/BtoBCD/tmpSR[24]_i_1/O
                         net (fo=1, routed)           0.000     1.746    DispCtrl/BtoBCD/tmpSR[24]
    SLICE_X53Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.824     1.989    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X53Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[24]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.092     1.580    DispCtrl/BtoBCD/tmpSR_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.556     1.475    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X55Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DispCtrl/BtoBCD/tmpSR_reg[17]/Q
                         net (fo=5, routed)           0.137     1.754    DispCtrl/BtoBCD/tmpSR_reg_n_1_[17]
    SLICE_X52Y68         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.825     1.990    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X52Y68         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[5]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X52Y68         FDRE (Hold_fdre_C_D)         0.075     1.565    DispCtrl/BtoBCD/BCDOUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 slowerClock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.373ns (62.212%)  route 0.227ns (37.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.485    slowerClock/CLK
    SLICE_X50Y99         FDRE                                         r  slowerClock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  slowerClock/counter_reg[15]/Q
                         net (fo=2, routed)           0.226     1.875    slowerClock/counter[15]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.031 r  slowerClock/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.032    slowerClock/counter0_carry__2_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.085 r  slowerClock/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.085    slowerClock/counter0_carry__3_n_8
    SLICE_X50Y100        FDRE                                         r  slowerClock/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.830     1.995    slowerClock/CLK
    SLICE_X50Y100        FDRE                                         r  slowerClock/counter_reg[17]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    slowerClock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.191%)  route 0.150ns (41.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.556     1.475    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X54Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  DispCtrl/BtoBCD/tmpSR_reg[19]/Q
                         net (fo=4, routed)           0.150     1.789    DispCtrl/BtoBCD/tmpSR_reg_n_1_[19]
    SLICE_X56Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.834 r  DispCtrl/BtoBCD/tmpSR[20]_i_1/O
                         net (fo=1, routed)           0.000     1.834    DispCtrl/BtoBCD/tmpSR[20]
    SLICE_X56Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.825     1.990    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X56Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[20]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.120     1.630    DispCtrl/BtoBCD/tmpSR_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.951%)  route 0.130ns (48.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.556     1.475    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X53Y69         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  DispCtrl/BtoBCD/tmpSR_reg[27]/Q
                         net (fo=3, routed)           0.130     1.747    DispCtrl/BtoBCD/tmpSR_reg_n_1_[27]
    SLICE_X53Y68         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.825     1.990    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X53Y68         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[15]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X53Y68         FDRE (Hold_fdre_C_D)         0.047     1.537    DispCtrl/BtoBCD/BCDOUT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.484    PmodJSTK_Int/SerialClock/clkCount_reg[9]_0
    SLICE_X60Y90         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.148     1.632 f  PmodJSTK_Int/SerialClock/clkCount_reg[7]/Q
                         net (fo=6, routed)           0.086     1.718    PmodJSTK_Int/SerialClock/clkCount[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.098     1.816 r  PmodJSTK_Int/SerialClock/clkCount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.816    PmodJSTK_Int/SerialClock/clkCount_0[6]
    SLICE_X60Y90         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.836     2.001    PmodJSTK_Int/SerialClock/clkCount_reg[9]_0
    SLICE_X60Y90         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[6]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.121     1.605    PmodJSTK_Int/SerialClock/clkCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PmodJSTK_Int/SerialClock/clkCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.484    PmodJSTK_Int/SerialClock/clkCount_reg[9]_0
    SLICE_X60Y90         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.148     1.632 f  PmodJSTK_Int/SerialClock/clkCount_reg[7]/Q
                         net (fo=6, routed)           0.088     1.720    PmodJSTK_Int/SerialClock/clkCount[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.098     1.818 r  PmodJSTK_Int/SerialClock/clkCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    PmodJSTK_Int/SerialClock/clkCount_0[5]
    SLICE_X60Y90         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.836     2.001    PmodJSTK_Int/SerialClock/clkCount_reg[9]_0
    SLICE_X60Y90         FDRE                                         r  PmodJSTK_Int/SerialClock/clkCount_reg[5]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.120     1.604    PmodJSTK_Int/SerialClock/clkCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.007%)  route 0.134ns (44.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.557     1.476    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X54Y68         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  DispCtrl/BtoBCD/tmpSR_reg[14]/Q
                         net (fo=4, routed)           0.134     1.774    DispCtrl/BtoBCD/tmpSR_reg_n_1_[14]
    SLICE_X53Y68         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.825     1.990    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X53Y68         FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X53Y68         FDRE (Hold_fdre_C_D)         0.070     1.560    DispCtrl/BtoBCD/BCDOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 slowerClock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.386ns (63.014%)  route 0.227ns (36.986%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.485    slowerClock/CLK
    SLICE_X50Y99         FDRE                                         r  slowerClock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  slowerClock/counter_reg[15]/Q
                         net (fo=2, routed)           0.226     1.875    slowerClock/counter[15]
    SLICE_X50Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.031 r  slowerClock/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     2.032    slowerClock/counter0_carry__2_n_1
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.098 r  slowerClock/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.098    slowerClock/counter0_carry__3_n_6
    SLICE_X50Y100        FDRE                                         r  slowerClock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.830     1.995    slowerClock/CLK
    SLICE_X50Y100        FDRE                                         r  slowerClock/counter_reg[19]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.883    slowerClock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y70    DispCtrl/BtoBCD/BCDOUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y68    DispCtrl/BtoBCD/BCDOUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y68    DispCtrl/BtoBCD/BCDOUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y70    DispCtrl/BtoBCD/BCDOUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y68    DispCtrl/BtoBCD/BCDOUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y68    DispCtrl/BtoBCD/BCDOUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y68    DispCtrl/BtoBCD/BCDOUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y68    DispCtrl/BtoBCD/BCDOUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y68    DispCtrl/BtoBCD/BCDOUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y73    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y73    DispCtrl/BtoBCD/FSM_sequential_STATE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y91    DispCtrl/BtoBCD/shiftCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y91    DispCtrl/BtoBCD/shiftCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y91    DispCtrl/BtoBCD/shiftCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y91    DispCtrl/BtoBCD/shiftCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y91    DispCtrl/BtoBCD/shiftCount_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88    PmodJSTK_Int/SerialClock/clkCount_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    DispCtrl/BtoBCD/tmpSR_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    DispCtrl/BtoBCD/tmpSR_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y61    vga/tcg/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y68    vga/tcg/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y61    vga/tcg/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y68    vga/tcg/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y68    vga/tcg/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y61    vga/tcg/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y61    vga/tcg/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y130   genSndRec/CLKOUT_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y130   genSndRec/clkCount_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y130   genSndRec/clkCount_reg[2]/C



