

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Sun May  3 00:00:57 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        puf
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-sbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.183 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   930659|   930659| 9.307 ms | 9.307 ms |  930659|  930659|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |   930658|   930658|      1289|          -|          -|   722|    no    |
        | + loop_width  |     1286|     1286|         6|          1|          1|  1282|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      0|       0|     967|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|      90|    -|
|Memory           |        3|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|      90|    -|
|Register         |        0|      -|     508|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      0|     508|    1211|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |image_filter_mux_hbi_U55  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    |image_filter_mux_hbi_U56  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    |image_filter_mux_hbi_U57  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    |image_filter_mux_hbi_U58  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    |image_filter_mux_hbi_U59  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    |image_filter_mux_hbi_U60  |image_filter_mux_hbi  |        0|      0|  0|  15|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+
    |Total                     |                      |        0|      0|  0|  90|    0|
    +--------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|    0|  3840|   24|     3|        30720|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_1050_p2            |     *    |      0|  0|  42|           2|           8|
    |mul_ln1118_2_fu_1073_p2            |     *    |      0|  0|  42|           3|           8|
    |mul_ln1118_3_fu_1085_p2            |     *    |      0|  0|  42|           4|           8|
    |mul_ln1118_4_fu_1098_p2            |     *    |      0|  0|  42|           2|           8|
    |mul_ln1118_5_fu_1115_p2            |     *    |      0|  0|  42|           3|           8|
    |mul_ln1118_fu_1024_p2              |     *    |      0|  0|  42|           2|           8|
    |ImagLoc_x_fu_694_p2                |     +    |      0|  0|  19|           2|          12|
    |add_ln118_fu_624_p2                |     +    |      0|  0|  10|           1|           2|
    |add_ln506_1_fu_512_p2              |     +    |      0|  0|  18|           3|          11|
    |add_ln506_2_fu_538_p2              |     +    |      0|  0|  18|           3|          11|
    |add_ln506_fu_436_p2                |     +    |      0|  0|  18|           2|          11|
    |add_ln507_fu_442_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln703_10_fu_1136_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln703_11_fu_1230_p2            |     +    |      0|  0|  15|           8|           8|
    |add_ln703_12_fu_1234_p2            |     +    |      0|  0|   8|           8|           8|
    |add_ln703_1_fu_1063_p2             |     +    |      0|  0|   8|          11|          11|
    |add_ln703_2_fu_1184_p2             |     +    |      0|  0|   8|          12|          12|
    |add_ln703_3_fu_1190_p2             |     +    |      0|  0|   8|          12|          12|
    |add_ln703_4_fu_1124_p2             |     +    |      0|  0|  18|          11|          11|
    |add_ln703_5_fu_1198_p2             |     +    |      0|  0|   8|          12|          12|
    |add_ln703_7_fu_1130_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln703_8_fu_1221_p2             |     +    |      0|  0|   8|           8|           8|
    |add_ln703_9_fu_1225_p2             |     +    |      0|  0|   8|           8|           8|
    |add_ln703_fu_1041_p2               |     +    |      0|  0|   8|          11|          11|
    |i_V_fu_380_p2                      |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_672_p2                      |     +    |      0|  0|  18|          11|           1|
    |p_Val2_5_fu_1239_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1207_p2                |     +    |      0|  0|   8|          12|          12|
    |sub_ln1118_fu_1010_p2              |     -    |      0|  0|  16|           1|           9|
    |sub_ln118_fu_592_p2                |     -    |      0|  0|  12|           3|           2|
    |sub_ln142_2_fu_734_p2              |     -    |      0|  0|  19|           1|          12|
    |sub_ln142_fu_482_p2                |     -    |      0|  0|  18|           1|          11|
    |sub_ln147_fu_758_p2                |     -    |      0|  0|  19|          12|          12|
    |sub_ln507_fu_506_p2                |     -    |      0|  0|  12|           3|           2|
    |and_ln118_1_fu_468_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_fu_720_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln144_fu_788_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln512_fu_811_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter5   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op140_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op141_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op142_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op144_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op148_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op170_store_state5    |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1265_p2                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln118_1_fu_714_p2             |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln118_fu_462_p2               |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln144_1_fu_500_p2             |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln144_fu_752_p2               |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln443_fu_374_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln444_fu_666_p2               |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln785_fu_1260_p2              |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln879_1_fu_420_p2             |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln879_fu_414_p2               |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln887_fu_386_p2               |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln891_fu_688_p2               |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln899_1_fu_426_p2             |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln899_fu_408_p2               |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |or_ln118_fu_782_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_1279_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln457_fu_806_p2                 |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_860_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_878_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_895_p3        |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |select_ln118_1_fu_648_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln118_3_fu_764_p3           |  select  |      0|  0|  12|           1|          12|
    |select_ln118_fu_610_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln139_1_fu_488_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln139_4_fu_602_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln139_5_fu_640_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln139_fu_740_p3             |  select  |      0|  0|  12|           1|          12|
    |select_ln340_fu_1271_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln507_1_fu_572_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln507_fu_564_p3             |  select  |      0|  0|   2|           1|           2|
    |src_kernel_win_0_va_23_fu_948_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_24_fu_966_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_25_fu_984_p3   |  select  |      0|  0|   8|           1|           8|
    |x_fu_794_p3                        |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_1_fu_586_p2              |    xor   |      0|  0|   3|           2|           3|
    |xor_ln118_6_fu_456_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_7_fu_630_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln118_8_fu_708_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_9_fu_776_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln457_fu_392_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln493_1_fu_580_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_2_fu_618_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_3_fu_656_p2              |    xor   |      0|  0|   2|           2|           2|
    |xor_ln493_fu_829_p2                |    xor   |      0|  0|   2|           2|           2|
    |xor_ln785_fu_1255_p2               |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 967|         394|         535|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_right_border_buf_0_19  |   9|          2|    8|         16|
    |p_dst_data_stream_V_blk_n               |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n               |   9|          2|    1|          2|
    |t_V_2_reg_335                           |   9|          2|   11|         22|
    |t_V_reg_324                             |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         19|   34|         71|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln703_10_reg_1574                          |   8|   0|    8|          0|
    |add_ln703_1_reg_1539                           |  11|   0|   11|          0|
    |add_ln703_4_reg_1564                           |  11|   0|   11|          0|
    |add_ln703_7_reg_1569                           |   8|   0|    8|          0|
    |and_ln118_reg_1460                             |   1|   0|    1|          0|
    |and_ln118_reg_1460_pp0_iter1_reg               |   1|   0|    1|          0|
    |and_ln512_reg_1481                             |   1|   0|    1|          0|
    |ap_CS_fsm                                      |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |i_V_reg_1402                                   |  10|   0|   10|          0|
    |icmp_ln444_reg_1451                            |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1425                          |   1|   0|    1|          0|
    |icmp_ln879_reg_1421                            |   1|   0|    1|          0|
    |icmp_ln887_reg_1407                            |   1|   0|    1|          0|
    |icmp_ln899_1_reg_1429                          |   1|   0|    1|          0|
    |icmp_ln899_reg_1416                            |   1|   0|    1|          0|
    |k_buf_0_val_4_addr_reg_1503                    |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1509                    |  11|   0|   11|          0|
    |mul_ln1118_2_reg_1544                          |  11|   0|   11|          0|
    |mul_ln1118_3_reg_1554                          |  12|   0|   12|          0|
    |or_ln457_reg_1474                              |   1|   0|    1|          0|
    |or_ln457_reg_1474_pp0_iter1_reg                |   1|   0|    1|          0|
    |p_Result_s_reg_1579                            |   1|   0|    1|          0|
    |p_Val2_5_reg_1585                              |   8|   0|    8|          0|
    |right_border_buf_0_14_fu_188                   |   8|   0|    8|          0|
    |right_border_buf_0_15_fu_192                   |   8|   0|    8|          0|
    |right_border_buf_0_16_fu_196                   |   8|   0|    8|          0|
    |right_border_buf_0_17_fu_200                   |   8|   0|    8|          0|
    |right_border_buf_0_18_fu_204                   |   8|   0|    8|          0|
    |right_border_buf_0_19_reg_1485                 |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_184                    |   8|   0|    8|          0|
    |sext_ln1118_1_reg_1373                         |  10|   0|   10|          0|
    |sext_ln1118_2_reg_1378                         |  11|   0|   11|          0|
    |sext_ln1118_3_reg_1388                         |  10|   0|   10|          0|
    |sext_ln1118_reg_1368                           |  10|   0|   10|          0|
    |src_kernel_win_0_va_18_fu_164                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_fu_168                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_fu_172                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_21_fu_176                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_22_fu_180                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_23_reg_1515                |   8|   0|    8|          0|
    |src_kernel_win_0_va_23_reg_1515_pp0_iter3_reg  |   8|   0|    8|          0|
    |src_kernel_win_0_va_24_reg_1522                |   8|   0|    8|          0|
    |src_kernel_win_0_va_25_reg_1528                |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_160                     |   8|   0|    8|          0|
    |t_V_2_reg_335                                  |  11|   0|   11|          0|
    |t_V_reg_324                                    |  10|   0|   10|          0|
    |tmp_10_reg_1590                                |   4|   0|    4|          0|
    |trunc_ln458_reg_1469                           |   2|   0|    2|          0|
    |trunc_ln703_2_reg_1534                         |   8|   0|    8|          0|
    |trunc_ln703_3_reg_1549                         |   8|   0|    8|          0|
    |trunc_ln703_6_reg_1559                         |   8|   0|    8|          0|
    |x_reg_1464                                     |  13|   0|   13|          0|
    |xor_ln457_reg_1411                             |   1|   0|    1|          0|
    |xor_ln493_1_reg_1436                           |   2|   0|    2|          0|
    |xor_ln493_2_reg_1441                           |   2|   0|    2|          0|
    |xor_ln493_3_reg_1446                           |   2|   0|    2|          0|
    |xor_ln493_reg_1496                             |   2|   0|    2|          0|
    |zext_ln1118_4_reg_1383                         |   4|   0|   12|          8|
    |zext_ln1118_8_reg_1393                         |   3|   0|   11|          8|
    |and_ln512_reg_1481                             |  64|  32|    1|          0|
    |icmp_ln444_reg_1451                            |  64|  32|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 508|  64|  398|         16|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_kernel_val_0_V_1_read      |  in |    2|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read      |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read      |  in |    3|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read      |  in |    4|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read      |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read      |  in |    3|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_19 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_20 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_21 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_22 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_15 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_16 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_17 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_18 = alloca i8"   --->   Operation 21 'alloca' 'right_border_buf_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str340, i32 0, i32 0, [1 x i8]* @p_str341, [1 x i8]* @p_str342, [1 x i8]* @p_str343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str344, [1 x i8]* @p_str345)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str354, i32 0, i32 0, [1 x i8]* @p_str355, [1 x i8]* @p_str356, [1 x i8]* @p_str357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str358, [1 x i8]* @p_str359)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"   --->   Operation 24 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"   --->   Operation 25 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"   --->   Operation 26 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 27 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"   --->   Operation 28 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"   --->   Operation 29 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 30 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 33 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i2 %p_kernel_val_0_V_1_s to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i2 %p_kernel_val_0_V_2_s to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i3 %p_kernel_val_1_V_0_s to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i4 %p_kernel_val_1_V_2_s to i12" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i2 %p_kernel_val_2_V_0_s to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i3 %p_kernel_val_2_V_1_s to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'zext' 'zext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.66ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.83>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %"hls::LineBuffer<6, 1280, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]"   --->   Operation 42 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln443 = zext i10 %t_V to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'zext' 'zext_ln443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.70ns)   --->   "%icmp_ln443 = icmp eq i10 %t_V, -302" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 722, i64 722, i64 0)"   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.12ns)   --->   "%i_V = add i10 %t_V, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'add' 'i_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln443, label %"filter<0, 0, ap_int<8>, int, 720, 1280, 3, 3>.exit", label %loop_height_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.70ns)   --->   "%icmp_ln887 = icmp ult i10 %t_V, -304" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln443)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%xor_ln457 = xor i1 %icmp_ln887, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'xor' 'xor_ln457' <Predicate = (!icmp_ln443)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V, i32 1, i32 9)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'partselect' 'tmp' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%icmp_ln899 = icmp ne i9 %tmp, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln443)> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.70ns)   --->   "%icmp_ln879 = icmp eq i10 %t_V, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln443)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.70ns)   --->   "%icmp_ln879_1 = icmp eq i10 %t_V, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln443)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.70ns)   --->   "%icmp_ln899_1 = icmp ugt i10 %t_V, -304" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln443)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'trunc' 'trunc_ln506' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.12ns)   --->   "%add_ln506 = add i11 -1, %zext_ln443" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'add' 'add_ln506' <Predicate = (!icmp_ln443)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%add_ln507 = add i2 -1, %trunc_ln506" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'add' 'add_ln507' <Predicate = (!icmp_ln443)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'bitselect' 'tmp_28' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%xor_ln118_6 = xor i1 %tmp_28, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'xor' 'xor_ln118_6' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.81ns)   --->   "%icmp_ln118 = icmp slt i11 %add_ln506, 720" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%and_ln118_1 = and i1 %icmp_ln118, %xor_ln118_6" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'and' 'and_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'bitselect' 'tmp_29' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.12ns)   --->   "%sub_ln142 = sub i11 1, %zext_ln443" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'sub' 'sub_ln142' <Predicate = (!icmp_ln443)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.90ns)   --->   "%select_ln139_1 = select i1 %tmp_29, i11 %sub_ln142, i11 %add_ln506" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'select' 'select_ln139_1' <Predicate = (!icmp_ln443)> <Delay = 0.90> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln507 = trunc i11 %select_ln139_1 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'trunc' 'trunc_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.81ns)   --->   "%icmp_ln144_1 = icmp slt i11 %select_ln139_1, 720" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%sub_ln507 = sub i2 -2, %trunc_ln507" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'sub' 'sub_ln507' <Predicate = (!icmp_ln443)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (2.12ns)   --->   "%add_ln506_1 = add i11 -2, %zext_ln443" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'add' 'add_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_1, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'bitselect' 'tmp_30' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_1, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'bitselect' 'tmp_31' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.12ns)   --->   "%add_ln506_2 = add i11 -3, %zext_ln443" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'add' 'add_ln506_2' <Predicate = (!icmp_ln443)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_2, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'bitselect' 'tmp_32' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln506_2, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'bitselect' 'tmp_33' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln142_2 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'trunc' 'trunc_ln142_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507 = select i1 %icmp_ln144_1, i2 %trunc_ln507, i2 %sub_ln507" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'select' 'select_ln507' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_1)   --->   "%select_ln507_1 = select i1 %and_ln118_1, i2 %add_ln507, i2 %select_ln507" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'select' 'select_ln507_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_1 = xor i2 %select_ln507_1, -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'xor' 'xor_ln493_1' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%xor_ln118_1 = xor i2 %trunc_ln506, -2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%sub_ln118 = sub i2 -2, %trunc_ln142" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'sub' 'sub_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%trunc_ln118 = trunc i11 %add_ln506_1 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln139_4 = select i1 %tmp_31, i2 %sub_ln118, i2 %trunc_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'select' 'select_ln139_4' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_2)   --->   "%select_ln118 = select i1 %tmp_30, i2 %select_ln139_4, i2 %xor_ln118_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'select' 'select_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_2 = xor i2 %select_ln118, -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'xor' 'xor_ln493_2' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.58ns)   --->   "%add_ln118 = add i2 1, %trunc_ln506" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'add' 'add_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%xor_ln118_7 = xor i2 %trunc_ln142_2, -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'xor' 'xor_ln118_7' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%trunc_ln118_2 = trunc i11 %add_ln506_2 to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'trunc' 'trunc_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln139_5 = select i1 %tmp_33, i2 %xor_ln118_7, i2 %trunc_ln118_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'select' 'select_ln139_5' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln493_3)   --->   "%select_ln118_1 = select i1 %tmp_32, i2 %select_ln139_5, i2 %add_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'select' 'select_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln493_3 = xor i2 %select_ln118_1, -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'xor' 'xor_ln493_3' <Predicate = (!icmp_ln443)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.66ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'br' <Predicate = (!icmp_ln443)> <Delay = 1.66>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 94 'ret' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.39>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]"   --->   Operation 95 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln444 = zext i11 %t_V_2 to i12" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'zext' 'zext_ln444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.81ns)   --->   "%icmp_ln444 = icmp eq i11 %t_V_2, -766" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (2.12ns)   --->   "%j_V = add i11 %t_V_2, 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'add' 'j_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_34 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'partselect' 'tmp_34' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.70ns)   --->   "%icmp_ln891 = icmp ne i10 %tmp_34, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln444)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (2.12ns)   --->   "%ImagLoc_x = add i12 -1, %zext_ln444" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'add' 'ImagLoc_x' <Predicate = (!icmp_ln444)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'bitselect' 'tmp_35' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln118)   --->   "%xor_ln118_8 = xor i1 %tmp_35, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'xor' 'xor_ln118_8' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.92ns)   --->   "%icmp_ln118_1 = icmp slt i12 %ImagLoc_x, 1280" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'icmp' 'icmp_ln118_1' <Predicate = (!icmp_ln444)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln118 = and i1 %icmp_ln118_1, %xor_ln118_8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'and' 'and_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'bitselect' 'tmp_36' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.12ns)   --->   "%sub_ln142_2 = sub i12 1, %zext_ln444" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'sub' 'sub_ln142_2' <Predicate = (!icmp_ln444)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.68ns)   --->   "%select_ln139 = select i1 %tmp_36, i12 %sub_ln142_2, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'select' 'select_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sext_ln139 = sext i12 %select_ln139 to i13" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'sext' 'sext_ln139' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.92ns)   --->   "%icmp_ln144 = icmp slt i12 %select_ln139, 1280" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln444)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (2.13ns)   --->   "%sub_ln147 = sub i12 -1538, %select_ln139" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'sub' 'sub_ln147' <Predicate = (!icmp_ln444)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%select_ln118_3 = select i1 %and_ln118, i12 %ImagLoc_x, i12 %sub_ln147" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'select' 'select_ln118_3' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%zext_ln118 = zext i12 %select_ln118_3 to i13" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'zext' 'zext_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%xor_ln118_9 = xor i1 %icmp_ln118_1, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'xor' 'xor_ln118_9' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln118 = or i1 %tmp_35, %xor_ln118_9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'or' 'or_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %icmp_ln144, %or_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'and' 'and_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.68ns) (out node of the LUT)   --->   "%x = select i1 %and_ln144, i13 %sext_ln139, i13 %zext_ln118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'select' 'x' <Predicate = (!icmp_ln444)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i13 %x to i2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'trunc' 'trunc_ln458' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.97ns)   --->   "%or_ln457 = or i1 %icmp_ln118_1, %xor_ln457" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'or' 'or_ln457' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %and_ln118, label %2, label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'br' <Predicate = (!icmp_ln444 & and_ln118)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.0", label %._crit_edge478.i.0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %"operator().exit536.i.1", label %._crit_edge478.i.1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.2", label %._crit_edge478.i.2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv"   --->   Operation 125 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader460.i.preheader.0, label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:475->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'br' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.97ns)   --->   "%and_ln512 = and i1 %icmp_ln899, %icmp_ln891" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'and' 'and_ln512' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %and_ln512, label %.preheader.0, label %loop_width_end" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.16>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%right_border_buf_0_19 = load i8* %right_border_buf_0_18"   --->   Operation 129 'load' 'right_border_buf_0_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1282, i64 1282, i64 0)"   --->   Operation 130 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln144 = sext i13 %x to i32" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'sext' 'sext_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln835 = zext i32 %sext_ln144 to i64" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'zext' 'zext_ln835' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1280 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 136 [1/1] (0.97ns)   --->   "%xor_ln493 = xor i2 %trunc_ln458, -1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'xor' 'xor_ln493' <Predicate = (!icmp_ln444)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1280 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 138 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1280 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 140 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444 & or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 141 [1/1] (3.90ns)   --->   "%tmp_41 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:468->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'read' 'tmp_41' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 142 [1/1] (3.25ns)   --->   "store i8 %tmp_41, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (3.25ns)   --->   "store i8 %tmp_41, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (3.25ns)   --->   "store i8 %tmp_41, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'store' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'br' <Predicate = (!icmp_ln444 & and_ln118 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (3.90ns)   --->   "%tmp_38 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'read' 'tmp_38' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 149 [1/1] (3.25ns)   --->   "store i8 %tmp_38, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'store' <Predicate = (!icmp_ln444 & and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

State 5 <SV = 4> <Delay = 7.12>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%right_border_buf_0_20 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'load' 'right_border_buf_0_20' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%right_border_buf_0_21 = load i8* %right_border_buf_0_14" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'load' 'right_border_buf_0_21' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%right_border_buf_0_22 = load i8* %right_border_buf_0_15" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'load' 'right_border_buf_0_22' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%right_border_buf_0_23 = load i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'load' 'right_border_buf_0_23' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%right_border_buf_0_24 = load i8* %right_border_buf_0_17" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'load' 'right_border_buf_0_24' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str33) nounwind" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 160 [1/1] (1.78ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_20, i8 %right_border_buf_0_21, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'mux' 'tmp_4' <Predicate = (!or_ln457)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (1.04ns)   --->   "%col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 163 [1/1] (1.78ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_23, i8 %right_border_buf_0_24, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'mux' 'tmp_5' <Predicate = (!or_ln457)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (1.04ns)   --->   "%col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'load' 'k_buf_0_val_5_load' <Predicate = (or_ln457)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 166 [1/1] (1.78ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_19, i8 %right_border_buf_0_22, i8 undef, i2 %xor_ln493)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'mux' 'tmp_6' <Predicate = (!or_ln457)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (1.04ns)   --->   "%col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_6" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%right_border_buf_0_25 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'load' 'right_border_buf_0_25' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%right_border_buf_0_26 = load i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'load' 'right_border_buf_0_26' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 171 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_18" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_26, i8* %right_border_buf_0_17" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_19, i8* %right_border_buf_0_15" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_25, i8* %right_border_buf_0_14" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'store' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i_ifconv" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'br' <Predicate = (and_ln118 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.78ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_1)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'mux' 'tmp_7' <Predicate = (icmp_ln899_1)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_23 = select i1 %icmp_ln899_1, i8 %tmp_7, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'select' 'src_kernel_win_0_va_23' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (1.78ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_2)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'mux' 'tmp_8' <Predicate = (icmp_ln899_1)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_24 = select i1 %icmp_ln899_1, i8 %tmp_8, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'select' 'src_kernel_win_0_va_24' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.78ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %xor_ln493_3)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'mux' 'tmp_9' <Predicate = (icmp_ln899_1)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_25 = select i1 %icmp_ln899_1, i8 %tmp_9, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'select' 'src_kernel_win_0_va_25' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.18>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'load' 'src_kernel_win_0_va_26' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'load' 'src_kernel_win_0_va_27' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'load' 'src_kernel_win_0_va_28' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'load' 'src_kernel_win_0_va_29' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'load' 'src_kernel_win_0_va_30' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %src_kernel_win_0_va_30 to i9" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'zext' 'zext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (2.11ns)   --->   "%sub_ln1118 = sub i9 0, %zext_ln1118" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'sub' 'sub_ln1118' <Predicate = (and_ln512)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i9 %sub_ln1118 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'sext' 'sext_ln1116' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i8 %src_kernel_win_0_va_29 to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'zext' 'zext_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (4.37ns)   --->   "%mul_ln1118 = mul i10 %sext_ln1118, %zext_ln1118_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'mul' 'mul_ln1118' <Predicate = (and_ln512)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i10 %mul_ln1118 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'sext' 'sext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i9 %sub_ln1118 to i8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'trunc' 'trunc_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i10 %mul_ln1118 to i8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'trunc' 'trunc_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i11 %sext_ln1116, %sext_ln703" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'add' 'add_ln703' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i8 %src_kernel_win_0_va_25 to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'zext' 'zext_ln1118_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (4.37ns)   --->   "%mul_ln1118_1 = mul i10 %sext_ln1118_1, %zext_ln1118_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'mul' 'mul_ln1118_1' <Predicate = (and_ln512)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i10 %mul_ln1118_1 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'sext' 'sext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = trunc i10 %mul_ln1118_1 to i8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'trunc' 'trunc_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i11 %sext_ln703_1, %add_ln703" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'add' 'add_ln703_1' <Predicate = (and_ln512)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i8 %src_kernel_win_0_va_28 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'zext' 'zext_ln1118_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (4.37ns)   --->   "%mul_ln1118_2 = mul i11 %sext_ln1118_2, %zext_ln1118_3" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'mul' 'mul_ln1118_2' <Predicate = (and_ln512)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln703_3 = trunc i11 %mul_ln1118_2 to i8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'trunc' 'trunc_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i8 %src_kernel_win_0_va_24 to i12" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'zext' 'zext_ln1118_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (4.37ns)   --->   "%mul_ln1118_3 = mul i12 %zext_ln1118_4, %zext_ln1118_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'mul' 'mul_ln1118_3' <Predicate = (and_ln512)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln703_4 = trunc i12 %mul_ln1118_3 to i8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'trunc' 'trunc_ln703_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i8 %src_kernel_win_0_va_27 to i10" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'zext' 'zext_ln1118_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (4.37ns)   --->   "%mul_ln1118_4 = mul i10 %sext_ln1118_3, %zext_ln1118_6" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'mul' 'mul_ln1118_4' <Predicate = (and_ln512)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i10 %mul_ln1118_4 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'sext' 'sext_ln703_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln703_5 = trunc i10 %mul_ln1118_4 to i8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'trunc' 'trunc_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i8 %src_kernel_win_0_va_26 to i11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'zext' 'zext_ln1118_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (4.37ns)   --->   "%mul_ln1118_5 = mul i11 %zext_ln1118_8, %zext_ln1118_7" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'mul' 'mul_ln1118_5' <Predicate = (and_ln512)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln703_6 = trunc i11 %mul_ln1118_5 to i8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'trunc' 'trunc_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (2.12ns)   --->   "%add_ln703_4 = add i11 %sext_ln703_4, %mul_ln1118_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'add' 'add_ln703_4' <Predicate = (and_ln512)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (2.11ns)   --->   "%add_ln703_7 = add i8 %trunc_ln703, %trunc_ln703_1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'add' 'add_ln703_7' <Predicate = (and_ln512)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (2.11ns)   --->   "%add_ln703_10 = add i8 %trunc_ln703_5, %trunc_ln703_4" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'add' 'add_ln703_10' <Predicate = (and_ln512)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'load' 'src_kernel_win_0_va_31' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'load' 'src_kernel_win_0_va_32' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'load' 'src_kernel_win_0_va_33' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_3)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:518->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'specregionend' 'empty' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_33, i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_25, i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_32, i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_31, i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "br label %1" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.71>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i11 %add_ln703_1 to i12" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'sext' 'sext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i11 %mul_ln1118_2 to i12" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'sext' 'sext_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i12 %sext_ln703_3, %sext_ln703_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'add' 'add_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i12 %mul_ln1118_3, %add_ln703_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'add' 'add_ln703_3' <Predicate = (and_ln512)> <Delay = 3.85> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i11 %add_ln703_4 to i12" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'sext' 'sext_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5 = add i12 %add_ln703_3, %sext_ln703_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'add' 'add_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %src_kernel_win_0_va_23 to i12" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'zext' 'zext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i12 %zext_ln703, %add_ln703_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'add' 'p_Val2_s' <Predicate = (and_ln512)> <Delay = 3.85> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'bitselect' 'p_Result_s' <Predicate = (and_ln512)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_8 = add i8 %trunc_ln703_3, %trunc_ln703_2" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'add' 'add_ln703_8' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 241 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln703_9 = add i8 %add_ln703_7, %add_ln703_8" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'add' 'add_ln703_9' <Predicate = (and_ln512)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [1/1] (2.11ns)   --->   "%add_ln703_11 = add i8 %src_kernel_win_0_va_23, %trunc_ln703_6" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'add' 'add_ln703_11' <Predicate = (and_ln512)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_12 = add i8 %add_ln703_10, %add_ln703_11" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'add' 'add_ln703_12' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 244 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%p_Val2_5 = add i8 %add_ln703_9, %add_ln703_12" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'add' 'p_Val2_5' <Predicate = (and_ln512)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_s, i32 8, i32 11)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'partselect' 'tmp_10' <Predicate = (and_ln512)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 246 [1/1] (0.97ns)   --->   "%xor_ln785 = xor i1 %p_Result_s, true" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'xor' 'xor_ln785' <Predicate = (and_ln512)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (1.44ns)   --->   "%icmp_ln785 = icmp ne i4 %tmp_10, 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'icmp' 'icmp_ln785' <Predicate = (and_ln512)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%overflow = and i1 %icmp_ln785, %xor_ln785" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'and' 'overflow' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%select_ln340 = select i1 %xor_ln785, i8 -1, i8 0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'select' 'select_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%or_ln340 = or i1 %p_Result_s, %overflow" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'or' 'or_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [1/1] (1.04ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %or_ln340, i8 %select_ln340, i8 %p_Val2_5" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'select' 'p_Val2_7' <Predicate = (and_ln512)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_7)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:515->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 252 'write' <Predicate = (and_ln512)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "br label %loop_width_end" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 253 'br' <Predicate = (and_ln512)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_s)" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:519->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 254 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_18 (alloca           ) [ 0011111111]
src_kernel_win_0_va_19 (alloca           ) [ 0011111111]
src_kernel_win_0_va_20 (alloca           ) [ 0011111111]
src_kernel_win_0_va_21 (alloca           ) [ 0011111111]
src_kernel_win_0_va_22 (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_14  (alloca           ) [ 0011111111]
right_border_buf_0_15  (alloca           ) [ 0011111111]
right_border_buf_0_16  (alloca           ) [ 0011111111]
right_border_buf_0_17  (alloca           ) [ 0011111111]
right_border_buf_0_18  (alloca           ) [ 0011111111]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
p_kernel_val_2_V_1_s   (read             ) [ 0000000000]
p_kernel_val_2_V_0_s   (read             ) [ 0000000000]
p_kernel_val_1_V_2_s   (read             ) [ 0000000000]
p_kernel_val_1_V_0_s   (read             ) [ 0000000000]
p_kernel_val_0_V_2_s   (read             ) [ 0000000000]
p_kernel_val_0_V_1_s   (read             ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
sext_ln1118            (sext             ) [ 0011111111]
sext_ln1118_1          (sext             ) [ 0011111111]
sext_ln1118_2          (sext             ) [ 0011111111]
zext_ln1118_4          (zext             ) [ 0011111111]
sext_ln1118_3          (sext             ) [ 0011111111]
zext_ln1118_8          (zext             ) [ 0011111111]
br_ln443               (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
zext_ln443             (zext             ) [ 0000000000]
icmp_ln443             (icmp             ) [ 0011111111]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
br_ln443               (br               ) [ 0000000000]
specloopname_ln443     (specloopname     ) [ 0000000000]
tmp_s                  (specregionbegin  ) [ 0001111111]
icmp_ln887             (icmp             ) [ 0001111110]
xor_ln457              (xor              ) [ 0001111110]
tmp                    (partselect       ) [ 0000000000]
icmp_ln899             (icmp             ) [ 0001111110]
icmp_ln879             (icmp             ) [ 0001111110]
icmp_ln879_1           (icmp             ) [ 0001111110]
icmp_ln899_1           (icmp             ) [ 0001111110]
trunc_ln506            (trunc            ) [ 0000000000]
add_ln506              (add              ) [ 0000000000]
add_ln507              (add              ) [ 0000000000]
tmp_28                 (bitselect        ) [ 0000000000]
xor_ln118_6            (xor              ) [ 0000000000]
icmp_ln118             (icmp             ) [ 0000000000]
and_ln118_1            (and              ) [ 0000000000]
tmp_29                 (bitselect        ) [ 0000000000]
sub_ln142              (sub              ) [ 0000000000]
select_ln139_1         (select           ) [ 0000000000]
trunc_ln507            (trunc            ) [ 0000000000]
icmp_ln144_1           (icmp             ) [ 0000000000]
sub_ln507              (sub              ) [ 0000000000]
add_ln506_1            (add              ) [ 0000000000]
tmp_30                 (bitselect        ) [ 0000000000]
tmp_31                 (bitselect        ) [ 0000000000]
trunc_ln142            (trunc            ) [ 0000000000]
add_ln506_2            (add              ) [ 0000000000]
tmp_32                 (bitselect        ) [ 0000000000]
tmp_33                 (bitselect        ) [ 0000000000]
trunc_ln142_2          (trunc            ) [ 0000000000]
select_ln507           (select           ) [ 0000000000]
select_ln507_1         (select           ) [ 0000000000]
xor_ln493_1            (xor              ) [ 0001111110]
xor_ln118_1            (xor              ) [ 0000000000]
sub_ln118              (sub              ) [ 0000000000]
trunc_ln118            (trunc            ) [ 0000000000]
select_ln139_4         (select           ) [ 0000000000]
select_ln118           (select           ) [ 0000000000]
xor_ln493_2            (xor              ) [ 0001111110]
add_ln118              (add              ) [ 0000000000]
xor_ln118_7            (xor              ) [ 0000000000]
trunc_ln118_2          (trunc            ) [ 0000000000]
select_ln139_5         (select           ) [ 0000000000]
select_ln118_1         (select           ) [ 0000000000]
xor_ln493_3            (xor              ) [ 0001111110]
br_ln444               (br               ) [ 0011111111]
ret_ln1290             (ret              ) [ 0000000000]
t_V_2                  (phi              ) [ 0001000110]
zext_ln444             (zext             ) [ 0000000000]
icmp_ln444             (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_34                 (partselect       ) [ 0000000000]
icmp_ln891             (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
tmp_35                 (bitselect        ) [ 0000000000]
xor_ln118_8            (xor              ) [ 0000000000]
icmp_ln118_1           (icmp             ) [ 0000000000]
and_ln118              (and              ) [ 0011111111]
tmp_36                 (bitselect        ) [ 0000000000]
sub_ln142_2            (sub              ) [ 0000000000]
select_ln139           (select           ) [ 0000000000]
sext_ln139             (sext             ) [ 0000000000]
icmp_ln144             (icmp             ) [ 0000000000]
sub_ln147              (sub              ) [ 0000000000]
select_ln118_3         (select           ) [ 0000000000]
zext_ln118             (zext             ) [ 0000000000]
xor_ln118_9            (xor              ) [ 0000000000]
or_ln118               (or               ) [ 0000000000]
and_ln144              (and              ) [ 0000000000]
x                      (select           ) [ 0001100000]
trunc_ln458            (trunc            ) [ 0001100000]
or_ln457               (or               ) [ 0001110000]
br_ln465               (br               ) [ 0000000000]
br_ln466               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln471               (br               ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
br_ln475               (br               ) [ 0000000000]
and_ln512              (and              ) [ 0001111110]
br_ln512               (br               ) [ 0000000000]
right_border_buf_0_19  (load             ) [ 0001010000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000]
br_ln444               (br               ) [ 0000000000]
sext_ln144             (sext             ) [ 0000000000]
zext_ln835             (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001010000]
xor_ln493              (xor              ) [ 0001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001010000]
tmp_41                 (read             ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
store_ln472            (store            ) [ 0000000000]
br_ln473               (br               ) [ 0000000000]
tmp_38                 (read             ) [ 0000000000]
store_ln493            (store            ) [ 0000000000]
right_border_buf_0_20  (load             ) [ 0000000000]
right_border_buf_0_21  (load             ) [ 0000000000]
right_border_buf_0_22  (load             ) [ 0000000000]
right_border_buf_0_23  (load             ) [ 0000000000]
right_border_buf_0_24  (load             ) [ 0000000000]
specloopname_ln444     (specloopname     ) [ 0000000000]
tmp_3                  (specregionbegin  ) [ 0001001000]
specpipeline_ln448     (specpipeline     ) [ 0000000000]
specloopname_ln450     (specloopname     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
tmp_4                  (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_5                  (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_6                  (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
right_border_buf_0_25  (load             ) [ 0000000000]
right_border_buf_0_26  (load             ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln489            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
store_ln495            (store            ) [ 0000000000]
br_ln495               (br               ) [ 0000000000]
tmp_7                  (mux              ) [ 0000000000]
src_kernel_win_0_va_23 (select           ) [ 0001001100]
tmp_8                  (mux              ) [ 0000000000]
src_kernel_win_0_va_24 (select           ) [ 0001001000]
tmp_9                  (mux              ) [ 0000000000]
src_kernel_win_0_va_25 (select           ) [ 0001001000]
src_kernel_win_0_va_26 (load             ) [ 0000000000]
src_kernel_win_0_va_27 (load             ) [ 0000000000]
src_kernel_win_0_va_28 (load             ) [ 0000000000]
src_kernel_win_0_va_29 (load             ) [ 0000000000]
src_kernel_win_0_va_30 (load             ) [ 0000000000]
zext_ln1118            (zext             ) [ 0000000000]
sub_ln1118             (sub              ) [ 0000000000]
sext_ln1116            (sext             ) [ 0000000000]
zext_ln1118_1          (zext             ) [ 0000000000]
mul_ln1118             (mul              ) [ 0000000000]
sext_ln703             (sext             ) [ 0000000000]
trunc_ln703            (trunc            ) [ 0000000000]
trunc_ln703_1          (trunc            ) [ 0000000000]
add_ln703              (add              ) [ 0000000000]
zext_ln1118_2          (zext             ) [ 0000000000]
mul_ln1118_1           (mul              ) [ 0000000000]
sext_ln703_1           (sext             ) [ 0000000000]
trunc_ln703_2          (trunc            ) [ 0001000100]
add_ln703_1            (add              ) [ 0001000100]
zext_ln1118_3          (zext             ) [ 0000000000]
mul_ln1118_2           (mul              ) [ 0001000100]
trunc_ln703_3          (trunc            ) [ 0001000100]
zext_ln1118_5          (zext             ) [ 0000000000]
mul_ln1118_3           (mul              ) [ 0001000100]
trunc_ln703_4          (trunc            ) [ 0000000000]
zext_ln1118_6          (zext             ) [ 0000000000]
mul_ln1118_4           (mul              ) [ 0000000000]
sext_ln703_4           (sext             ) [ 0000000000]
trunc_ln703_5          (trunc            ) [ 0000000000]
zext_ln1118_7          (zext             ) [ 0000000000]
mul_ln1118_5           (mul              ) [ 0000000000]
trunc_ln703_6          (trunc            ) [ 0001000100]
add_ln703_4            (add              ) [ 0001000100]
add_ln703_7            (add              ) [ 0001000100]
add_ln703_10           (add              ) [ 0001000100]
src_kernel_win_0_va_31 (load             ) [ 0000000000]
src_kernel_win_0_va_32 (load             ) [ 0000000000]
src_kernel_win_0_va_33 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
store_ln444            (store            ) [ 0000000000]
br_ln444               (br               ) [ 0011111111]
sext_ln703_2           (sext             ) [ 0000000000]
sext_ln703_3           (sext             ) [ 0000000000]
add_ln703_2            (add              ) [ 0000000000]
add_ln703_3            (add              ) [ 0000000000]
sext_ln703_5           (sext             ) [ 0000000000]
add_ln703_5            (add              ) [ 0000000000]
zext_ln703             (zext             ) [ 0000000000]
p_Val2_s               (add              ) [ 0000000000]
p_Result_s             (bitselect        ) [ 0001000010]
add_ln703_8            (add              ) [ 0000000000]
add_ln703_9            (add              ) [ 0000000000]
add_ln703_11           (add              ) [ 0000000000]
add_ln703_12           (add              ) [ 0000000000]
p_Val2_5               (add              ) [ 0001000010]
tmp_10                 (partselect       ) [ 0001000010]
xor_ln785              (xor              ) [ 0000000000]
icmp_ln785             (icmp             ) [ 0000000000]
overflow               (and              ) [ 0000000000]
select_ln340           (select           ) [ 0000000000]
or_ln340               (or               ) [ 0000000000]
p_Val2_7               (select           ) [ 0000000000]
write_ln515            (write            ) [ 0000000000]
br_ln516               (br               ) [ 0000000000]
empty_95               (specregionend    ) [ 0000000000]
br_ln443               (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str340"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str341"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str344"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="src_kernel_win_0_va_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="src_kernel_win_0_va_18_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_18/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="src_kernel_win_0_va_19_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_19/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="src_kernel_win_0_va_20_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_20/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="src_kernel_win_0_va_21_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_21/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="src_kernel_win_0_va_22_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_22/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="right_border_buf_0_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="right_border_buf_0_14_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_14/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="right_border_buf_0_15_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_15/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="right_border_buf_0_16_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_16/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="right_border_buf_0_17_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_17/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="right_border_buf_0_18_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_18/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="k_buf_0_val_3_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="k_buf_0_val_4_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="k_buf_0_val_5_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_kernel_val_2_V_1_s_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_kernel_val_2_V_0_s_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_kernel_val_1_V_2_s_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_kernel_val_1_V_0_s_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_kernel_val_0_V_2_s_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_kernel_val_0_V_1_s_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_41/4 tmp_38/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln515_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln515/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="k_buf_0_val_3_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="0" slack="0"/>
<pin id="308" dir="0" index="4" bw="11" slack="0"/>
<pin id="309" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="310" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
<pin id="311" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 store_ln472/4 store_ln493/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="k_buf_0_val_4_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="1"/>
<pin id="319" dir="0" index="4" bw="11" slack="0"/>
<pin id="320" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="321" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
<pin id="322" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="k_buf_0_val_5_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="1"/>
<pin id="314" dir="0" index="4" bw="11" slack="0"/>
<pin id="315" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="8" slack="0"/>
<pin id="317" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 store_ln472/4 store_ln489/5 "/>
</bind>
</comp>

<comp id="324" class="1005" name="t_V_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="1"/>
<pin id="326" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="t_V_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="10" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="t_V_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="1"/>
<pin id="337" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="t_V_2_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="11" slack="0"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln1118_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln1118_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln1118_2_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln1118_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln1118_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln1118_8_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_8/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln443_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln443/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln443_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="10" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="i_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln887_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="0" index="1" bw="10" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="xor_ln457_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln457/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="0" index="1" bw="10" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="0" index="3" bw="5" slack="0"/>
<pin id="403" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln899_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="0" index="1" bw="9" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln879_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="0" index="1" bw="10" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln879_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="10" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln899_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="0" index="1" bw="10" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln506_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln506_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="10" slack="0"/>
<pin id="439" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln507_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_28_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="11" slack="0"/>
<pin id="451" dir="0" index="2" bw="5" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="xor_ln118_6_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_6/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln118_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="and_ln118_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_29_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="11" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sub_ln142_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="10" slack="0"/>
<pin id="485" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln139_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="11" slack="0"/>
<pin id="491" dir="0" index="2" bw="11" slack="0"/>
<pin id="492" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln507_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln507/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln144_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="0" index="1" bw="11" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sub_ln507_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln507/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln506_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="10" slack="0"/>
<pin id="515" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_1/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_30_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="11" slack="0"/>
<pin id="521" dir="0" index="2" bw="5" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_31_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="11" slack="0"/>
<pin id="529" dir="0" index="2" bw="5" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln142_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="0"/>
<pin id="536" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln506_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="0" index="1" bw="10" slack="0"/>
<pin id="541" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_2/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_32_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="11" slack="0"/>
<pin id="547" dir="0" index="2" bw="5" slack="0"/>
<pin id="548" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_33_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="11" slack="0"/>
<pin id="555" dir="0" index="2" bw="5" slack="0"/>
<pin id="556" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln142_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="0"/>
<pin id="562" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln142_2/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln507_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="2" slack="0"/>
<pin id="567" dir="0" index="2" bw="2" slack="0"/>
<pin id="568" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln507_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="2" slack="0"/>
<pin id="575" dir="0" index="2" bw="2" slack="0"/>
<pin id="576" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln507_1/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="xor_ln493_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="0"/>
<pin id="582" dir="0" index="1" bw="2" slack="0"/>
<pin id="583" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln118_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_1/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sub_ln118_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="0"/>
<pin id="594" dir="0" index="1" bw="2" slack="0"/>
<pin id="595" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln118/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="trunc_ln118_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="11" slack="0"/>
<pin id="600" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln139_4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="2" slack="0"/>
<pin id="605" dir="0" index="2" bw="2" slack="0"/>
<pin id="606" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_4/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="select_ln118_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="2" slack="0"/>
<pin id="613" dir="0" index="2" bw="2" slack="0"/>
<pin id="614" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="xor_ln493_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="0"/>
<pin id="620" dir="0" index="1" bw="2" slack="0"/>
<pin id="621" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_2/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln118_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="2" slack="0"/>
<pin id="627" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="xor_ln118_7_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="0"/>
<pin id="632" dir="0" index="1" bw="2" slack="0"/>
<pin id="633" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_7/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln118_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="0"/>
<pin id="638" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln118_2/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln139_5_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="2" slack="0"/>
<pin id="643" dir="0" index="2" bw="2" slack="0"/>
<pin id="644" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_5/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln118_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="2" slack="0"/>
<pin id="651" dir="0" index="2" bw="2" slack="0"/>
<pin id="652" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="xor_ln493_3_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="2" slack="0"/>
<pin id="658" dir="0" index="1" bw="2" slack="0"/>
<pin id="659" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493_3/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln444_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln444/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln444_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="0" index="1" bw="11" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="j_V_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_34_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="0"/>
<pin id="680" dir="0" index="1" bw="11" slack="0"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="0" index="3" bw="5" slack="0"/>
<pin id="683" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="icmp_ln891_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="0"/>
<pin id="690" dir="0" index="1" bw="10" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="ImagLoc_x_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="11" slack="0"/>
<pin id="697" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_35_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="12" slack="0"/>
<pin id="703" dir="0" index="2" bw="5" slack="0"/>
<pin id="704" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="xor_ln118_8_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_8/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln118_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="12" slack="0"/>
<pin id="716" dir="0" index="1" bw="12" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="and_ln118_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_36_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="12" slack="0"/>
<pin id="729" dir="0" index="2" bw="5" slack="0"/>
<pin id="730" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sub_ln142_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="11" slack="0"/>
<pin id="737" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_2/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="select_ln139_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="12" slack="0"/>
<pin id="743" dir="0" index="2" bw="12" slack="0"/>
<pin id="744" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sext_ln139_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="0"/>
<pin id="750" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="icmp_ln144_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="12" slack="0"/>
<pin id="754" dir="0" index="1" bw="12" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sub_ln147_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="12" slack="0"/>
<pin id="760" dir="0" index="1" bw="12" slack="0"/>
<pin id="761" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="select_ln118_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="12" slack="0"/>
<pin id="767" dir="0" index="2" bw="12" slack="0"/>
<pin id="768" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_3/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln118_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="12" slack="0"/>
<pin id="774" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="xor_ln118_9_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_9/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="or_ln118_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="and_ln144_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="x_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="13" slack="0"/>
<pin id="797" dir="0" index="2" bw="13" slack="0"/>
<pin id="798" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="trunc_ln458_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="13" slack="0"/>
<pin id="804" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="or_ln457_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="1"/>
<pin id="809" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="and_ln512_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="right_border_buf_0_19_load_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="3"/>
<pin id="818" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_19/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="sext_ln144_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="13" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln144/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln835_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="13" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln835/4 "/>
</bind>
</comp>

<comp id="829" class="1004" name="xor_ln493_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="1"/>
<pin id="831" dir="0" index="1" bw="2" slack="0"/>
<pin id="832" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln493/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="right_border_buf_0_20_load_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="4"/>
<pin id="836" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_20/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="right_border_buf_0_21_load_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="4"/>
<pin id="839" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_21/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="right_border_buf_0_22_load_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="4"/>
<pin id="842" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_22/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="right_border_buf_0_23_load_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="4"/>
<pin id="845" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_23/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="right_border_buf_0_24_load_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="4"/>
<pin id="848" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_24/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_4_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="0" index="2" bw="8" slack="0"/>
<pin id="853" dir="0" index="3" bw="1" slack="0"/>
<pin id="854" dir="0" index="4" bw="2" slack="1"/>
<pin id="855" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="860" class="1004" name="col_buf_0_val_0_0_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="2"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="0" index="2" bw="8" slack="0"/>
<pin id="864" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_5_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="0" index="1" bw="8" slack="0"/>
<pin id="870" dir="0" index="2" bw="8" slack="0"/>
<pin id="871" dir="0" index="3" bw="1" slack="0"/>
<pin id="872" dir="0" index="4" bw="2" slack="1"/>
<pin id="873" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="878" class="1004" name="col_buf_0_val_1_0_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="2"/>
<pin id="880" dir="0" index="1" bw="8" slack="0"/>
<pin id="881" dir="0" index="2" bw="8" slack="0"/>
<pin id="882" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_6_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="1"/>
<pin id="888" dir="0" index="2" bw="8" slack="0"/>
<pin id="889" dir="0" index="3" bw="1" slack="0"/>
<pin id="890" dir="0" index="4" bw="2" slack="1"/>
<pin id="891" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="col_buf_0_val_2_0_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="2"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="0" index="2" bw="8" slack="0"/>
<pin id="899" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="right_border_buf_0_25_load_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="4"/>
<pin id="904" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_25/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="right_border_buf_0_26_load_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="4"/>
<pin id="907" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_26/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="store_ln495_store_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="8" slack="0"/>
<pin id="910" dir="0" index="1" bw="8" slack="4"/>
<pin id="911" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="913" class="1004" name="store_ln495_store_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="0" index="1" bw="8" slack="4"/>
<pin id="916" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="store_ln495_store_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="8" slack="0"/>
<pin id="920" dir="0" index="1" bw="8" slack="4"/>
<pin id="921" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="store_ln495_store_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="1"/>
<pin id="925" dir="0" index="1" bw="8" slack="4"/>
<pin id="926" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="store_ln495_store_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="4"/>
<pin id="930" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="store_ln495_store_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="0"/>
<pin id="934" dir="0" index="1" bw="8" slack="4"/>
<pin id="935" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_7_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="0"/>
<pin id="939" dir="0" index="1" bw="8" slack="0"/>
<pin id="940" dir="0" index="2" bw="8" slack="0"/>
<pin id="941" dir="0" index="3" bw="8" slack="0"/>
<pin id="942" dir="0" index="4" bw="2" slack="3"/>
<pin id="943" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="src_kernel_win_0_va_23_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="3"/>
<pin id="950" dir="0" index="1" bw="8" slack="0"/>
<pin id="951" dir="0" index="2" bw="8" slack="0"/>
<pin id="952" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_23/5 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_8_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="8" slack="0"/>
<pin id="958" dir="0" index="2" bw="8" slack="0"/>
<pin id="959" dir="0" index="3" bw="8" slack="0"/>
<pin id="960" dir="0" index="4" bw="2" slack="3"/>
<pin id="961" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="src_kernel_win_0_va_24_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="3"/>
<pin id="968" dir="0" index="1" bw="8" slack="0"/>
<pin id="969" dir="0" index="2" bw="8" slack="0"/>
<pin id="970" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_24/5 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_9_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="0"/>
<pin id="975" dir="0" index="1" bw="8" slack="0"/>
<pin id="976" dir="0" index="2" bw="8" slack="0"/>
<pin id="977" dir="0" index="3" bw="8" slack="0"/>
<pin id="978" dir="0" index="4" bw="2" slack="3"/>
<pin id="979" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="984" class="1004" name="src_kernel_win_0_va_25_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="3"/>
<pin id="986" dir="0" index="1" bw="8" slack="0"/>
<pin id="987" dir="0" index="2" bw="8" slack="0"/>
<pin id="988" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_25/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="src_kernel_win_0_va_26_load_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="5"/>
<pin id="993" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_26/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="src_kernel_win_0_va_27_load_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="5"/>
<pin id="996" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_27/6 "/>
</bind>
</comp>

<comp id="997" class="1004" name="src_kernel_win_0_va_28_load_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="5"/>
<pin id="999" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_28/6 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="src_kernel_win_0_va_29_load_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="5"/>
<pin id="1002" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_29/6 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="src_kernel_win_0_va_30_load_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="5"/>
<pin id="1005" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_30/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln1118_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="0"/>
<pin id="1008" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/6 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sub_ln1118_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="8" slack="0"/>
<pin id="1013" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/6 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="sext_ln1116_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="9" slack="0"/>
<pin id="1018" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/6 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="zext_ln1118_1_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="0"/>
<pin id="1022" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/6 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="mul_ln1118_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="2" slack="5"/>
<pin id="1026" dir="0" index="1" bw="8" slack="0"/>
<pin id="1027" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln703_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="10" slack="0"/>
<pin id="1031" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/6 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="trunc_ln703_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="9" slack="0"/>
<pin id="1035" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/6 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="trunc_ln703_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="0"/>
<pin id="1039" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_1/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="add_ln703_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="9" slack="0"/>
<pin id="1043" dir="0" index="1" bw="10" slack="0"/>
<pin id="1044" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln1118_2_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="8" slack="1"/>
<pin id="1049" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/6 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="mul_ln1118_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="2" slack="5"/>
<pin id="1052" dir="0" index="1" bw="8" slack="0"/>
<pin id="1053" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/6 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="sext_ln703_1_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="10" slack="0"/>
<pin id="1057" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/6 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="trunc_ln703_2_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="10" slack="0"/>
<pin id="1061" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_2/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="add_ln703_1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="10" slack="0"/>
<pin id="1065" dir="0" index="1" bw="11" slack="0"/>
<pin id="1066" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/6 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="zext_ln1118_3_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="0"/>
<pin id="1071" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/6 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="mul_ln1118_2_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="3" slack="5"/>
<pin id="1075" dir="0" index="1" bw="8" slack="0"/>
<pin id="1076" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/6 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="trunc_ln703_3_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="11" slack="0"/>
<pin id="1080" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_3/6 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="zext_ln1118_5_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="1"/>
<pin id="1084" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_5/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="mul_ln1118_3_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="4" slack="5"/>
<pin id="1087" dir="0" index="1" bw="8" slack="0"/>
<pin id="1088" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/6 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="trunc_ln703_4_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="12" slack="0"/>
<pin id="1092" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_4/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln1118_6_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_6/6 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="mul_ln1118_4_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="2" slack="5"/>
<pin id="1100" dir="0" index="1" bw="8" slack="0"/>
<pin id="1101" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/6 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="sext_ln703_4_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="10" slack="0"/>
<pin id="1105" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/6 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="trunc_ln703_5_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="10" slack="0"/>
<pin id="1109" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_5/6 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="zext_ln1118_7_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="0"/>
<pin id="1113" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="mul_ln1118_5_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="3" slack="5"/>
<pin id="1117" dir="0" index="1" bw="8" slack="0"/>
<pin id="1118" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/6 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="trunc_ln703_6_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="11" slack="0"/>
<pin id="1122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703_6/6 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="add_ln703_4_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="10" slack="0"/>
<pin id="1126" dir="0" index="1" bw="11" slack="0"/>
<pin id="1127" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/6 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="add_ln703_7_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="0"/>
<pin id="1132" dir="0" index="1" bw="8" slack="0"/>
<pin id="1133" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/6 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="add_ln703_10_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="0"/>
<pin id="1138" dir="0" index="1" bw="8" slack="0"/>
<pin id="1139" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_10/6 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="src_kernel_win_0_va_31_load_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="5"/>
<pin id="1144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_31/6 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="src_kernel_win_0_va_32_load_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="5"/>
<pin id="1147" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_32/6 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="src_kernel_win_0_va_33_load_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="5"/>
<pin id="1150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_33/6 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="store_ln444_store_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="0"/>
<pin id="1153" dir="0" index="1" bw="8" slack="5"/>
<pin id="1154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="store_ln444_store_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="1"/>
<pin id="1158" dir="0" index="1" bw="8" slack="5"/>
<pin id="1159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="store_ln444_store_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="8" slack="0"/>
<pin id="1162" dir="0" index="1" bw="8" slack="5"/>
<pin id="1163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="store_ln444_store_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="1"/>
<pin id="1167" dir="0" index="1" bw="8" slack="5"/>
<pin id="1168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="store_ln444_store_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="0"/>
<pin id="1171" dir="0" index="1" bw="8" slack="5"/>
<pin id="1172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="store_ln444_store_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="1"/>
<pin id="1176" dir="0" index="1" bw="8" slack="5"/>
<pin id="1177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/6 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="sext_ln703_2_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="11" slack="1"/>
<pin id="1180" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/7 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="sext_ln703_3_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="11" slack="1"/>
<pin id="1183" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/7 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="add_ln703_2_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="11" slack="0"/>
<pin id="1186" dir="0" index="1" bw="11" slack="0"/>
<pin id="1187" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/7 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="add_ln703_3_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="12" slack="1"/>
<pin id="1192" dir="0" index="1" bw="12" slack="0"/>
<pin id="1193" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/7 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="sext_ln703_5_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="11" slack="1"/>
<pin id="1197" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/7 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="add_ln703_5_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="12" slack="0"/>
<pin id="1200" dir="0" index="1" bw="11" slack="0"/>
<pin id="1201" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/7 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="zext_ln703_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="8" slack="2"/>
<pin id="1206" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/7 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="p_Val2_s_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="0"/>
<pin id="1209" dir="0" index="1" bw="12" slack="0"/>
<pin id="1210" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="p_Result_s_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="12" slack="0"/>
<pin id="1216" dir="0" index="2" bw="5" slack="0"/>
<pin id="1217" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="add_ln703_8_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="1"/>
<pin id="1223" dir="0" index="1" bw="8" slack="1"/>
<pin id="1224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/7 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="add_ln703_9_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="8" slack="1"/>
<pin id="1227" dir="0" index="1" bw="8" slack="0"/>
<pin id="1228" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_9/7 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="add_ln703_11_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="2"/>
<pin id="1232" dir="0" index="1" bw="8" slack="1"/>
<pin id="1233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_11/7 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="add_ln703_12_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="1"/>
<pin id="1236" dir="0" index="1" bw="8" slack="0"/>
<pin id="1237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_12/7 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="p_Val2_5_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="0"/>
<pin id="1241" dir="0" index="1" bw="8" slack="0"/>
<pin id="1242" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/7 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp_10_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="4" slack="0"/>
<pin id="1247" dir="0" index="1" bw="12" slack="0"/>
<pin id="1248" dir="0" index="2" bw="5" slack="0"/>
<pin id="1249" dir="0" index="3" bw="5" slack="0"/>
<pin id="1250" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="xor_ln785_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="1"/>
<pin id="1257" dir="0" index="1" bw="1" slack="0"/>
<pin id="1258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/8 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="icmp_ln785_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="4" slack="1"/>
<pin id="1262" dir="0" index="1" bw="4" slack="0"/>
<pin id="1263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/8 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="overflow_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="0"/>
<pin id="1267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/8 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="select_ln340_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="8" slack="0"/>
<pin id="1274" dir="0" index="2" bw="8" slack="0"/>
<pin id="1275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/8 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="or_ln340_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="1"/>
<pin id="1281" dir="0" index="1" bw="1" slack="0"/>
<pin id="1282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/8 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="p_Val2_7_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="8" slack="0"/>
<pin id="1287" dir="0" index="2" bw="8" slack="1"/>
<pin id="1288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/8 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="src_kernel_win_0_va_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="5"/>
<pin id="1294" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1299" class="1005" name="src_kernel_win_0_va_18_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="5"/>
<pin id="1301" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="src_kernel_win_0_va_19_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="8" slack="5"/>
<pin id="1307" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="src_kernel_win_0_va_20_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="5"/>
<pin id="1313" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_20 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="src_kernel_win_0_va_21_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="8" slack="5"/>
<pin id="1319" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_21 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="src_kernel_win_0_va_22_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="5"/>
<pin id="1326" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_22 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="right_border_buf_0_s_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="4"/>
<pin id="1332" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1337" class="1005" name="right_border_buf_0_14_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="4"/>
<pin id="1339" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_14 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="right_border_buf_0_15_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="8" slack="4"/>
<pin id="1345" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_15 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="right_border_buf_0_16_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="8" slack="4"/>
<pin id="1351" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_16 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="right_border_buf_0_17_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="8" slack="4"/>
<pin id="1358" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_17 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="right_border_buf_0_18_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="8" slack="3"/>
<pin id="1364" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_18 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="sext_ln1118_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="10" slack="5"/>
<pin id="1370" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="sext_ln1118_1_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="10" slack="5"/>
<pin id="1375" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="sext_ln1118_2_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="11" slack="5"/>
<pin id="1380" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="zext_ln1118_4_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="12" slack="5"/>
<pin id="1385" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln1118_4 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="sext_ln1118_3_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="10" slack="5"/>
<pin id="1390" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="zext_ln1118_8_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="11" slack="5"/>
<pin id="1395" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln1118_8 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="icmp_ln443_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="1"/>
<pin id="1400" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln443 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="i_V_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="10" slack="0"/>
<pin id="1404" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1407" class="1005" name="icmp_ln887_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="1"/>
<pin id="1409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="xor_ln457_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="1"/>
<pin id="1413" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln457 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="icmp_ln899_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="1"/>
<pin id="1418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="icmp_ln879_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="1"/>
<pin id="1423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="icmp_ln879_1_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="1"/>
<pin id="1427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="icmp_ln899_1_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="3"/>
<pin id="1431" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="xor_ln493_1_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="2" slack="3"/>
<pin id="1438" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_1 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="xor_ln493_2_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="2" slack="3"/>
<pin id="1443" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_2 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="xor_ln493_3_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="2" slack="3"/>
<pin id="1448" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln493_3 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="icmp_ln444_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="1"/>
<pin id="1453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="j_V_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="11" slack="0"/>
<pin id="1457" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1460" class="1005" name="and_ln118_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="1" slack="1"/>
<pin id="1462" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln118 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="x_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="13" slack="1"/>
<pin id="1466" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1469" class="1005" name="trunc_ln458_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="2" slack="1"/>
<pin id="1471" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln458 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="or_ln457_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="1"/>
<pin id="1476" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="and_ln512_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="1" slack="3"/>
<pin id="1483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln512 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="right_border_buf_0_19_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="1"/>
<pin id="1487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_19 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="k_buf_0_val_3_addr_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="11" slack="1"/>
<pin id="1493" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1496" class="1005" name="xor_ln493_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="2" slack="1"/>
<pin id="1498" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln493 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="k_buf_0_val_4_addr_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="11" slack="1"/>
<pin id="1505" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1509" class="1005" name="k_buf_0_val_5_addr_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="11" slack="1"/>
<pin id="1511" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1515" class="1005" name="src_kernel_win_0_va_23_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="8" slack="1"/>
<pin id="1517" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_23 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="src_kernel_win_0_va_24_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="8" slack="1"/>
<pin id="1524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_24 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="src_kernel_win_0_va_25_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="8" slack="1"/>
<pin id="1530" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_25 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="trunc_ln703_2_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="8" slack="1"/>
<pin id="1536" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703_2 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="add_ln703_1_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="11" slack="1"/>
<pin id="1541" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="mul_ln1118_2_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="11" slack="1"/>
<pin id="1546" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_2 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="trunc_ln703_3_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="8" slack="1"/>
<pin id="1551" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703_3 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="mul_ln1118_3_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="12" slack="1"/>
<pin id="1556" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_3 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="trunc_ln703_6_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="8" slack="1"/>
<pin id="1561" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703_6 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="add_ln703_4_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="11" slack="1"/>
<pin id="1566" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_4 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="add_ln703_7_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="8" slack="1"/>
<pin id="1571" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_7 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="add_ln703_10_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="8" slack="1"/>
<pin id="1576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_10 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="p_Result_s_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="1"/>
<pin id="1581" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1585" class="1005" name="p_Val2_5_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="8" slack="1"/>
<pin id="1587" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="tmp_10_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="4" slack="1"/>
<pin id="1592" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="58" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="132" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="158" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="74" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="74" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="256" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="256" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="307"><net_src comp="256" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="312"><net_src comp="256" pin="2"/><net_sink comp="275" pin=4"/></net>

<net id="313"><net_src comp="269" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="318"><net_src comp="287" pin="3"/><net_sink comp="299" pin=4"/></net>

<net id="323"><net_src comp="275" pin="3"/><net_sink comp="287" pin=4"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="112" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="250" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="244" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="238" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="232" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="226" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="220" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="328" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="328" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="68" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="328" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="76" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="328" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="82" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="84" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="86" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="328" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="16" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="412"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="90" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="328" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="76" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="328" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="66" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="328" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="82" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="328" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="92" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="370" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="94" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="432" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="96" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="436" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="98" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="84" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="436" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="100" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="456" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="96" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="436" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="98" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="102" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="370" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="474" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="436" pin="2"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="488" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="100" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="104" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="496" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="106" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="370" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="96" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="98" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="96" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="512" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="98" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="328" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="108" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="370" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="96" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="98" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="557"><net_src comp="96" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="538" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="98" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="328" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="500" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="496" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="506" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="468" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="442" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="564" pin="3"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="94" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="432" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="104" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="104" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="534" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="512" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="526" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="592" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="598" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="615"><net_src comp="518" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="602" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="586" pin="2"/><net_sink comp="610" pin=2"/></net>

<net id="622"><net_src comp="610" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="94" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="110" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="432" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="560" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="94" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="538" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="552" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="630" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="636" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="653"><net_src comp="544" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="640" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="624" pin="2"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="648" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="94" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="339" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="339" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="114" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="339" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="102" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="684"><net_src comp="116" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="339" pin="4"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="16" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="98" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="692"><net_src comp="678" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="66" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="118" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="662" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="120" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="122" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="700" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="84" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="694" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="124" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="708" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="120" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="694" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="122" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="126" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="662" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="726" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="694" pin="2"/><net_sink comp="740" pin=2"/></net>

<net id="751"><net_src comp="740" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="740" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="124" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="128" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="740" pin="3"/><net_sink comp="758" pin=1"/></net>

<net id="769"><net_src comp="720" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="694" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="758" pin="2"/><net_sink comp="764" pin=2"/></net>

<net id="775"><net_src comp="764" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="714" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="84" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="700" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="776" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="752" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="748" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="772" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="805"><net_src comp="794" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="714" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="688" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="828"><net_src comp="822" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="833"><net_src comp="94" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="856"><net_src comp="144" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="834" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="837" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="859"><net_src comp="146" pin="0"/><net_sink comp="849" pin=3"/></net>

<net id="865"><net_src comp="275" pin="3"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="849" pin="5"/><net_sink comp="860" pin=2"/></net>

<net id="874"><net_src comp="144" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="843" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="846" pin="1"/><net_sink comp="867" pin=2"/></net>

<net id="877"><net_src comp="146" pin="0"/><net_sink comp="867" pin=3"/></net>

<net id="883"><net_src comp="287" pin="3"/><net_sink comp="878" pin=1"/></net>

<net id="884"><net_src comp="867" pin="5"/><net_sink comp="878" pin=2"/></net>

<net id="892"><net_src comp="144" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="840" pin="1"/><net_sink comp="885" pin=2"/></net>

<net id="894"><net_src comp="146" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="900"><net_src comp="299" pin="3"/><net_sink comp="895" pin=1"/></net>

<net id="901"><net_src comp="885" pin="5"/><net_sink comp="895" pin=2"/></net>

<net id="912"><net_src comp="895" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="917"><net_src comp="905" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="922"><net_src comp="878" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="931"><net_src comp="902" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="936"><net_src comp="860" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="944"><net_src comp="144" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="860" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="878" pin="3"/><net_sink comp="937" pin=2"/></net>

<net id="947"><net_src comp="895" pin="3"/><net_sink comp="937" pin=3"/></net>

<net id="953"><net_src comp="937" pin="5"/><net_sink comp="948" pin=1"/></net>

<net id="954"><net_src comp="860" pin="3"/><net_sink comp="948" pin=2"/></net>

<net id="962"><net_src comp="144" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="963"><net_src comp="860" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="878" pin="3"/><net_sink comp="955" pin=2"/></net>

<net id="965"><net_src comp="895" pin="3"/><net_sink comp="955" pin=3"/></net>

<net id="971"><net_src comp="955" pin="5"/><net_sink comp="966" pin=1"/></net>

<net id="972"><net_src comp="878" pin="3"/><net_sink comp="966" pin=2"/></net>

<net id="980"><net_src comp="144" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="981"><net_src comp="860" pin="3"/><net_sink comp="973" pin=1"/></net>

<net id="982"><net_src comp="878" pin="3"/><net_sink comp="973" pin=2"/></net>

<net id="983"><net_src comp="895" pin="3"/><net_sink comp="973" pin=3"/></net>

<net id="989"><net_src comp="973" pin="5"/><net_sink comp="984" pin=1"/></net>

<net id="990"><net_src comp="895" pin="3"/><net_sink comp="984" pin=2"/></net>

<net id="1009"><net_src comp="1003" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="90" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1006" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1019"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="1000" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1028"><net_src comp="1020" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1032"><net_src comp="1024" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="1010" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="1024" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="1016" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1029" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1054"><net_src comp="1047" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1058"><net_src comp="1050" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="1050" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1067"><net_src comp="1055" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="1041" pin="2"/><net_sink comp="1063" pin=1"/></net>

<net id="1072"><net_src comp="997" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1077"><net_src comp="1069" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1081"><net_src comp="1073" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1089"><net_src comp="1082" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1093"><net_src comp="1085" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="994" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1094" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1106"><net_src comp="1098" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="1098" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1114"><net_src comp="991" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1119"><net_src comp="1111" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1123"><net_src comp="1115" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1128"><net_src comp="1103" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1115" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1134"><net_src comp="1033" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1037" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1140"><net_src comp="1107" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1090" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1155"><net_src comp="1148" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1164"><net_src comp="1145" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1173"><net_src comp="1142" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1188"><net_src comp="1181" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1189"><net_src comp="1178" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1194"><net_src comp="1184" pin="2"/><net_sink comp="1190" pin=1"/></net>

<net id="1202"><net_src comp="1190" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="1195" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1211"><net_src comp="1204" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="1198" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1218"><net_src comp="120" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="1207" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1220"><net_src comp="122" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1229"><net_src comp="1221" pin="2"/><net_sink comp="1225" pin=1"/></net>

<net id="1238"><net_src comp="1230" pin="2"/><net_sink comp="1234" pin=1"/></net>

<net id="1243"><net_src comp="1225" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1234" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1251"><net_src comp="148" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1252"><net_src comp="1207" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1253"><net_src comp="150" pin="0"/><net_sink comp="1245" pin=2"/></net>

<net id="1254"><net_src comp="122" pin="0"/><net_sink comp="1245" pin=3"/></net>

<net id="1259"><net_src comp="84" pin="0"/><net_sink comp="1255" pin=1"/></net>

<net id="1264"><net_src comp="152" pin="0"/><net_sink comp="1260" pin=1"/></net>

<net id="1269"><net_src comp="1260" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="1255" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="1255" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="154" pin="0"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="156" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1283"><net_src comp="1265" pin="2"/><net_sink comp="1279" pin=1"/></net>

<net id="1289"><net_src comp="1279" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1290"><net_src comp="1271" pin="3"/><net_sink comp="1284" pin=1"/></net>

<net id="1291"><net_src comp="1284" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="1295"><net_src comp="160" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1298"><net_src comp="1292" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1302"><net_src comp="164" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1308"><net_src comp="168" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1314"><net_src comp="172" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="1160" pin=1"/></net>

<net id="1320"><net_src comp="176" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1323"><net_src comp="1317" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1327"><net_src comp="180" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1333"><net_src comp="184" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1336"><net_src comp="1330" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1340"><net_src comp="188" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1346"><net_src comp="192" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1352"><net_src comp="196" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1355"><net_src comp="1349" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1359"><net_src comp="200" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1361"><net_src comp="1356" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1365"><net_src comp="204" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1371"><net_src comp="346" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1376"><net_src comp="350" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1381"><net_src comp="354" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1386"><net_src comp="358" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1391"><net_src comp="362" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1396"><net_src comp="366" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1401"><net_src comp="374" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1405"><net_src comp="380" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1410"><net_src comp="386" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1414"><net_src comp="392" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="1419"><net_src comp="408" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1424"><net_src comp="414" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1428"><net_src comp="420" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1432"><net_src comp="426" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1434"><net_src comp="1429" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1435"><net_src comp="1429" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1439"><net_src comp="580" pin="2"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="937" pin=4"/></net>

<net id="1444"><net_src comp="618" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="955" pin=4"/></net>

<net id="1449"><net_src comp="656" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="973" pin=4"/></net>

<net id="1454"><net_src comp="666" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1458"><net_src comp="672" pin="2"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1463"><net_src comp="720" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1467"><net_src comp="794" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1472"><net_src comp="802" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1477"><net_src comp="806" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1480"><net_src comp="1474" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1484"><net_src comp="811" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1488"><net_src comp="816" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1494"><net_src comp="269" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1499"><net_src comp="829" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="849" pin=4"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="867" pin=4"/></net>

<net id="1502"><net_src comp="1496" pin="1"/><net_sink comp="885" pin=4"/></net>

<net id="1506"><net_src comp="281" pin="3"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1508"><net_src comp="1503" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1512"><net_src comp="293" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1518"><net_src comp="948" pin="3"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1520"><net_src comp="1515" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1521"><net_src comp="1515" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1525"><net_src comp="966" pin="3"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1531"><net_src comp="984" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1533"><net_src comp="1528" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1537"><net_src comp="1059" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1542"><net_src comp="1063" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1547"><net_src comp="1073" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1552"><net_src comp="1078" pin="1"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1557"><net_src comp="1085" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1562"><net_src comp="1120" pin="1"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1567"><net_src comp="1124" pin="2"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1572"><net_src comp="1130" pin="2"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1577"><net_src comp="1136" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1582"><net_src comp="1213" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1584"><net_src comp="1579" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1588"><net_src comp="1239" pin="2"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="1284" pin=2"/></net>

<net id="1593"><net_src comp="1245" pin="4"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="1260" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_V | {4 }
	Port: Filter2D : p_dst_data_stream_V | {}
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		zext_ln443 : 1
		icmp_ln443 : 1
		i_V : 1
		br_ln443 : 2
		icmp_ln887 : 1
		xor_ln457 : 2
		tmp : 1
		icmp_ln899 : 2
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		icmp_ln899_1 : 1
		trunc_ln506 : 1
		add_ln506 : 2
		add_ln507 : 2
		tmp_28 : 3
		xor_ln118_6 : 4
		icmp_ln118 : 3
		and_ln118_1 : 4
		tmp_29 : 3
		sub_ln142 : 2
		select_ln139_1 : 4
		trunc_ln507 : 5
		icmp_ln144_1 : 5
		sub_ln507 : 6
		add_ln506_1 : 2
		tmp_30 : 3
		tmp_31 : 3
		trunc_ln142 : 1
		add_ln506_2 : 2
		tmp_32 : 3
		tmp_33 : 3
		trunc_ln142_2 : 1
		select_ln507 : 7
		select_ln507_1 : 8
		xor_ln493_1 : 9
		xor_ln118_1 : 2
		sub_ln118 : 2
		trunc_ln118 : 3
		select_ln139_4 : 4
		select_ln118 : 5
		xor_ln493_2 : 6
		add_ln118 : 2
		xor_ln118_7 : 2
		trunc_ln118_2 : 3
		select_ln139_5 : 4
		select_ln118_1 : 5
		xor_ln493_3 : 6
	State 3
		zext_ln444 : 1
		icmp_ln444 : 1
		j_V : 1
		tmp_34 : 1
		icmp_ln891 : 2
		ImagLoc_x : 2
		tmp_35 : 3
		xor_ln118_8 : 4
		icmp_ln118_1 : 3
		and_ln118 : 4
		tmp_36 : 3
		sub_ln142_2 : 2
		select_ln139 : 4
		sext_ln139 : 5
		icmp_ln144 : 5
		sub_ln147 : 5
		select_ln118_3 : 6
		zext_ln118 : 7
		xor_ln118_9 : 4
		or_ln118 : 4
		and_ln144 : 6
		x : 8
		trunc_ln458 : 9
		or_ln457 : 4
		br_ln465 : 4
		and_ln512 : 3
		br_ln512 : 3
	State 4
		zext_ln835 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
		store_ln472 : 3
		store_ln472 : 3
		store_ln472 : 3
		store_ln493 : 3
	State 5
		tmp_4 : 1
		col_buf_0_val_0_0 : 2
		tmp_5 : 1
		col_buf_0_val_1_0 : 2
		tmp_6 : 1
		col_buf_0_val_2_0 : 2
		store_ln489 : 1
		store_ln489 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		tmp_7 : 3
		src_kernel_win_0_va_23 : 4
		tmp_8 : 3
		src_kernel_win_0_va_24 : 4
		tmp_9 : 3
		src_kernel_win_0_va_25 : 4
	State 6
		zext_ln1118 : 1
		sub_ln1118 : 2
		sext_ln1116 : 3
		zext_ln1118_1 : 1
		mul_ln1118 : 2
		sext_ln703 : 3
		trunc_ln703 : 3
		trunc_ln703_1 : 3
		add_ln703 : 4
		mul_ln1118_1 : 1
		sext_ln703_1 : 2
		trunc_ln703_2 : 2
		add_ln703_1 : 5
		zext_ln1118_3 : 1
		mul_ln1118_2 : 2
		trunc_ln703_3 : 3
		mul_ln1118_3 : 1
		trunc_ln703_4 : 2
		zext_ln1118_6 : 1
		mul_ln1118_4 : 2
		sext_ln703_4 : 3
		trunc_ln703_5 : 3
		zext_ln1118_7 : 1
		mul_ln1118_5 : 2
		trunc_ln703_6 : 3
		add_ln703_4 : 4
		add_ln703_7 : 4
		add_ln703_10 : 4
		store_ln444 : 1
		store_ln444 : 1
		store_ln444 : 1
	State 7
		add_ln703_2 : 1
		add_ln703_3 : 2
		add_ln703_5 : 3
		p_Val2_s : 4
		p_Result_s : 5
		add_ln703_9 : 1
		add_ln703_12 : 1
		p_Val2_5 : 2
		tmp_10 : 5
	State 8
		overflow : 1
		or_ln340 : 1
		p_Val2_7 : 1
		write_ln515 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_V_fu_380            |    0    |    0    |    17   |
|          |         add_ln506_fu_436         |    0    |    0    |    17   |
|          |         add_ln507_fu_442         |    0    |    0    |    10   |
|          |        add_ln506_1_fu_512        |    0    |    0    |    17   |
|          |        add_ln506_2_fu_538        |    0    |    0    |    17   |
|          |         add_ln118_fu_624         |    0    |    0    |    10   |
|          |            j_V_fu_672            |    0    |    0    |    18   |
|          |         ImagLoc_x_fu_694         |    0    |    0    |    18   |
|          |         add_ln703_fu_1041        |    0    |    0    |    8    |
|          |        add_ln703_1_fu_1063       |    0    |    0    |    8    |
|    add   |        add_ln703_4_fu_1124       |    0    |    0    |    18   |
|          |        add_ln703_7_fu_1130       |    0    |    0    |    15   |
|          |       add_ln703_10_fu_1136       |    0    |    0    |    15   |
|          |        add_ln703_2_fu_1184       |    0    |    0    |    8    |
|          |        add_ln703_3_fu_1190       |    0    |    0    |    8    |
|          |        add_ln703_5_fu_1198       |    0    |    0    |    8    |
|          |         p_Val2_s_fu_1207         |    0    |    0    |    8    |
|          |        add_ln703_8_fu_1221       |    0    |    0    |    8    |
|          |        add_ln703_9_fu_1225       |    0    |    0    |    8    |
|          |       add_ln703_11_fu_1230       |    0    |    0    |    15   |
|          |       add_ln703_12_fu_1234       |    0    |    0    |    8    |
|          |         p_Val2_5_fu_1239         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |        mul_ln1118_fu_1024        |    0    |    0    |    42   |
|          |       mul_ln1118_1_fu_1050       |    0    |    0    |    42   |
|    mul   |       mul_ln1118_2_fu_1073       |    0    |    0    |    42   |
|          |       mul_ln1118_3_fu_1085       |    0    |    0    |    42   |
|          |       mul_ln1118_4_fu_1098       |    0    |    0    |    42   |
|          |       mul_ln1118_5_fu_1115       |    0    |    0    |    42   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln443_fu_374        |    0    |    0    |    13   |
|          |         icmp_ln887_fu_386        |    0    |    0    |    13   |
|          |         icmp_ln899_fu_408        |    0    |    0    |    13   |
|          |         icmp_ln879_fu_414        |    0    |    0    |    13   |
|          |        icmp_ln879_1_fu_420       |    0    |    0    |    13   |
|          |        icmp_ln899_1_fu_426       |    0    |    0    |    13   |
|   icmp   |         icmp_ln118_fu_462        |    0    |    0    |    13   |
|          |        icmp_ln144_1_fu_500       |    0    |    0    |    13   |
|          |         icmp_ln444_fu_666        |    0    |    0    |    13   |
|          |         icmp_ln891_fu_688        |    0    |    0    |    13   |
|          |        icmp_ln118_1_fu_714       |    0    |    0    |    13   |
|          |         icmp_ln144_fu_752        |    0    |    0    |    13   |
|          |        icmp_ln785_fu_1260        |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |       select_ln139_1_fu_488      |    0    |    0    |    11   |
|          |        select_ln507_fu_564       |    0    |    0    |    2    |
|          |       select_ln507_1_fu_572      |    0    |    0    |    2    |
|          |       select_ln139_4_fu_602      |    0    |    0    |    2    |
|          |        select_ln118_fu_610       |    0    |    0    |    2    |
|          |       select_ln139_5_fu_640      |    0    |    0    |    2    |
|          |       select_ln118_1_fu_648      |    0    |    0    |    2    |
|          |        select_ln139_fu_740       |    0    |    0    |    12   |
|  select  |       select_ln118_3_fu_764      |    0    |    0    |    12   |
|          |             x_fu_794             |    0    |    0    |    13   |
|          |     col_buf_0_val_0_0_fu_860     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_878     |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_895     |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_23_fu_948  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_24_fu_966  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_25_fu_984  |    0    |    0    |    8    |
|          |       select_ln340_fu_1271       |    0    |    0    |    8    |
|          |         p_Val2_7_fu_1284         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_4_fu_849           |    0    |    0    |    15   |
|          |           tmp_5_fu_867           |    0    |    0    |    15   |
|    mux   |           tmp_6_fu_885           |    0    |    0    |    15   |
|          |           tmp_7_fu_937           |    0    |    0    |    15   |
|          |           tmp_8_fu_955           |    0    |    0    |    15   |
|          |           tmp_9_fu_973           |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         sub_ln142_fu_482         |    0    |    0    |    17   |
|          |         sub_ln507_fu_506         |    0    |    0    |    10   |
|    sub   |         sub_ln118_fu_592         |    0    |    0    |    10   |
|          |        sub_ln142_2_fu_734        |    0    |    0    |    18   |
|          |         sub_ln147_fu_758         |    0    |    0    |    19   |
|          |        sub_ln1118_fu_1010        |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln457_fu_392         |    0    |    0    |    2    |
|          |        xor_ln118_6_fu_456        |    0    |    0    |    2    |
|          |        xor_ln493_1_fu_580        |    0    |    0    |    2    |
|          |        xor_ln118_1_fu_586        |    0    |    0    |    2    |
|          |        xor_ln493_2_fu_618        |    0    |    0    |    2    |
|    xor   |        xor_ln118_7_fu_630        |    0    |    0    |    2    |
|          |        xor_ln493_3_fu_656        |    0    |    0    |    2    |
|          |        xor_ln118_8_fu_708        |    0    |    0    |    2    |
|          |        xor_ln118_9_fu_776        |    0    |    0    |    2    |
|          |         xor_ln493_fu_829         |    0    |    0    |    2    |
|          |         xor_ln785_fu_1255        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |        and_ln118_1_fu_468        |    0    |    0    |    2    |
|          |         and_ln118_fu_720         |    0    |    0    |    2    |
|    and   |         and_ln144_fu_788         |    0    |    0    |    2    |
|          |         and_ln512_fu_811         |    0    |    0    |    2    |
|          |         overflow_fu_1265         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln118_fu_782         |    0    |    0    |    2    |
|    or    |          or_ln457_fu_806         |    0    |    0    |    2    |
|          |         or_ln340_fu_1279         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_220 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_226 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_232 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_0_s_read_fu_238 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_s_read_fu_244 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_250 |    0    |    0    |    0    |
|          |          grp_read_fu_256         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     write_ln515_write_fu_262     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sext_ln1118_fu_346        |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_350       |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_354       |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_362       |    0    |    0    |    0    |
|          |         sext_ln139_fu_748        |    0    |    0    |    0    |
|          |         sext_ln144_fu_819        |    0    |    0    |    0    |
|   sext   |        sext_ln1116_fu_1016       |    0    |    0    |    0    |
|          |        sext_ln703_fu_1029        |    0    |    0    |    0    |
|          |       sext_ln703_1_fu_1055       |    0    |    0    |    0    |
|          |       sext_ln703_4_fu_1103       |    0    |    0    |    0    |
|          |       sext_ln703_2_fu_1178       |    0    |    0    |    0    |
|          |       sext_ln703_3_fu_1181       |    0    |    0    |    0    |
|          |       sext_ln703_5_fu_1195       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln1118_4_fu_358       |    0    |    0    |    0    |
|          |       zext_ln1118_8_fu_366       |    0    |    0    |    0    |
|          |         zext_ln443_fu_370        |    0    |    0    |    0    |
|          |         zext_ln444_fu_662        |    0    |    0    |    0    |
|          |         zext_ln118_fu_772        |    0    |    0    |    0    |
|          |         zext_ln835_fu_822        |    0    |    0    |    0    |
|   zext   |        zext_ln1118_fu_1006       |    0    |    0    |    0    |
|          |       zext_ln1118_1_fu_1020      |    0    |    0    |    0    |
|          |       zext_ln1118_2_fu_1047      |    0    |    0    |    0    |
|          |       zext_ln1118_3_fu_1069      |    0    |    0    |    0    |
|          |       zext_ln1118_5_fu_1082      |    0    |    0    |    0    |
|          |       zext_ln1118_6_fu_1094      |    0    |    0    |    0    |
|          |       zext_ln1118_7_fu_1111      |    0    |    0    |    0    |
|          |        zext_ln703_fu_1204        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_398            |    0    |    0    |    0    |
|partselect|           tmp_34_fu_678          |    0    |    0    |    0    |
|          |          tmp_10_fu_1245          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln506_fu_432        |    0    |    0    |    0    |
|          |        trunc_ln507_fu_496        |    0    |    0    |    0    |
|          |        trunc_ln142_fu_534        |    0    |    0    |    0    |
|          |       trunc_ln142_2_fu_560       |    0    |    0    |    0    |
|          |        trunc_ln118_fu_598        |    0    |    0    |    0    |
|          |       trunc_ln118_2_fu_636       |    0    |    0    |    0    |
|   trunc  |        trunc_ln458_fu_802        |    0    |    0    |    0    |
|          |        trunc_ln703_fu_1033       |    0    |    0    |    0    |
|          |       trunc_ln703_1_fu_1037      |    0    |    0    |    0    |
|          |       trunc_ln703_2_fu_1059      |    0    |    0    |    0    |
|          |       trunc_ln703_3_fu_1078      |    0    |    0    |    0    |
|          |       trunc_ln703_4_fu_1090      |    0    |    0    |    0    |
|          |       trunc_ln703_5_fu_1107      |    0    |    0    |    0    |
|          |       trunc_ln703_6_fu_1120      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_28_fu_448          |    0    |    0    |    0    |
|          |           tmp_29_fu_474          |    0    |    0    |    0    |
|          |           tmp_30_fu_518          |    0    |    0    |    0    |
|          |           tmp_31_fu_526          |    0    |    0    |    0    |
| bitselect|           tmp_32_fu_544          |    0    |    0    |    0    |
|          |           tmp_33_fu_552          |    0    |    0    |    0    |
|          |           tmp_35_fu_700          |    0    |    0    |    0    |
|          |           tmp_36_fu_726          |    0    |    0    |    0    |
|          |        p_Result_s_fu_1213        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    0    |    0    |   1025  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     add_ln703_10_reg_1574     |    8   |
|      add_ln703_1_reg_1539     |   11   |
|      add_ln703_4_reg_1564     |   11   |
|      add_ln703_7_reg_1569     |    8   |
|       and_ln118_reg_1460      |    1   |
|       and_ln512_reg_1481      |    1   |
|          i_V_reg_1402         |   10   |
|      icmp_ln443_reg_1398      |    1   |
|      icmp_ln444_reg_1451      |    1   |
|     icmp_ln879_1_reg_1425     |    1   |
|      icmp_ln879_reg_1421      |    1   |
|      icmp_ln887_reg_1407      |    1   |
|     icmp_ln899_1_reg_1429     |    1   |
|      icmp_ln899_reg_1416      |    1   |
|          j_V_reg_1455         |   11   |
|  k_buf_0_val_3_addr_reg_1491  |   11   |
|  k_buf_0_val_4_addr_reg_1503  |   11   |
|  k_buf_0_val_5_addr_reg_1509  |   11   |
|     mul_ln1118_2_reg_1544     |   11   |
|     mul_ln1118_3_reg_1554     |   12   |
|       or_ln457_reg_1474       |    1   |
|      p_Result_s_reg_1579      |    1   |
|       p_Val2_5_reg_1585       |    8   |
| right_border_buf_0_14_reg_1337|    8   |
| right_border_buf_0_15_reg_1343|    8   |
| right_border_buf_0_16_reg_1349|    8   |
| right_border_buf_0_17_reg_1356|    8   |
| right_border_buf_0_18_reg_1362|    8   |
| right_border_buf_0_19_reg_1485|    8   |
| right_border_buf_0_s_reg_1330 |    8   |
|     sext_ln1118_1_reg_1373    |   10   |
|     sext_ln1118_2_reg_1378    |   11   |
|     sext_ln1118_3_reg_1388    |   10   |
|      sext_ln1118_reg_1368     |   10   |
|src_kernel_win_0_va_18_reg_1299|    8   |
|src_kernel_win_0_va_19_reg_1305|    8   |
|src_kernel_win_0_va_20_reg_1311|    8   |
|src_kernel_win_0_va_21_reg_1317|    8   |
|src_kernel_win_0_va_22_reg_1324|    8   |
|src_kernel_win_0_va_23_reg_1515|    8   |
|src_kernel_win_0_va_24_reg_1522|    8   |
|src_kernel_win_0_va_25_reg_1528|    8   |
|  src_kernel_win_0_va_reg_1292 |    8   |
|         t_V_2_reg_335         |   11   |
|          t_V_reg_324          |   10   |
|        tmp_10_reg_1590        |    4   |
|      trunc_ln458_reg_1469     |    2   |
|     trunc_ln703_2_reg_1534    |    8   |
|     trunc_ln703_3_reg_1549    |    8   |
|     trunc_ln703_6_reg_1559    |    8   |
|           x_reg_1464          |   13   |
|       xor_ln457_reg_1411      |    1   |
|      xor_ln493_1_reg_1436     |    2   |
|      xor_ln493_2_reg_1441     |    2   |
|      xor_ln493_3_reg_1446     |    2   |
|       xor_ln493_reg_1496      |    2   |
|     zext_ln1118_4_reg_1383    |   12   |
|     zext_ln1118_8_reg_1393    |   11   |
+-------------------------------+--------+
|             Total             |   399  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_275 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_287 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_299 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   66   ||  4.992  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |  1025  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   399  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    0   |    4   |   399  |  1052  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
