/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar 10 09:35:27 2015
 *                 Full Compile MD5 Checksum  283335a9f9b39f3b588b04c7b60c5ff3
 *                     (minus title and desc)
 *                 MD5 Checksum               241d7af91b1c4184b3f0cfa9382cdd95
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15839
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DS_A_00_FECB_H__
#define BCHP_DS_A_00_FECB_H__

/***************************************************************************
 *DS_A_00_FECB - Downstream FEC Back End Registers
 ***************************************************************************/
#define BCHP_DS_A_00_FECB_NBERC                  0x01220e00 /* [RW] Non-saturating FEC Clean RS-block counter Register */
#define BCHP_DS_A_00_FECB_CBERC                  0x01220e04 /* [RW] Non-saturating FEC Corrected RS-block counter Register */
#define BCHP_DS_A_00_FECB_UBERC                  0x01220e08 /* [RW] Non-saturating FEC Uncorrected RS-block counter Register */
#define BCHP_DS_A_00_FECB_CERC                   0x01220e0c /* [RW] Non-saturating FEC Corrected RS-bit counter Register */
#define BCHP_DS_A_00_FECB_BMPG                   0x01220e10 /* [RW] Non-saturating FEC Bad MPEG-Packet counter Register */
#define BCHP_DS_A_00_FECB_EUSEDC                 0x01220e14 /* [RW] Non-saturating FEC Erasure used RS-Block counter Register */
#define BCHP_DS_A_00_FECB_EDISCARDC              0x01220e18 /* [RW] Non-saturating FEC Erasure discarded RS-Block counter Register */
#define BCHP_DS_A_00_FECB_CTL1                   0x01220e1c /* [RW] FECB Control Register 1 */
#define BCHP_DS_A_00_FECB_STATUS                 0x01220e20 /* [RW] FEC counter overflow status register */

/***************************************************************************
 *NBERC - Non-saturating FEC Clean RS-block counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: NBERC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_NBERC_COUNT_MASK                         0xffffffff
#define BCHP_DS_A_00_FECB_NBERC_COUNT_SHIFT                        0
#define BCHP_DS_A_00_FECB_NBERC_COUNT_DEFAULT                      0x00000000

/***************************************************************************
 *CBERC - Non-saturating FEC Corrected RS-block counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: CBERC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_CBERC_COUNT_MASK                         0xffffffff
#define BCHP_DS_A_00_FECB_CBERC_COUNT_SHIFT                        0
#define BCHP_DS_A_00_FECB_CBERC_COUNT_DEFAULT                      0x00000000

/***************************************************************************
 *UBERC - Non-saturating FEC Uncorrected RS-block counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: UBERC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_UBERC_COUNT_MASK                         0xffffffff
#define BCHP_DS_A_00_FECB_UBERC_COUNT_SHIFT                        0
#define BCHP_DS_A_00_FECB_UBERC_COUNT_DEFAULT                      0x00000000

/***************************************************************************
 *CERC - Non-saturating FEC Corrected RS-bit counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: CERC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_CERC_COUNT_MASK                          0xffffffff
#define BCHP_DS_A_00_FECB_CERC_COUNT_SHIFT                         0
#define BCHP_DS_A_00_FECB_CERC_COUNT_DEFAULT                       0x00000000

/***************************************************************************
 *BMPG - Non-saturating FEC Bad MPEG-Packet counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: BMPG :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_BMPG_COUNT_MASK                          0xffffffff
#define BCHP_DS_A_00_FECB_BMPG_COUNT_SHIFT                         0
#define BCHP_DS_A_00_FECB_BMPG_COUNT_DEFAULT                       0x00000000

/***************************************************************************
 *EUSEDC - Non-saturating FEC Erasure used RS-Block counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: EUSEDC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_EUSEDC_COUNT_MASK                        0xffffffff
#define BCHP_DS_A_00_FECB_EUSEDC_COUNT_SHIFT                       0
#define BCHP_DS_A_00_FECB_EUSEDC_COUNT_DEFAULT                     0x00000000

/***************************************************************************
 *EDISCARDC - Non-saturating FEC Erasure discarded RS-Block counter Register
 ***************************************************************************/
/* DS_A_00_FECB :: EDISCARDC :: COUNT [31:00] */
#define BCHP_DS_A_00_FECB_EDISCARDC_COUNT_MASK                     0xffffffff
#define BCHP_DS_A_00_FECB_EDISCARDC_COUNT_SHIFT                    0
#define BCHP_DS_A_00_FECB_EDISCARDC_COUNT_DEFAULT                  0x00000000

/***************************************************************************
 *CTL1 - FECB Control Register 1
 ***************************************************************************/
/* DS_A_00_FECB :: CTL1 :: ECO_SPARE_0 [31:11] */
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_0_MASK                    0xfffff800
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_0_SHIFT                   11
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_0_DEFAULT                 0x00000000

/* DS_A_00_FECB :: CTL1 :: STEI [10:10] */
#define BCHP_DS_A_00_FECB_CTL1_STEI_MASK                           0x00000400
#define BCHP_DS_A_00_FECB_CTL1_STEI_SHIFT                          10
#define BCHP_DS_A_00_FECB_CTL1_STEI_DEFAULT                        0x00000000

/* DS_A_00_FECB :: CTL1 :: RESET_COUNTER [09:09] */
#define BCHP_DS_A_00_FECB_CTL1_RESET_COUNTER_MASK                  0x00000200
#define BCHP_DS_A_00_FECB_CTL1_RESET_COUNTER_SHIFT                 9
#define BCHP_DS_A_00_FECB_CTL1_RESET_COUNTER_DEFAULT               0x00000000

/* DS_A_00_FECB :: CTL1 :: CHECKSUM_ENABLE [08:08] */
#define BCHP_DS_A_00_FECB_CTL1_CHECKSUM_ENABLE_MASK                0x00000100
#define BCHP_DS_A_00_FECB_CTL1_CHECKSUM_ENABLE_SHIFT               8
#define BCHP_DS_A_00_FECB_CTL1_CHECKSUM_ENABLE_DEFAULT             0x00000001

/* DS_A_00_FECB :: CTL1 :: ECO_SPARE_1 [07:00] */
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_1_MASK                    0x000000ff
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_1_SHIFT                   0
#define BCHP_DS_A_00_FECB_CTL1_ECO_SPARE_1_DEFAULT                 0x00000000

/***************************************************************************
 *STATUS - FEC counter overflow status register
 ***************************************************************************/
/* DS_A_00_FECB :: STATUS :: ECO_SPARE_1 [31:11] */
#define BCHP_DS_A_00_FECB_STATUS_ECO_SPARE_1_MASK                  0xfffff800
#define BCHP_DS_A_00_FECB_STATUS_ECO_SPARE_1_SHIFT                 11
#define BCHP_DS_A_00_FECB_STATUS_ECO_SPARE_1_DEFAULT               0x00000000

/* DS_A_00_FECB :: STATUS :: MPEG_U_TO_L [10:10] */
#define BCHP_DS_A_00_FECB_STATUS_MPEG_U_TO_L_MASK                  0x00000400
#define BCHP_DS_A_00_FECB_STATUS_MPEG_U_TO_L_SHIFT                 10
#define BCHP_DS_A_00_FECB_STATUS_MPEG_U_TO_L_DEFAULT               0x00000000

/* DS_A_00_FECB :: STATUS :: MPEG_L_TO_U [09:09] */
#define BCHP_DS_A_00_FECB_STATUS_MPEG_L_TO_U_MASK                  0x00000200
#define BCHP_DS_A_00_FECB_STATUS_MPEG_L_TO_U_SHIFT                 9
#define BCHP_DS_A_00_FECB_STATUS_MPEG_L_TO_U_DEFAULT               0x00000000

/* DS_A_00_FECB :: STATUS :: MPEG_LOCK [08:08] */
#define BCHP_DS_A_00_FECB_STATUS_MPEG_LOCK_MASK                    0x00000100
#define BCHP_DS_A_00_FECB_STATUS_MPEG_LOCK_SHIFT                   8
#define BCHP_DS_A_00_FECB_STATUS_MPEG_LOCK_DEFAULT                 0x00000000

/* DS_A_00_FECB :: STATUS :: ECO_SPARE_0 [07:07] */
#define BCHP_DS_A_00_FECB_STATUS_ECO_SPARE_0_MASK                  0x00000080
#define BCHP_DS_A_00_FECB_STATUS_ECO_SPARE_0_SHIFT                 7
#define BCHP_DS_A_00_FECB_STATUS_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_00_FECB :: STATUS :: NBERCOVF [06:06] */
#define BCHP_DS_A_00_FECB_STATUS_NBERCOVF_MASK                     0x00000040
#define BCHP_DS_A_00_FECB_STATUS_NBERCOVF_SHIFT                    6
#define BCHP_DS_A_00_FECB_STATUS_NBERCOVF_DEFAULT                  0x00000000

/* DS_A_00_FECB :: STATUS :: CBERCOVF [05:05] */
#define BCHP_DS_A_00_FECB_STATUS_CBERCOVF_MASK                     0x00000020
#define BCHP_DS_A_00_FECB_STATUS_CBERCOVF_SHIFT                    5
#define BCHP_DS_A_00_FECB_STATUS_CBERCOVF_DEFAULT                  0x00000000

/* DS_A_00_FECB :: STATUS :: UBERCOVF [04:04] */
#define BCHP_DS_A_00_FECB_STATUS_UBERCOVF_MASK                     0x00000010
#define BCHP_DS_A_00_FECB_STATUS_UBERCOVF_SHIFT                    4
#define BCHP_DS_A_00_FECB_STATUS_UBERCOVF_DEFAULT                  0x00000000

/* DS_A_00_FECB :: STATUS :: CERCOVF [03:03] */
#define BCHP_DS_A_00_FECB_STATUS_CERCOVF_MASK                      0x00000008
#define BCHP_DS_A_00_FECB_STATUS_CERCOVF_SHIFT                     3
#define BCHP_DS_A_00_FECB_STATUS_CERCOVF_DEFAULT                   0x00000000

/* DS_A_00_FECB :: STATUS :: BMPGOVF [02:02] */
#define BCHP_DS_A_00_FECB_STATUS_BMPGOVF_MASK                      0x00000004
#define BCHP_DS_A_00_FECB_STATUS_BMPGOVF_SHIFT                     2
#define BCHP_DS_A_00_FECB_STATUS_BMPGOVF_DEFAULT                   0x00000000

/* DS_A_00_FECB :: STATUS :: EUSEDCOVF [01:01] */
#define BCHP_DS_A_00_FECB_STATUS_EUSEDCOVF_MASK                    0x00000002
#define BCHP_DS_A_00_FECB_STATUS_EUSEDCOVF_SHIFT                   1
#define BCHP_DS_A_00_FECB_STATUS_EUSEDCOVF_DEFAULT                 0x00000000

/* DS_A_00_FECB :: STATUS :: EDISCARDCOVF [00:00] */
#define BCHP_DS_A_00_FECB_STATUS_EDISCARDCOVF_MASK                 0x00000001
#define BCHP_DS_A_00_FECB_STATUS_EDISCARDCOVF_SHIFT                0
#define BCHP_DS_A_00_FECB_STATUS_EDISCARDCOVF_DEFAULT              0x00000000

/***************************************************************************
 *HIST_%i - History memory content
 ***************************************************************************/
#define BCHP_DS_A_00_FECB_HIST_i_ARRAY_BASE                        0x01220e24
#define BCHP_DS_A_00_FECB_HIST_i_ARRAY_START                       0
#define BCHP_DS_A_00_FECB_HIST_i_ARRAY_END                         38
#define BCHP_DS_A_00_FECB_HIST_i_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *HIST_%i - History memory content
 ***************************************************************************/
/* DS_A_00_FECB :: HIST_i :: DATA [31:00] */
#define BCHP_DS_A_00_FECB_HIST_i_DATA_MASK                         0xffffffff
#define BCHP_DS_A_00_FECB_HIST_i_DATA_SHIFT                        0
#define BCHP_DS_A_00_FECB_HIST_i_DATA_DEFAULT                      0x00000000


#endif /* #ifndef BCHP_DS_A_00_FECB_H__ */

/* End of File */
