<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/cache_subsystem/wt_l15_adapter.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Author: Michael Schaffner &lt;schaffner@iis.ee.ethz.ch&gt;, ETH Zurich</span>
<a name="l-12"></a><span class="c1">// Date: 08.08.2018</span>
<a name="l-13"></a><span class="c1">// Description: adapter module to connect the L1D$ and L1I$ to the native</span>
<a name="l-14"></a><span class="c1">// interface of the OpenPiton L1.5 cache.</span>
<a name="l-15"></a><span class="c1">//</span>
<a name="l-16"></a><span class="c1">// A couple of notes:</span>
<a name="l-17"></a><span class="c1">//</span>
<a name="l-18"></a><span class="c1">// 1) the L15 has been designed for an OpenSparc T1 core with 2 threads and can serve only</span>
<a name="l-19"></a><span class="c1">//    1 ld and rd request per thread. Ariane has only one hart, but the LSU can issue several write</span>
<a name="l-20"></a><span class="c1">//    requests to optimize bandwidth. hence, we reuse the threadid field to issue and track multiple</span>
<a name="l-21"></a><span class="c1">//    requests (up to 2 in this case).</span>
<a name="l-22"></a><span class="c1">//</span>
<a name="l-23"></a><span class="c1">// 2) the CSM (clumped shared memory = coherence domain restriction in OpenPiton)</span>
<a name="l-24"></a><span class="c1">//    feature is currently not supported by Ariane.</span>
<a name="l-25"></a><span class="c1">//</span>
<a name="l-26"></a><span class="c1">// 3) some features like blockinitstore, prefetch, ECC errors are not used (see interface below)</span>
<a name="l-27"></a><span class="c1">//</span>
<a name="l-28"></a><span class="c1">// 4) the arbiter can store upt to two outgoing requests per cache. incoming responses are passed</span>
<a name="l-29"></a><span class="c1">//    through one streaming register, and need to be consumed unconditionally by the caches.</span>
<a name="l-30"></a><span class="c1">//</span>
<a name="l-31"></a><span class="c1">// 5) The L1.5 protocol is closely related to the CPX bus of openSPARC, see also [1,2]</span>
<a name="l-32"></a><span class="c1">//</span>
<a name="l-33"></a><span class="c1">// 6) Note on transaction data and size: if a store packet is less than 64 bits, then</span>
<a name="l-34"></a><span class="c1">//    the field is filled with copies of the data. in case of an interrupt vector,</span>
<a name="l-35"></a><span class="c1">//    an 18bit interrupt vector is expected.</span>
<a name="l-36"></a><span class="c1">//</span>
<a name="l-37"></a><span class="c1">// 7) L1I$ refill requests always have precedence over L1D$ requests.</span>
<a name="l-38"></a><span class="c1">//</span>
<a name="l-39"></a><span class="c1">// 8) L1I$ fill requests are always complete cache lines at the moment</span>
<a name="l-40"></a><span class="c1">//</span>
<a name="l-41"></a><span class="c1">// 9) the adapter converts from little endian (Ariane) to big endian (openpiton), and vice versa.</span>
<a name="l-42"></a><span class="c1">//</span>
<a name="l-43"></a><span class="c1">// 10) L1I$ requests to I.O space (bit39 of address = 1&#39;b1) always return 32bit nc data</span>
<a name="l-44"></a><span class="c1">//</span>
<a name="l-45"></a><span class="c1">// Refs: [1] OpenSPARC T1 Microarchitecture Specification</span>
<a name="l-46"></a><span class="c1">//           https://www.oracle.com/technetwork/systems/opensparc/t1-01-opensparct1-micro-arch-1538959.html</span>
<a name="l-47"></a><span class="c1">//       [2] OpenPiton Microarchitecture Specification</span>
<a name="l-48"></a><span class="c1">//           https://parallel.princeton.edu/openpiton/docs/micro_arch.pdf</span>
<a name="l-49"></a><span class="c1">//</span>
<a name="l-50"></a>
<a name="l-51"></a>
<a name="l-52"></a><span class="k">module</span> <span class="n">wt_l15_adapter</span> <span class="k">import</span> <span class="n">ariane_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="k">import</span> <span class="n">wt_cache_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="p">#(</span>
<a name="l-53"></a>  <span class="k">parameter</span> <span class="k">bit</span>          <span class="n">SwapEndianess</span> <span class="o">=</span> <span class="mh">1</span>
<a name="l-54"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-55"></a>  <span class="k">input</span> <span class="k">logic</span>                  <span class="n">clk_i</span><span class="p">,</span>
<a name="l-56"></a>  <span class="k">input</span> <span class="k">logic</span>                  <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-57"></a>
<a name="l-58"></a>  <span class="c1">// icache</span>
<a name="l-59"></a>  <span class="k">input</span>  <span class="k">logic</span>                 <span class="n">icache_data_req_i</span><span class="p">,</span>
<a name="l-60"></a>  <span class="k">output</span> <span class="k">logic</span>                 <span class="n">icache_data_ack_o</span><span class="p">,</span>
<a name="l-61"></a>  <span class="k">input</span>  <span class="n">icache_req_t</span>          <span class="n">icache_data_i</span><span class="p">,</span>
<a name="l-62"></a>  <span class="c1">// returning packets must be consumed immediately</span>
<a name="l-63"></a>  <span class="k">output</span> <span class="k">logic</span>                 <span class="n">icache_rtrn_vld_o</span><span class="p">,</span>
<a name="l-64"></a>  <span class="k">output</span> <span class="n">icache_rtrn_t</span>         <span class="n">icache_rtrn_o</span><span class="p">,</span>
<a name="l-65"></a>
<a name="l-66"></a>  <span class="c1">// dcache</span>
<a name="l-67"></a>  <span class="k">input</span>  <span class="k">logic</span>                 <span class="n">dcache_data_req_i</span><span class="p">,</span>
<a name="l-68"></a>  <span class="k">output</span> <span class="k">logic</span>                 <span class="n">dcache_data_ack_o</span><span class="p">,</span>
<a name="l-69"></a>  <span class="k">input</span>  <span class="n">dcache_req_t</span>          <span class="n">dcache_data_i</span><span class="p">,</span>
<a name="l-70"></a>  <span class="c1">// returning packets must be consumed immediately</span>
<a name="l-71"></a>  <span class="k">output</span> <span class="k">logic</span>                 <span class="n">dcache_rtrn_vld_o</span><span class="p">,</span>
<a name="l-72"></a>  <span class="k">output</span> <span class="n">dcache_rtrn_t</span>         <span class="n">dcache_rtrn_o</span><span class="p">,</span>
<a name="l-73"></a>
<a name="l-74"></a>  <span class="c1">// L15</span>
<a name="l-75"></a>  <span class="k">output</span> <span class="n">l15_req_t</span>             <span class="n">l15_req_o</span><span class="p">,</span>
<a name="l-76"></a>  <span class="k">input</span>  <span class="n">l15_rtrn_t</span>            <span class="n">l15_rtrn_i</span>
<a name="l-77"></a><span class="p">);</span>
<a name="l-78"></a>
<a name="l-79"></a><span class="c1">// request path</span>
<a name="l-80"></a><span class="n">icache_req_t</span> <span class="n">icache_data</span><span class="p">;</span>
<a name="l-81"></a><span class="k">logic</span> <span class="n">icache_data_full</span><span class="p">,</span> <span class="n">icache_data_empty</span><span class="p">;</span>
<a name="l-82"></a>
<a name="l-83"></a><span class="n">dcache_req_t</span> <span class="n">dcache_data</span><span class="p">;</span>
<a name="l-84"></a><span class="k">logic</span> <span class="n">dcache_data_full</span><span class="p">,</span> <span class="n">dcache_data_empty</span><span class="p">;</span>
<a name="l-85"></a>
<a name="l-86"></a><span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">arb_req</span><span class="p">,</span> <span class="n">arb_ack</span><span class="p">;</span>
<a name="l-87"></a><span class="k">logic</span>       <span class="n">arb_idx</span><span class="p">;</span>
<a name="l-88"></a>
<a name="l-89"></a><span class="c1">// return path</span>
<a name="l-90"></a><span class="k">logic</span> <span class="n">rtrn_fifo_empty</span><span class="p">,</span> <span class="n">rtrn_fifo_full</span><span class="p">,</span> <span class="n">rtrn_fifo_pop</span><span class="p">;</span>
<a name="l-91"></a><span class="n">l15_rtrn_t</span> <span class="n">rtrn_fifo_data</span><span class="p">;</span>
<a name="l-92"></a>
<a name="l-93"></a>
<a name="l-94"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-95"></a><span class="c1">// request path to L15</span>
<a name="l-96"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-97"></a>
<a name="l-98"></a>  <span class="c1">// relevant l15 signals</span>
<a name="l-99"></a>  <span class="c1">// l15_req_t                          l15_req_o.l15_rqtype;                // see below for encoding</span>
<a name="l-100"></a>  <span class="c1">// logic                              l15_req_o.l15_nc;                    // non-cacheable bit</span>
<a name="l-101"></a>  <span class="c1">// logic [2:0]                        l15_req_o.l15_size;                  // transaction size: 000=Byte 001=2Byte; 010=4Byte; 011=8Byte; 111=Cache line (16/32Byte)</span>
<a name="l-102"></a>  <span class="c1">// logic [L15_TID_WIDTH-1:0]          l15_req_o.l15_threadid;              // currently 0 or 1</span>
<a name="l-103"></a>  <span class="c1">// logic                              l15_req_o.l15_invalidate_cacheline;  // unused by Ariane as L1 has no ECC at the moment</span>
<a name="l-104"></a>  <span class="c1">// logic [L15_WAY_WIDTH-1:0]          l15_req_o.l15_l1rplway;              // way to replace</span>
<a name="l-105"></a>  <span class="c1">// logic [39:0]                       l15_req_o.l15_address;               // physical address</span>
<a name="l-106"></a>  <span class="c1">// logic [63:0]                       l15_req_o.l15_data;                  // word to write</span>
<a name="l-107"></a>  <span class="c1">// logic [63:0]                       l15_req_o.l15_data_next_entry;       // unused in Ariane (only used for CAS atomic requests)</span>
<a name="l-108"></a>  <span class="c1">// logic [L15_TLB_CSM_WIDTH-1:0]      l15_req_o.l15_csm_data;</span>
<a name="l-109"></a>
<a name="l-110"></a>
<a name="l-111"></a>  <span class="k">assign</span> <span class="n">icache_data_ack_o</span>  <span class="o">=</span> <span class="n">icache_data_req_i</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">icache_data_full</span><span class="p">;</span>
<a name="l-112"></a>  <span class="k">assign</span> <span class="n">dcache_data_ack_o</span>  <span class="o">=</span> <span class="n">dcache_data_req_i</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dcache_data_full</span><span class="p">;</span>
<a name="l-113"></a>
<a name="l-114"></a>  <span class="c1">// data mux</span>
<a name="l-115"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_nc</span>                   <span class="o">=</span> <span class="p">(</span><span class="n">arb_idx</span><span class="p">)</span>        <span class="o">?</span> <span class="n">dcache_data</span><span class="p">.</span><span class="n">nc</span>    <span class="o">:</span> <span class="n">icache_data</span><span class="p">.</span><span class="n">nc</span><span class="p">;</span>
<a name="l-116"></a>  <span class="c1">// icache fills are either cachelines or 4byte fills, depending on whether they go to the Piton I/O space or not.</span>
<a name="l-117"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_size</span>                 <span class="o">=</span> <span class="p">(</span><span class="n">arb_idx</span><span class="p">)</span>        <span class="o">?</span> <span class="n">dcache_data</span><span class="p">.</span><span class="n">size</span>  <span class="o">:</span>
<a name="l-118"></a>                                              <span class="p">(</span><span class="n">icache_data</span><span class="p">.</span><span class="n">nc</span><span class="p">)</span> <span class="o">?</span> <span class="mh">3</span><span class="mb">&#39;b010</span>            <span class="o">:</span> <span class="mh">3</span><span class="mb">&#39;b111</span><span class="p">;</span>
<a name="l-119"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_threadid</span>             <span class="o">=</span> <span class="p">(</span><span class="n">arb_idx</span><span class="p">)</span>        <span class="o">?</span> <span class="n">dcache_data</span><span class="p">.</span><span class="n">tid</span>   <span class="o">:</span> <span class="n">icache_data</span><span class="p">.</span><span class="n">tid</span><span class="p">;</span>
<a name="l-120"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_prefetch</span>             <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span> <span class="c1">// unused in openpiton</span>
<a name="l-121"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_invalidate_cacheline</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span> <span class="c1">// unused by Ariane as L1 has no ECC at the moment</span>
<a name="l-122"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_blockstore</span>           <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span> <span class="c1">// unused in openpiton</span>
<a name="l-123"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_blockinitstore</span>       <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span> <span class="c1">// unused in openpiton</span>
<a name="l-124"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_l1rplway</span>             <span class="o">=</span> <span class="p">(</span><span class="n">arb_idx</span><span class="p">)</span> <span class="o">?</span> <span class="n">dcache_data</span><span class="p">.</span><span class="n">way</span>   <span class="o">:</span> <span class="n">icache_data</span><span class="p">.</span><span class="n">way</span><span class="p">;</span>
<a name="l-125"></a>
<a name="l-126"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_address</span>              <span class="o">=</span> <span class="p">(</span><span class="n">arb_idx</span><span class="p">)</span> <span class="o">?</span> <span class="n">dcache_data</span><span class="p">.</span><span class="n">paddr</span> <span class="o">:</span>
<a name="l-127"></a>                                                          <span class="n">icache_data</span><span class="p">.</span><span class="n">paddr</span><span class="p">;</span>
<a name="l-128"></a>
<a name="l-129"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_data_next_entry</span>      <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span> <span class="c1">// unused in Ariane (only used for CAS atomic requests)</span>
<a name="l-130"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_csm_data</span>             <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span> <span class="c1">// unused in Ariane (only used for coherence domain restriction features)</span>
<a name="l-131"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_amo_op</span>               <span class="o">=</span> <span class="n">dcache_data</span><span class="p">.</span><span class="n">amo_op</span><span class="p">;</span>
<a name="l-132"></a>
<a name="l-133"></a>
<a name="l-134"></a>  <span class="c1">// openpiton is big endian</span>
<a name="l-135"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">SwapEndianess</span><span class="p">)</span> <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_data</span> <span class="o">=</span> <span class="n">swendian64</span><span class="p">(</span><span class="n">dcache_data</span><span class="p">.</span><span class="n">data</span><span class="p">);</span>
<a name="l-136"></a>  <span class="k">else</span>               <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_data</span> <span class="o">=</span> <span class="n">dcache_data</span><span class="p">.</span><span class="n">data</span><span class="p">;</span>
<a name="l-137"></a>
<a name="l-138"></a>  <span class="c1">// arbiter</span>
<a name="l-139"></a>  <span class="n">rrarbiter</span> <span class="p">#(</span>
<a name="l-140"></a>    <span class="p">.</span><span class="n">NUM_REQ</span><span class="p">(</span><span class="mh">2</span><span class="p">),</span>
<a name="l-141"></a>    <span class="p">.</span><span class="n">LOCK_IN</span><span class="p">(</span><span class="mh">1</span><span class="p">)</span>
<a name="l-142"></a>  <span class="p">)</span> <span class="n">i_rrarbiter</span> <span class="p">(</span>
<a name="l-143"></a>    <span class="p">.</span><span class="n">clk_i</span>  <span class="p">(</span> <span class="n">clk_i</span>                <span class="p">),</span>
<a name="l-144"></a>    <span class="p">.</span><span class="n">rst_ni</span> <span class="p">(</span> <span class="n">rst_ni</span>               <span class="p">),</span>
<a name="l-145"></a>    <span class="p">.</span><span class="n">flush_i</span><span class="p">(</span> <span class="m">&#39;0</span>                   <span class="p">),</span>
<a name="l-146"></a>    <span class="p">.</span><span class="n">en_i</span>   <span class="p">(</span> <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_ack</span>   <span class="p">),</span>
<a name="l-147"></a>    <span class="p">.</span><span class="n">req_i</span>  <span class="p">(</span> <span class="n">arb_req</span>              <span class="p">),</span>
<a name="l-148"></a>    <span class="p">.</span><span class="n">ack_o</span>  <span class="p">(</span> <span class="n">arb_ack</span>              <span class="p">),</span>
<a name="l-149"></a>    <span class="p">.</span><span class="n">vld_o</span>  <span class="p">(</span>                      <span class="p">),</span>
<a name="l-150"></a>    <span class="p">.</span><span class="n">idx_o</span>  <span class="p">(</span> <span class="n">arb_idx</span>              <span class="p">)</span>
<a name="l-151"></a>  <span class="p">);</span>
<a name="l-152"></a>
<a name="l-153"></a>  <span class="k">assign</span> <span class="n">arb_req</span>           <span class="o">=</span> <span class="p">{</span><span class="o">~</span><span class="n">dcache_data_empty</span><span class="p">,</span> <span class="o">~</span><span class="n">icache_data_empty</span><span class="p">};</span>
<a name="l-154"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_val</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span><span class="n">arb_req</span><span class="p">);</span><span class="c1">// &amp; ~header_ack_q;</span>
<a name="l-155"></a>
<a name="l-156"></a>  <span class="c1">// encode packet type</span>
<a name="l-157"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_req</span>
<a name="l-158"></a>    <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_rqtype</span> <span class="o">=</span> <span class="n">L15_LOAD_RQ</span><span class="p">;</span>
<a name="l-159"></a>
<a name="l-160"></a>    <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">arb_idx</span><span class="p">)</span>
<a name="l-161"></a>      <span class="mh">0</span><span class="o">:</span> <span class="k">begin</span><span class="c1">// icache</span>
<a name="l-162"></a>        <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_rqtype</span> <span class="o">=</span> <span class="n">L15_IMISS_RQ</span><span class="p">;</span>
<a name="l-163"></a>      <span class="k">end</span>
<a name="l-164"></a>      <span class="mh">1</span><span class="o">:</span> <span class="k">begin</span>
<a name="l-165"></a>        <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">dcache_data</span><span class="p">.</span><span class="n">rtype</span><span class="p">)</span>
<a name="l-166"></a>          <span class="nl">DCACHE_STORE_REQ:</span> <span class="k">begin</span>
<a name="l-167"></a>            <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_rqtype</span> <span class="o">=</span> <span class="n">L15_STORE_RQ</span><span class="p">;</span>
<a name="l-168"></a>          <span class="k">end</span>
<a name="l-169"></a>          <span class="nl">DCACHE_LOAD_REQ:</span> <span class="k">begin</span>
<a name="l-170"></a>            <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_rqtype</span> <span class="o">=</span> <span class="n">L15_LOAD_RQ</span><span class="p">;</span>
<a name="l-171"></a>          <span class="k">end</span>
<a name="l-172"></a>          <span class="nl">DCACHE_ATOMIC_REQ:</span> <span class="k">begin</span>
<a name="l-173"></a>            <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_rqtype</span> <span class="o">=</span> <span class="n">L15_ATOMIC_RQ</span><span class="p">;</span>
<a name="l-174"></a>          <span class="k">end</span>
<a name="l-175"></a>          <span class="c1">// DCACHE_INT_REQ: begin</span>
<a name="l-176"></a>          <span class="c1">//     //TODO interrupt requests</span>
<a name="l-177"></a>          <span class="c1">// end</span>
<a name="l-178"></a>          <span class="k">default</span><span class="o">:</span> <span class="k">begin</span>
<a name="l-179"></a>            <span class="p">;</span>
<a name="l-180"></a>          <span class="k">end</span>
<a name="l-181"></a>        <span class="k">endcase</span> <span class="c1">// dcache_data.rtype</span>
<a name="l-182"></a>      <span class="k">end</span>
<a name="l-183"></a>      <span class="k">default</span><span class="o">:</span> <span class="k">begin</span>
<a name="l-184"></a>        <span class="p">;</span>
<a name="l-185"></a>      <span class="k">end</span>
<a name="l-186"></a>    <span class="k">endcase</span>
<a name="l-187"></a>  <span class="k">end</span> <span class="c1">// p_req</span>
<a name="l-188"></a>
<a name="l-189"></a>  <span class="n">fifo_v2</span> <span class="p">#(</span>
<a name="l-190"></a>    <span class="p">.</span><span class="n">dtype</span>       <span class="p">(</span>  <span class="n">icache_req_t</span>            <span class="p">),</span>
<a name="l-191"></a>    <span class="p">.</span><span class="n">DEPTH</span>       <span class="p">(</span>  <span class="n">ADAPTER_REQ_FIFO_DEPTH</span>  <span class="p">)</span>
<a name="l-192"></a>    <span class="p">)</span> <span class="n">i_icache_data_fifo</span> <span class="p">(</span>
<a name="l-193"></a>    <span class="p">.</span><span class="n">clk_i</span>       <span class="p">(</span>  <span class="n">clk_i</span>                   <span class="p">),</span>
<a name="l-194"></a>    <span class="p">.</span><span class="n">rst_ni</span>      <span class="p">(</span>  <span class="n">rst_ni</span>                  <span class="p">),</span>
<a name="l-195"></a>    <span class="p">.</span><span class="n">flush_i</span>     <span class="p">(</span>  <span class="mh">1</span><span class="mb">&#39;b0</span>                    <span class="p">),</span>
<a name="l-196"></a>    <span class="p">.</span><span class="n">testmode_i</span>  <span class="p">(</span>  <span class="mh">1</span><span class="mb">&#39;b0</span>                    <span class="p">),</span>
<a name="l-197"></a>    <span class="p">.</span><span class="n">full_o</span>      <span class="p">(</span>  <span class="n">icache_data_full</span>        <span class="p">),</span>
<a name="l-198"></a>    <span class="p">.</span><span class="n">empty_o</span>     <span class="p">(</span>  <span class="n">icache_data_empty</span>       <span class="p">),</span>
<a name="l-199"></a>    <span class="p">.</span><span class="n">alm_full_o</span>  <span class="p">(</span>                          <span class="p">),</span>
<a name="l-200"></a>    <span class="p">.</span><span class="n">alm_empty_o</span> <span class="p">(</span>                          <span class="p">),</span>
<a name="l-201"></a>    <span class="p">.</span><span class="n">data_i</span>      <span class="p">(</span>  <span class="n">icache_data_i</span>           <span class="p">),</span>
<a name="l-202"></a>    <span class="p">.</span><span class="n">push_i</span>      <span class="p">(</span>  <span class="n">icache_data_ack_o</span>       <span class="p">),</span>
<a name="l-203"></a>    <span class="p">.</span><span class="n">data_o</span>      <span class="p">(</span>  <span class="n">icache_data</span>             <span class="p">),</span>
<a name="l-204"></a>    <span class="p">.</span><span class="n">pop_i</span>       <span class="p">(</span>  <span class="n">arb_ack</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span>              <span class="p">)</span>
<a name="l-205"></a>  <span class="p">);</span>
<a name="l-206"></a>
<a name="l-207"></a>  <span class="n">fifo_v2</span> <span class="p">#(</span>
<a name="l-208"></a>    <span class="p">.</span><span class="n">dtype</span>       <span class="p">(</span>  <span class="n">dcache_req_t</span>            <span class="p">),</span>
<a name="l-209"></a>    <span class="p">.</span><span class="n">DEPTH</span>       <span class="p">(</span>  <span class="n">ADAPTER_REQ_FIFO_DEPTH</span>  <span class="p">)</span>
<a name="l-210"></a>    <span class="p">)</span> <span class="n">i_dcache_data_fifo</span> <span class="p">(</span>
<a name="l-211"></a>    <span class="p">.</span><span class="n">clk_i</span>       <span class="p">(</span>  <span class="n">clk_i</span>                   <span class="p">),</span>
<a name="l-212"></a>    <span class="p">.</span><span class="n">rst_ni</span>      <span class="p">(</span>  <span class="n">rst_ni</span>                  <span class="p">),</span>
<a name="l-213"></a>    <span class="p">.</span><span class="n">flush_i</span>     <span class="p">(</span>  <span class="mh">1</span><span class="mb">&#39;b0</span>                    <span class="p">),</span>
<a name="l-214"></a>    <span class="p">.</span><span class="n">testmode_i</span>  <span class="p">(</span>  <span class="mh">1</span><span class="mb">&#39;b0</span>                    <span class="p">),</span>
<a name="l-215"></a>    <span class="p">.</span><span class="n">full_o</span>      <span class="p">(</span>  <span class="n">dcache_data_full</span>        <span class="p">),</span>
<a name="l-216"></a>    <span class="p">.</span><span class="n">empty_o</span>     <span class="p">(</span>  <span class="n">dcache_data_empty</span>       <span class="p">),</span>
<a name="l-217"></a>    <span class="p">.</span><span class="n">alm_full_o</span>  <span class="p">(</span>                          <span class="p">),</span>
<a name="l-218"></a>    <span class="p">.</span><span class="n">alm_empty_o</span> <span class="p">(</span>                          <span class="p">),</span>
<a name="l-219"></a>    <span class="p">.</span><span class="n">data_i</span>      <span class="p">(</span>  <span class="n">dcache_data_i</span>           <span class="p">),</span>
<a name="l-220"></a>    <span class="p">.</span><span class="n">push_i</span>      <span class="p">(</span>  <span class="n">dcache_data_ack_o</span>       <span class="p">),</span>
<a name="l-221"></a>    <span class="p">.</span><span class="n">data_o</span>      <span class="p">(</span>  <span class="n">dcache_data</span>             <span class="p">),</span>
<a name="l-222"></a>    <span class="p">.</span><span class="n">pop_i</span>       <span class="p">(</span>  <span class="n">arb_ack</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span>              <span class="p">)</span>
<a name="l-223"></a>  <span class="p">);</span>
<a name="l-224"></a>
<a name="l-225"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-226"></a><span class="c1">// return path from L15</span>
<a name="l-227"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-228"></a>
<a name="l-229"></a>  <span class="c1">// relevant l15 signals</span>
<a name="l-230"></a>  <span class="c1">// l15_rtrn_i.l15_returntype;            // see below for encoding</span>
<a name="l-231"></a>  <span class="c1">// l15_rtrn_i.l15_noncacheable;          // non-cacheable bit</span>
<a name="l-232"></a>  <span class="c1">// l15_rtrn_i.l15_atomic;                // asserted in load return and store ack pack</span>
<a name="l-233"></a>  <span class="c1">// l15_rtrn_i.l15_threadid;              // used as transaction ID</span>
<a name="l-234"></a>  <span class="c1">// l15_rtrn_i.l15_f4b;                   // 4byte instruction fill from I/O space (nc).</span>
<a name="l-235"></a>  <span class="c1">// l15_rtrn_i.l15_data_0;                // used for both caches</span>
<a name="l-236"></a>  <span class="c1">// l15_rtrn_i.l15_data_1;                // used for both caches</span>
<a name="l-237"></a>  <span class="c1">// l15_rtrn_i.l15_data_2;                // currently only used for I$</span>
<a name="l-238"></a>  <span class="c1">// l15_rtrn_i.l15_data_3;                // currently only used for I$</span>
<a name="l-239"></a>  <span class="c1">// l15_rtrn_i.l15_inval_icache_all_way;  // invalidate all ways</span>
<a name="l-240"></a>  <span class="c1">// l15_rtrn_i.l15_inval_address_15_4;    // invalidate selected cacheline</span>
<a name="l-241"></a>  <span class="c1">// l15_rtrn_i.l15_inval_dcache_inval;    // invalidate selected cacheline and way</span>
<a name="l-242"></a>  <span class="c1">// l15_rtrn_i.l15_inval_way;             // way to invalidate</span>
<a name="l-243"></a>
<a name="l-244"></a>  <span class="c1">// acknowledge if we have space to hold this packet</span>
<a name="l-245"></a>  <span class="k">assign</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_req_ack</span> <span class="o">=</span> <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rtrn_fifo_full</span><span class="p">;</span>
<a name="l-246"></a>  <span class="c1">// packets have to be consumed immediately</span>
<a name="l-247"></a>  <span class="k">assign</span> <span class="n">rtrn_fifo_pop</span> <span class="o">=</span> <span class="o">~</span><span class="n">rtrn_fifo_empty</span><span class="p">;</span>
<a name="l-248"></a>
<a name="l-249"></a>  <span class="c1">// decode packet type</span>
<a name="l-250"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_rtrn_logic</span>
<a name="l-251"></a>    <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">rtype</span> <span class="o">=</span> <span class="n">ICACHE_IFILL_ACK</span><span class="p">;</span>
<a name="l-252"></a>    <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">rtype</span> <span class="o">=</span> <span class="n">DCACHE_LOAD_ACK</span><span class="p">;</span>
<a name="l-253"></a>    <span class="n">icache_rtrn_vld_o</span>   <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-254"></a>    <span class="n">dcache_rtrn_vld_o</span>   <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-255"></a>    <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rtrn_fifo_empty</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-256"></a>      <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_returntype</span><span class="p">)</span>
<a name="l-257"></a>        <span class="nl">L15_LOAD_RET:</span>  <span class="k">begin</span>
<a name="l-258"></a>          <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">rtype</span> <span class="o">=</span> <span class="n">DCACHE_LOAD_ACK</span><span class="p">;</span>
<a name="l-259"></a>          <span class="n">dcache_rtrn_vld_o</span>   <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-260"></a>        <span class="k">end</span>
<a name="l-261"></a>        <span class="nl">L15_ST_ACK:</span>    <span class="k">begin</span>
<a name="l-262"></a>          <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">rtype</span> <span class="o">=</span> <span class="n">DCACHE_STORE_ACK</span><span class="p">;</span>
<a name="l-263"></a>          <span class="n">dcache_rtrn_vld_o</span>   <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-264"></a>        <span class="k">end</span>
<a name="l-265"></a>        <span class="nl">L15_IFILL_RET:</span> <span class="k">begin</span>
<a name="l-266"></a>          <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">rtype</span> <span class="o">=</span> <span class="n">ICACHE_IFILL_ACK</span><span class="p">;</span>
<a name="l-267"></a>          <span class="n">icache_rtrn_vld_o</span>   <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-268"></a>        <span class="k">end</span>
<a name="l-269"></a>        <span class="nl">L15_EVICT_REQ:</span> <span class="k">begin</span>
<a name="l-270"></a>          <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">rtype</span> <span class="o">=</span> <span class="n">ICACHE_INV_REQ</span><span class="p">;</span>
<a name="l-271"></a>          <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">rtype</span> <span class="o">=</span> <span class="n">DCACHE_INV_REQ</span><span class="p">;</span>
<a name="l-272"></a>          <span class="n">icache_rtrn_vld_o</span>   <span class="o">=</span> <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">vld</span> <span class="o">|</span> <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">all</span><span class="p">;</span>
<a name="l-273"></a>          <span class="n">dcache_rtrn_vld_o</span>   <span class="o">=</span> <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">vld</span> <span class="o">|</span> <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">all</span><span class="p">;</span>
<a name="l-274"></a>        <span class="k">end</span>
<a name="l-275"></a>        <span class="nl">L15_CPX_RESTYPE_ATOMIC_RES:</span> <span class="k">begin</span>
<a name="l-276"></a>          <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">rtype</span> <span class="o">=</span> <span class="n">DCACHE_ATOMIC_ACK</span><span class="p">;</span>
<a name="l-277"></a>          <span class="n">dcache_rtrn_vld_o</span>   <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-278"></a>        <span class="k">end</span>
<a name="l-279"></a>        <span class="c1">// L15_INT_RET:   begin</span>
<a name="l-280"></a>        <span class="c1">// TODO: implement this</span>
<a name="l-281"></a>        <span class="c1">// dcache_rtrn_o.reqType = DCACHE_INT_ACK;</span>
<a name="l-282"></a>        <span class="c1">// end</span>
<a name="l-283"></a>        <span class="k">default</span><span class="o">:</span> <span class="k">begin</span>
<a name="l-284"></a>        <span class="p">;</span>
<a name="l-285"></a>        <span class="k">end</span>
<a name="l-286"></a>      <span class="k">endcase</span> <span class="c1">// rtrn_fifo_data.l15_returntype</span>
<a name="l-287"></a>    <span class="k">end</span>
<a name="l-288"></a>  <span class="k">end</span>
<a name="l-289"></a>
<a name="l-290"></a>  <span class="c1">// openpiton is big endian</span>
<a name="l-291"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">SwapEndianess</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_swap</span>
<a name="l-292"></a>    <span class="k">assign</span> <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">swendian64</span><span class="p">(</span><span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_1</span><span class="p">),</span>
<a name="l-293"></a>                                  <span class="n">swendian64</span><span class="p">(</span><span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_0</span><span class="p">)</span> <span class="p">};</span>
<a name="l-294"></a>
<a name="l-295"></a>    <span class="k">assign</span> <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">swendian64</span><span class="p">(</span><span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_3</span><span class="p">),</span>
<a name="l-296"></a>                                  <span class="n">swendian64</span><span class="p">(</span><span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_2</span><span class="p">),</span>
<a name="l-297"></a>                                  <span class="n">swendian64</span><span class="p">(</span><span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_1</span><span class="p">),</span>
<a name="l-298"></a>                                  <span class="n">swendian64</span><span class="p">(</span><span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_0</span><span class="p">)</span> <span class="p">};</span>
<a name="l-299"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_no_swap</span>
<a name="l-300"></a>    <span class="k">assign</span> <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_1</span><span class="p">,</span>
<a name="l-301"></a>                                  <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_0</span> <span class="p">};</span>
<a name="l-302"></a>
<a name="l-303"></a>    <span class="k">assign</span> <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">{</span> <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_3</span><span class="p">,</span>
<a name="l-304"></a>                                  <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_2</span><span class="p">,</span>
<a name="l-305"></a>                                  <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_1</span><span class="p">,</span>
<a name="l-306"></a>                                  <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_data_0</span> <span class="p">};</span>
<a name="l-307"></a>  <span class="k">end</span>
<a name="l-308"></a>
<a name="l-309"></a>  <span class="c1">// fifo signals</span>
<a name="l-310"></a>  <span class="k">assign</span> <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">tid</span>      <span class="o">=</span> <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_threadid</span><span class="p">;</span>
<a name="l-311"></a>  <span class="k">assign</span> <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">tid</span>      <span class="o">=</span> <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_threadid</span><span class="p">;</span>
<a name="l-312"></a>
<a name="l-313"></a>  <span class="c1">// invalidation signal mapping</span>
<a name="l-314"></a>  <span class="k">assign</span> <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">idx</span>  <span class="o">=</span> <span class="p">{</span><span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_inval_address_15_4</span><span class="p">,</span> <span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">};</span>
<a name="l-315"></a>  <span class="k">assign</span> <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">way</span>  <span class="o">=</span> <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_inval_way</span><span class="p">;</span>
<a name="l-316"></a>  <span class="k">assign</span> <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">vld</span>  <span class="o">=</span> <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_inval_icache_inval</span><span class="p">;</span>
<a name="l-317"></a>  <span class="k">assign</span> <span class="n">icache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">all</span>  <span class="o">=</span> <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_inval_icache_all_way</span><span class="p">;</span>
<a name="l-318"></a>
<a name="l-319"></a>  <span class="k">assign</span> <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">idx</span>  <span class="o">=</span> <span class="p">{</span><span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_inval_address_15_4</span><span class="p">,</span> <span class="mh">4</span><span class="mb">&#39;b0000</span><span class="p">};</span>
<a name="l-320"></a>  <span class="k">assign</span> <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">way</span>  <span class="o">=</span> <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_inval_way</span><span class="p">;</span>
<a name="l-321"></a>  <span class="k">assign</span> <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">vld</span>  <span class="o">=</span> <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_inval_dcache_inval</span><span class="p">;</span>
<a name="l-322"></a>  <span class="k">assign</span> <span class="n">dcache_rtrn_o</span><span class="p">.</span><span class="n">inv</span><span class="p">.</span><span class="n">all</span>  <span class="o">=</span> <span class="n">rtrn_fifo_data</span><span class="p">.</span><span class="n">l15_inval_dcache_all_way</span><span class="p">;</span>
<a name="l-323"></a>
<a name="l-324"></a>  <span class="n">fifo_v2</span> <span class="p">#(</span>
<a name="l-325"></a>    <span class="p">.</span><span class="n">dtype</span>       <span class="p">(</span>  <span class="n">l15_rtrn_t</span>               <span class="p">),</span>
<a name="l-326"></a>    <span class="p">.</span><span class="n">DEPTH</span>       <span class="p">(</span>  <span class="n">ADAPTER_RTRN_FIFO_DEPTH</span>  <span class="p">)</span>
<a name="l-327"></a>  <span class="p">)</span> <span class="n">i_rtrn_fifo</span> <span class="p">(</span>
<a name="l-328"></a>    <span class="p">.</span><span class="n">clk_i</span>       <span class="p">(</span>  <span class="n">clk_i</span>                    <span class="p">),</span>
<a name="l-329"></a>    <span class="p">.</span><span class="n">rst_ni</span>      <span class="p">(</span>  <span class="n">rst_ni</span>                   <span class="p">),</span>
<a name="l-330"></a>    <span class="p">.</span><span class="n">flush_i</span>     <span class="p">(</span>  <span class="mh">1</span><span class="mb">&#39;b0</span>                     <span class="p">),</span>
<a name="l-331"></a>    <span class="p">.</span><span class="n">testmode_i</span>  <span class="p">(</span>  <span class="mh">1</span><span class="mb">&#39;b0</span>                     <span class="p">),</span>
<a name="l-332"></a>    <span class="p">.</span><span class="n">full_o</span>      <span class="p">(</span>  <span class="n">rtrn_fifo_full</span>           <span class="p">),</span>
<a name="l-333"></a>    <span class="p">.</span><span class="n">empty_o</span>     <span class="p">(</span>  <span class="n">rtrn_fifo_empty</span>          <span class="p">),</span>
<a name="l-334"></a>    <span class="p">.</span><span class="n">alm_full_o</span>  <span class="p">(</span>                           <span class="p">),</span>
<a name="l-335"></a>    <span class="p">.</span><span class="n">alm_empty_o</span> <span class="p">(</span>                           <span class="p">),</span>
<a name="l-336"></a>    <span class="p">.</span><span class="n">data_i</span>      <span class="p">(</span>  <span class="n">l15_rtrn_i</span>               <span class="p">),</span>
<a name="l-337"></a>    <span class="p">.</span><span class="n">push_i</span>      <span class="p">(</span>  <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_req_ack</span>    <span class="p">),</span>
<a name="l-338"></a>    <span class="p">.</span><span class="n">data_o</span>      <span class="p">(</span>  <span class="n">rtrn_fifo_data</span>           <span class="p">),</span>
<a name="l-339"></a>    <span class="p">.</span><span class="n">pop_i</span>       <span class="p">(</span>  <span class="n">rtrn_fifo_pop</span>            <span class="p">)</span>
<a name="l-340"></a>  <span class="p">);</span>
<a name="l-341"></a>
<a name="l-342"></a>
<a name="l-343"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-344"></a><span class="c1">// assertions</span>
<a name="l-345"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-346"></a>
<a name="l-347"></a><span class="c1">//pragma translate_off</span>
<a name="l-348"></a><span class="no">`ifndef</span> <span class="n">VERILATOR</span>
<a name="l-349"></a>
<a name="l-350"></a>  <span class="nl">invalidations:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-351"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_val</span> <span class="o">|-&gt;</span> <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_returntype</span> <span class="o">==</span> <span class="n">L15_EVICT_REQ</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_inval_icache_inval</span>    <span class="o">|</span>
<a name="l-352"></a>                                                                                                                  <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_inval_dcache_inval</span>    <span class="o">|</span>
<a name="l-353"></a>                                                                                                                  <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_inval_icache_all_way</span>  <span class="o">|</span>
<a name="l-354"></a>                                                                                                                  <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_inval_dcache_all_way</span><span class="p">))</span>
<a name="l-355"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l15_adapter] got invalidation package with zero invalidation flags&quot;</span><span class="p">);</span>
<a name="l-356"></a>
<a name="l-357"></a>  <span class="nl">blockstore_o:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-358"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_val</span> <span class="o">|-&gt;</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_rqtype</span> <span class="o">==</span> <span class="n">L15_STORE_RQ</span> <span class="o">|-&gt;</span> <span class="o">!</span><span class="p">(</span><span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_blockstore</span> <span class="o">||</span> <span class="n">l15_req_o</span><span class="p">.</span><span class="n">l15_blockinitstore</span><span class="p">))</span>
<a name="l-359"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l15_adapter] blockstores are not supported (out)&quot;</span><span class="p">);</span>
<a name="l-360"></a>
<a name="l-361"></a>  <span class="nl">blockstore_i:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-362"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_val</span> <span class="o">|-&gt;</span> <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_returntype</span> <span class="k">inside</span> <span class="p">{</span><span class="n">L15_ST_ACK</span><span class="p">,</span> <span class="n">L15_ST_ACK</span><span class="p">}</span> <span class="o">|-&gt;</span> <span class="o">!</span><span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_blockinitstore</span><span class="p">)</span>
<a name="l-363"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l15_adapter] blockstores are not supported (in)&quot;</span><span class="p">);</span>
<a name="l-364"></a>
<a name="l-365"></a>  <span class="nl">unsuported_rtrn_types:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-366"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="p">(</span><span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_val</span> <span class="o">|-&gt;</span> <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_returntype</span> <span class="k">inside</span> <span class="p">{</span><span class="n">L15_LOAD_RET</span><span class="p">,</span> <span class="n">L15_ST_ACK</span><span class="p">,</span> <span class="n">L15_IFILL_RET</span><span class="p">,</span> <span class="n">L15_EVICT_REQ</span><span class="p">,</span> <span class="n">L15_CPX_RESTYPE_ATOMIC_RES</span><span class="p">}))</span>
<a name="l-367"></a>      <span class="k">else</span> <span class="n">$warning</span><span class="p">(</span><span class="s">&quot;[l15_adapter] return type %X04 is not (yet) supported by l15 adapter.&quot;</span><span class="p">,</span> <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_returntype</span><span class="p">);</span>
<a name="l-368"></a>
<a name="l-369"></a>  <span class="nl">amo_type:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-370"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="p">(</span><span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_val</span> <span class="o">|-&gt;</span> <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_returntype</span> <span class="k">inside</span> <span class="p">{</span><span class="n">L15_CPX_RESTYPE_ATOMIC_RES</span><span class="p">}</span> <span class="o">|-&gt;</span> <span class="n">l15_rtrn_i</span><span class="p">.</span><span class="n">l15_atomic</span> <span class="p">))</span>
<a name="l-371"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l15_adapter] l15_atomic must be asserted when the return type is an ATOMIC_RES&quot;</span><span class="p">);</span>
<a name="l-372"></a>
<a name="l-373"></a>  <span class="k">initial</span> <span class="k">begin</span>
<a name="l-374"></a>    <span class="c1">// assert wrong parameterizations</span>
<a name="l-375"></a>    <span class="k">assert</span> <span class="p">(</span><span class="n">L15_SET_ASSOC</span> <span class="o">&gt;=</span> <span class="n">ICACHE_SET_ASSOC</span><span class="p">)</span>
<a name="l-376"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l15_adapter] number of icache ways must be smaller or equal the number of L15 ways&quot;</span><span class="p">);</span>
<a name="l-377"></a>    <span class="c1">// assert wrong parameterizations</span>
<a name="l-378"></a>    <span class="k">assert</span> <span class="p">(</span><span class="n">L15_SET_ASSOC</span> <span class="o">&gt;=</span> <span class="n">DCACHE_SET_ASSOC</span><span class="p">)</span>
<a name="l-379"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l15_adapter] number of dcache ways must be smaller or equal the number of L15 ways&quot;</span><span class="p">);</span>
<a name="l-380"></a>    <span class="c1">// invalidation address returned by L1.5 is 16 bit</span>
<a name="l-381"></a>    <span class="k">assert</span> <span class="p">(</span><span class="mh">16</span> <span class="o">&gt;=</span> <span class="n">DCACHE_INDEX_WIDTH</span> <span class="o">&amp;&amp;</span> <span class="mh">16</span> <span class="o">&gt;=</span> <span class="n">ICACHE_INDEX_WIDTH</span><span class="p">)</span>
<a name="l-382"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l15_adapter] maximum number of index bits supported by L1.5 is 16&quot;</span><span class="p">);</span>
<a name="l-383"></a>  <span class="k">end</span>
<a name="l-384"></a><span class="no">`endif</span>
<a name="l-385"></a><span class="c1">//pragma translate_on</span>
<a name="l-386"></a>
<a name="l-387"></a><span class="k">endmodule</span> <span class="c1">// wt_l15_adapter</span>
</pre></div>
</td></tr></table>
  </body>
</html>