$date
	Sun Oct 23 00:30:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#749406
b10000 &
b10000 %
1$
b10000 !
1"
#749407
0"
#749410
b1000 &
b1000 %
#749414
b100 &
b100 %
#749418
b10 &
b10 %
#749422
b1 &
1#
b1 %
#749426
b0 &
b0 %
0#
0$
#1687571
b10001 !
1"
#1687574
b10001 &
b10001 %
1$
#1687575
0"
#1687578
b110100 &
b110100 %
#1687582
b11010 &
b11010 %
#1687586
b1101 &
b1101 %
#1687590
b101000 &
b101000 %
#1687594
b10100 &
b10100 %
#1687598
b1010 &
b1010 %
#1687602
b101 &
b101 %
#1687606
b10000 &
b10000 %
#1687610
b1000 &
b1000 %
#1687614
b100 &
b100 %
#1687618
b10 &
b10 %
#1687622
b1 &
1#
b1 %
#1687626
b0 &
b0 %
0#
0$
#2741456
b110 !
1"
#2741458
b110 &
b110 %
1$
#2741459
0"
#2741462
b11 &
b11 %
#2741466
b1010 &
b1010 %
#2741470
b101 &
b101 %
#2741474
b10000 &
b10000 %
#2741478
b1000 &
b1000 %
#2741482
b100 &
b100 %
#2741486
b10 &
b10 %
#2741490
b1 &
b1 %
1#
#2741494
b0 &
0#
b0 %
0$
#4500012
