<?xml version="1.0" encoding="UTF-8"?>
<Root MajorVersion="0" MinorVersion="40">
  <CompositeFile CompositeFileTopName="top" CanBeSetAsTop="false" CanDisplayChildGraph="true">
    <Description>Composite Fileset</Description>
    <Generation Name="SYNTHESIS" State="GENERATED" Timestamp="1702955112"/>
    <Generation Name="IMPLEMENTATION" State="GENERATED" Timestamp="1702955112"/>
    <Generation Name="SIMULATION" State="GENERATED" Timestamp="1702955112"/>
    <Generation Name="HW_HANDOFF" State="GENERATED" Timestamp="1702955112"/>
    <FileCollection Name="SOURCES" Type="SOURCES">
      <File Name="synth\top.v" Type="Verilog">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="sim\top.v" Type="Verilog">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SIMULATION"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="top_ooc.xdc" Type="XDC">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="OUT_OF_CONTEXT"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="hw_handoff\top.hwh" Type="HwHandoff">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="HW_HANDOFF"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="top.bda">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="HW_HANDOFF"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="synth\top.hwdef">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="HW_HANDOFF"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
      <File Name="sim\top.protoinst">
        <Properties IsEditable="false" IsVisible="true" IsNetlistSimulation="false" Timestamp="0" IsTrackable="false" IsStatusTracked="false"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SIMULATION"/>
        <ProcessingOrder Val="NORMAL"/>
      </File>
    </FileCollection>
    <BlockContainerCollection>
      <BlockContainer InstPath="/costas_loop_0" IsPR="false" State="Stale">
        <ActiveVariantSynth FileName="bd\costas_loop_inst_0\costas_loop_inst_0.bd"/>
        <ActiveVariantSim FileName="bd\costas_loop_inst_0\costas_loop_inst_0.bd"/>
        <VariantsCollection>
          <BDFile BDFilePath="bd\costas_loop_inst_0\costas_loop_inst_0.bd" BDFileset="costas_loop_inst_0" BDSourceFile="..\..\..\..\sdr-psk-fpga.srcs\sources_1\bd\costas_loop\costas_loop.bd" BDSourceFileset="sources_1" BDVariantType="ALL"/>
        </VariantsCollection>
      </BlockContainer>
      <BlockContainer InstPath="/Rx/costas_loop_0" IsPR="false" State="Generated">
        <ActiveVariantSynth FileName="bd\costas_loop_inst_0\costas_loop_inst_0.bd"/>
        <ActiveVariantSim FileName="bd\costas_loop_inst_0\costas_loop_inst_0.bd"/>
        <VariantsCollection>
          <BDFile BDFilePath="bd\costas_loop_inst_0\costas_loop_inst_0.bd" BDFileset="costas_loop_inst_0" BDSourceFile="..\..\..\..\sdr-psk-fpga.srcs\sources_1\bd\costas_loop\costas_loop.bd" BDSourceFileset="sources_1" BDVariantType="ALL"/>
        </VariantsCollection>
      </BlockContainer>
    </BlockContainerCollection>
    <ReferenceCollection>
      <ModuleReference TargetName="costas_loop" Type="Block Design" SubInstancePath="top_costas_loop_0">
        <TopFile Name="..\..\..\..\sdr-psk-fpga.srcs\sources_1\bd\costas_loop\costas_loop.bd"/>
        <FileCollection>
          <File Name="..\..\..\..\verilog\Delay.v"/>
          <File Name="..\..\..\..\verilog\Error_Detect_Ctrl.v"/>
          <File Name="..\..\..\..\verilog\AXI_2x.v"/>
          <File Name="..\..\..\..\verilog\Truncate_IQ.v"/>
          <File Name="..\..\..\..\verilog\NCO_cos_sin.v"/>
          <File Name="..\..\..\..\sdr-psk-fpga.srcs\sources_1\bd\costas_loop\costas_loop.bd"/>
        </FileCollection>
      </ModuleReference>
    </ReferenceCollection>
  </CompositeFile>
</Root>
