Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 26 23:11:22 2020
| Host         : localhost.localdomain running 64-bit Fedora release 31 (Thirty One)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            2 |
|      8 |            1 |
|     13 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |              14 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | ad5662_ctrl/bitcnt[5]_i_2_n_0    | ad5662_ctrl/bitcnt[5]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG | Buttlon_logic/test_data0         |                               |                1 |              6 |
|  clk_IBUF_BUFG | ad5662_ctrl/data_sreg[7]_i_1_n_0 |                               |                1 |              8 |
|  clk_IBUF_BUFG |                                  | ad5662_ctrl/ce                |                4 |             13 |
|  clk_IBUF_BUFG |                                  |                               |                7 |             16 |
+----------------+----------------------------------+-------------------------------+------------------+----------------+


