
---------- Begin Simulation Statistics ----------
# Stats desc: Network start
final_tick                                30545517000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              199880102                       # Simulator instruction rate (inst/s)
host_mem_usage                                9886992                       # Number of bytes of host memory used
host_op_rate                                362748017                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                              171829072                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14374569                       # Number of instructions simulated
sim_ops                                      26111516                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000012                       # Number of seconds simulated
sim_ticks                                    12371000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.ruby.Directory_Controller.Fetch            307      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch          307      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data          307      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          307      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1034                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1034    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1034                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1220                      
system.ruby.IFETCH.latency_hist_seqr     |        1220    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1220                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          186                      
system.ruby.IFETCH.miss_latency_hist_seqr |         186    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          186                      
system.ruby.L1Cache_Controller.Data_Exclusive |          94    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total           94                      
system.ruby.L1Cache_Controller.Data_all_Acks |         219    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          219                      
system.ruby.L1Cache_Controller.E.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.E.Load    |         339    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total          339                      
system.ruby.L1Cache_Controller.E.Store   |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           13                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total           31                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |          94    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total           94                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         188    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          188                      
system.ruby.L1Cache_Controller.Ifetch    |        1222    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total         1222                      
system.ruby.L1Cache_Controller.L1_Replacement |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total            6                      
system.ruby.L1Cache_Controller.Load      |         696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total          696                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.M.Load    |         256    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total          256                      
system.ruby.L1Cache_Controller.M.Store   |         317    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total          317                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            2                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total            2                      
system.ruby.L1Cache_Controller.NP.Ifetch |         186    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          186                      
system.ruby.L1Cache_Controller.NP.Load   |          96    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total           96                      
system.ruby.L1Cache_Controller.NP.Store  |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total           31                      
system.ruby.L1Cache_Controller.S.Ifetch  |        1034    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total         1034                      
system.ruby.L1Cache_Controller.S.L1_Replacement |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total            4                      
system.ruby.L1Cache_Controller.S.Load    |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            5                      
system.ruby.L1Cache_Controller.Store     |         361    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total          361                      
system.ruby.L1Cache_Controller.WB_Ack    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total            2                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          125      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           30      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          183      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data           94      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS             96      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX             31      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          186      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX              2      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          124      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data           307      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS           94      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           30      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          183      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS            2      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            1      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR            1      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            1      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          600                      
system.ruby.LD.hit_latency_hist_seqr     |         600    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          600                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          696                      
system.ruby.LD.latency_hist_seqr         |         696    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           696                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           96                      
system.ruby.LD.miss_latency_hist_seqr    |          96    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           96                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           33                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           33                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           37                      
system.ruby.RMW_Read.latency_hist_seqr   |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           37                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            4                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            4                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          297                      
system.ruby.ST.hit_latency_hist_seqr     |         297    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          297                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          324                      
system.ruby.ST.latency_hist_seqr         |         324    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           324                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           27                      
system.ruby.ST.miss_latency_hist_seqr    |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           27                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   1062                       # delay histogram for all message
system.ruby.delayHist::mean                  0.009416                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.183961                       # delay histogram for all message
system.ruby.delayHist                    |        1059     99.72%     99.72% |           0      0.00%     99.72% |           1      0.09%     99.81% |           0      0.00%     99.81% |           2      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1062                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           440                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.022727                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.285459                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         437     99.32%     99.32% |           0      0.00%     99.32% |           1      0.23%     99.55% |           0      0.00%     99.55% |           2      0.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             440                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           622                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         622    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             622                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4001.475224                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   496.786840                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.013156                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   496.807049                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         1964                      
system.ruby.hit_latency_hist_seqr        |        1964    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         1964                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1057                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          930                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          127                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1220                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1034                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          186                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            14                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.093364                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   511.518874                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.025463                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.797914                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.012731                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3483.711908                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005052                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   493.088676                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.024816                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.474578                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   147.967048                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.012731                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4008.103629                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          313                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            6                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          307                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          313                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             6                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          307                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.012974                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   504.688384                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3476.659124                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005052                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3450.771971                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           2277                      
system.ruby.latency_hist_seqr            |        2277    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             2277                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          313                      
system.ruby.miss_latency_hist_seqr       |         313    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          313                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.012731                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  1999.434161                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.005052                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time  1479.144776                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2003.334411                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.012731                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1497.857894                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  1490.239270                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.012731                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2490.865735                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.012731                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3008.790720                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  2483.530031                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.005052                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time  2465.039207                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3002.485652                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            14880                      
system.ruby.network.msg_byte.Response_Control         3048                      
system.ruby.network.msg_byte.Response_Data        74400                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control            1860                      
system.ruby.network.msg_count.Response_Control          381                      
system.ruby.network.msg_count.Response_Data         1860                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0         2504                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         1000                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        12520                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0          313                      
system.ruby.network.routers0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.msg_count.Response_Control::2          125                      
system.ruby.network.routers0.msg_count.Response_Data::1          313                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized     2.031970                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.012731                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  2987.309030                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.012731                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1499.636246                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.005052                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time   986.136934                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     3.166680                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        12520                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          313                      
system.ruby.network.routers0.throttle1.link_utilization     0.897260                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         2504                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         1000                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          313                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          125                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0         4960                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         1000                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        24800                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0          620                      
system.ruby.network.routers1.msg_count.Response_Control::1            2                      
system.ruby.network.routers1.msg_count.Response_Control::2          125                      
system.ruby.network.routers1.msg_count.Response_Data::1          620                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized     3.893178                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.012731                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3508.467383                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  2980.114786                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.005052                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time  2957.925798                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.012691                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1503.698165                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.012731                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1001.293347                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     3.999272                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         2504                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         1000                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        12280                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          313                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          125                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          307                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization     3.787083                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         2456                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        12520                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          307                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            2                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          313                      
system.ruby.network.routers2.msg_bytes.Control::0         2456                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        12280                      
system.ruby.network.routers2.msg_count.Control::0          307                      
system.ruby.network.routers2.msg_count.Response_Data::1          307                      
system.ruby.network.routers2.percent_links_utilized     1.861208                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3502.000647                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time   993.533264                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.620403                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         2456                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          307                      
system.ruby.network.routers2.throttle1.link_utilization     3.102013                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        12280                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          307                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         4960                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         1000                      
system.ruby.network.routers9.msg_bytes.Response_Data::1        24800                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.msg_count.Control::0          620                      
system.ruby.network.routers9.msg_count.Response_Control::1            2                      
system.ruby.network.routers9.msg_count.Response_Control::2          125                      
system.ruby.network.routers9.msg_count.Response_Data::1          620                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.percent_links_utilized     0.865151                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.012731                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  1994.382023                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.012933                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2509.073639                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time  1986.904859                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.005052                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time  1972.112200                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.012408                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2502.930240                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     3.166680                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        12520                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          313                      
system.ruby.network.routers9.throttle1.link_utilization     3.999272                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         2504                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         1000                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        12280                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          313                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          125                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1          307                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.throttle2.link_utilization     0.620403                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0         2456                      
system.ruby.network.routers9.throttle2.msg_count.Control::0          307                      
system.ruby.network.routers9.throttle3.link_utilization            0                      
system.ruby.network.routers9.throttle4.link_utilization            0                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         2273                      
system.ruby.outstanding_req_hist_seqr::mean     3.177739                      
system.ruby.outstanding_req_hist_seqr::gmean     2.705757                      
system.ruby.outstanding_req_hist_seqr::stdev     1.901421                      
system.ruby.outstanding_req_hist_seqr    |         323     14.21%     14.21% |        1210     53.23%     67.44% |         512     22.53%     89.97% |         138      6.07%     96.04% |          76      3.34%     99.38% |           4      0.18%     99.56% |           1      0.04%     99.60% |           8      0.35%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         2273                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1534                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          223                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1361                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          450                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1534                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1084                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1725                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             120                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          197                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              2496                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             1392                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          223                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                485                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           227                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         5123                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1918                       # Number of instructions committed
system.switch_cpus.commit.committedOps           3739                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         6436                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.580951                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.738133                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         5499     85.44%     85.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          211      3.28%     88.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          147      2.28%     91.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          175      2.72%     93.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           74      1.15%     94.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           46      0.71%     95.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           32      0.50%     96.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           25      0.39%     96.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          227      3.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         6436                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 48                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           51                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              3733                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   557                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            3      0.08%      0.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         2834     75.80%     75.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.08%     75.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           21      0.56%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          533     14.26%     90.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          297      7.94%     98.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           24      0.64%     99.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           24      0.64%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         3739                       # Class of committed instruction
system.switch_cpus.commit.refs                    878                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1918                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  3739                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.449948                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.449948                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          1939                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          11063                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             3537                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1358                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            232                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           272                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 966                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    34                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 572                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1725                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1244                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  3502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           111                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                   6262                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles             464                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.139439                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         3601                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          570                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.506184                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         7343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.745744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.024244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             5162     70.30%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              193      2.63%     72.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              166      2.26%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              167      2.27%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              150      2.04%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              131      1.78%     81.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              184      2.51%     83.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               86      1.17%     84.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1104     15.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         7343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                54                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    5028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          286                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              804                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.551693                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1557                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                569                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1112                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1366                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           10                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          859                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         8879                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           988                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          455                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          6825                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              7                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            232                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            13                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           78                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          806                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          536                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           15                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              6625                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  6635                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.661132                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              4380                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.536335                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   6706                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             9309                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            5236                       # number of integer regfile writes
system.switch_cpus.ipc                       0.155040                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.155040                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           98      1.34%      1.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          5455     74.85%     76.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            4      0.05%     76.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            23      0.32%     76.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     76.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           14      0.19%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1007     13.82%     90.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          577      7.92%     98.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           68      0.93%     99.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           42      0.58%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           7288                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             130                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          254                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          108                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          220                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 134                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018386                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             101     75.37%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     75.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             14     10.45%     85.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            13      9.70%     95.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            4      2.99%     98.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            2      1.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           7194                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        21842                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         6527                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        13782                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               8859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              7288                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           20                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         5114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           51                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         6702                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         7343                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.992510                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.029964                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         5484     74.68%     74.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          326      4.44%     79.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          292      3.98%     83.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          241      3.28%     86.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          252      3.43%     89.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          266      3.62%     93.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          190      2.59%     96.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          159      2.17%     98.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          133      1.81%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         7343                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.589120                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1244                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    28                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           22                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           17                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1366                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          859                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            3455                       # number of misc regfile reads
system.switch_cpus.numCycles                    12371                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            1757                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          3941                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             86                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             3658                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            39                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         25002                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          10291                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        10326                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1485                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents             19                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            232                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           153                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             6346                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        15278                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           53                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               423                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                15071                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               18675                       # The number of ROB writes
system.switch_cpus.timesIdled                     106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF  30545517000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst        39776                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data         6298                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      171803641                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst        39776                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    150448576                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data         2318                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     11905488                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst         1243                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data          868                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        22352274                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data          324                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1651203                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  12158176380244                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  1725710694366                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   3215261499                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data    509093849                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      13887611429957                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 12158176380244                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   3215261499                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 12161391641743                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 962183331986                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    187373697                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     962370705683                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 12158176380244                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 2687894026352                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   3215261499                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data    696467545                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     14849982135640                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         9824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               9824                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 307                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    794115270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             794115270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    794115270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            794115270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000394500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         307                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       307                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6124745                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                13032245                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19950.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42450.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      177                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   307                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    154.754098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.198871                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.236956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           60     49.18%     49.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           28     22.95%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           14     11.48%     83.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            5      4.10%     87.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            5      4.10%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            1      0.82%     92.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            2      1.64%     94.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            1      0.82%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            1      0.82%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            1      0.82%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            3      2.46%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831            1      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          122                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  19648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    9824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1588.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    794.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      12285000                       # Total gap between requests
system.mem_ctrls.avgGap                      40016.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         9824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 794115269.582087039948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     13032245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     42450.31                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    57.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         200389.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         91660.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              843612                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1131381.450000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     53818.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2554379.250000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        206.481226                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       546500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     11284500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         194316.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                88704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              716562                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1174833.450000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      9030.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2416964.450000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        195.373410                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        96000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     11735000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       12371000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30545517000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                30625289000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               33832714                       # Simulator instruction rate (inst/s)
host_mem_usage                                9902352                       # Number of bytes of host memory used
host_op_rate                                 61461836                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.43                       # Real time elapsed on the host
host_tick_rate                              187352240                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14403033                       # Number of instructions simulated
sim_ops                                      26168791                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000080                       # Number of seconds simulated
sim_ticks                                    79772000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.ruby.Directory_Controller.Fetch           1550      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1550      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1549      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1549      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        11969                      
system.ruby.IFETCH.hit_latency_hist_seqr |       11969    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        11969                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples        13763                      
system.ruby.IFETCH.latency_hist_seqr     |       13763    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        13763                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1794                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1794    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1794                      
system.ruby.L1Cache_Controller.Ack_all   |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            4                      
system.ruby.L1Cache_Controller.Data_Exclusive |         448    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          448                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2097    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2097                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          64    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           64                      
system.ruby.L1Cache_Controller.E.Load    |        4835    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         4835                      
system.ruby.L1Cache_Controller.E.Store   |          61    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           61                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |          96    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total           96                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         448    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          448                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2001    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2001                      
system.ruby.L1Cache_Controller.Ifetch    |       15003    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        15003                      
system.ruby.L1Cache_Controller.L1_Replacement |        1235    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1235                      
system.ruby.L1Cache_Controller.Load      |       10630    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        10630                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           23                      
system.ruby.L1Cache_Controller.M.Load    |        5298    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         5298                      
system.ruby.L1Cache_Controller.M.Store   |        6154    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         6154                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          19    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           19                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          87    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           87                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1981    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1981                      
system.ruby.L1Cache_Controller.NP.Load   |         469    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          469                      
system.ruby.L1Cache_Controller.NP.Store  |          96    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total           96                      
system.ruby.L1Cache_Controller.S.Ifetch  |       13003    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        13003                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1148    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1148                      
system.ruby.L1Cache_Controller.S.Load    |          28    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           28                      
system.ruby.L1Cache_Controller.S.Store   |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            4                      
system.ruby.L1Cache_Controller.SM.Ack_all |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            4                      
system.ruby.L1Cache_Controller.Store     |        6315    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         6315                      
system.ruby.L1Cache_Controller.WB_Ack    |          87    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           87                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          548      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           86      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1059      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          404      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            469      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX             96      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1981      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             87      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           44      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           19      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           87      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          538      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1549      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          404      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           86      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1060      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          902      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            4      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           10      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         9561                      
system.ruby.LD.hit_latency_hist_seqr     |        9561    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         9561                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         9934                      
system.ruby.LD.latency_hist_seqr         |        9934    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          9934                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          373                      
system.ruby.LD.miss_latency_hist_seqr    |         373    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          373                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           59                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |          59    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           59                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           64                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          64    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           64                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            5                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            5                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           64                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          64    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           64                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           64                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          64    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           64                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          212                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         212    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          212                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          229                      
system.ruby.RMW_Read.latency_hist_seqr   |         229    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          229                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           17                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           17                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         5550                      
system.ruby.ST.hit_latency_hist_seqr     |        5550    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         5550                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         5597                      
system.ruby.ST.latency_hist_seqr         |        5597    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          5597                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           47                      
system.ruby.ST.miss_latency_hist_seqr    |          47    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           47                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   6308                       # delay histogram for all message
system.ruby.delayHist::mean                  0.023462                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.303389                       # delay histogram for all message
system.ruby.delayHist                    |        6266     99.33%     99.33% |           0      0.00%     99.33% |          13      0.21%     99.54% |           0      0.00%     99.54% |          27      0.43%     99.97% |           0      0.00%     99.97% |           1      0.02%     99.98% |           0      0.00%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     6308                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          2745                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.044444                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.417623                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        2713     98.83%     98.83% |           0      0.00%     98.83% |           4      0.15%     98.98% |           0      0.00%     98.98% |          27      0.98%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            2745                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          3563                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.007297                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.167394                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        3553     99.72%     99.72% |           0      0.00%     99.72% |           9      0.25%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            3563                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.007791                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4014.488166                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.007785                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.008010                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        27415                      
system.ruby.hit_latency_hist_seqr        |       27415    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        27415                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        15888                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        15446                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          442                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        13764                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        11969                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1795                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           235                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.187654                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   524.617033                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           17                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.029108                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.014548                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3663.152483                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002651                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.015582                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.014554                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4009.094670                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         2237                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          994                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         1243                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         2237                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           994                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses         1243                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.020753                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   661.162436                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.007785                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002651                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          29651                      
system.ruby.latency_hist_seqr            |       29651    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            29651                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         2236                      
system.ruby.miss_latency_hist_seqr       |        2236    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         2236                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.014554                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2003.077521                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.002651                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.007791                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2014.488166                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.014548                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1663.152483                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.007785                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.014548                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2663.152483                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.014554                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3009.094670                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.007785                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.002651                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.007791                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3014.488166                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            83520                      
system.ruby.network.msg_byte.Response_Control        12288                      
system.ruby.network.msg_byte.Response_Data       416880                      
system.ruby.network.msg_byte.Writeback_Control         1512                      
system.ruby.network.msg_byte.Writeback_Data         2640                      
system.ruby.network.msg_count.Control           10440                      
system.ruby.network.msg_count.Response_Control         1536                      
system.ruby.network.msg_count.Response_Data        10422                      
system.ruby.network.msg_count.Writeback_Control          189                      
system.ruby.network.msg_count.Writeback_Data           66                      
system.ruby.network.routers0.msg_bytes.Control::0        17896                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          712                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         3384                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        89280                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          504                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          880                      
system.ruby.network.routers0.msg_count.Control::0         2237                      
system.ruby.network.routers0.msg_count.Response_Control::1           89                      
system.ruby.network.routers0.msg_count.Response_Control::2          423                      
system.ruby.network.routers0.msg_count.Response_Data::1         2232                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           63                      
system.ruby.network.routers0.msg_count.Writeback_Data::0           22                      
system.ruby.network.routers0.percent_links_utilized     2.521718                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.014548                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3163.152483                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.014723                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1503.077521                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002651                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     4.016447                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          712                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        89280                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           89                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         2232                      
system.ruby.network.routers0.throttle1.link_utilization     1.026989                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        17896                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         3384                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          504                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          880                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         2237                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          423                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           63                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0           22                      
system.ruby.network.routers1.msg_bytes.Control::0        27840                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          712                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         3384                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       138960                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          504                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          880                      
system.ruby.network.routers1.msg_count.Control::0         3480                      
system.ruby.network.routers1.msg_count.Response_Control::1           89                      
system.ruby.network.routers1.msg_count.Response_Control::2          423                      
system.ruby.network.routers1.msg_count.Response_Data::1         3474                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           63                      
system.ruby.network.routers1.msg_count.Writeback_Data::0           22                      
system.ruby.network.routers1.percent_links_utilized     3.978213                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.014554                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3509.094670                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.007785                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002651                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.007847                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1514.488166                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.014629                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1163.152483                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     3.454220                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        17896                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         3384                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        49680                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          504                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          880                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         2237                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          423                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         1242                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           63                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0           22                      
system.ruby.network.routers1.throttle1.link_utilization     4.502206                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         9944                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          712                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        89280                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         1243                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           89                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         2232                      
system.ruby.network.routers2.msg_bytes.Control::0         9944                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        49680                      
system.ruby.network.routers2.msg_count.Control::0         1243                      
system.ruby.network.routers2.msg_count.Response_Data::1         1242                      
system.ruby.network.routers2.percent_links_utilized     1.456495                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.007791                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3514.488166                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.007785                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.485759                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         9944                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         1243                      
system.ruby.network.routers2.throttle1.link_utilization     2.427230                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        49680                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         1242                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0        27840                      
system.ruby.network.routers9.msg_bytes.Response_Control::1          712                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         3384                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       138960                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0          504                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0          880                      
system.ruby.network.routers9.msg_count.Control::0         3480                      
system.ruby.network.routers9.msg_count.Response_Control::1           89                      
system.ruby.network.routers9.msg_count.Response_Control::2          423                      
system.ruby.network.routers9.msg_count.Response_Data::1         3474                      
system.ruby.network.routers9.msg_count.Writeback_Control::0           63                      
system.ruby.network.routers9.msg_count.Writeback_Data::0           22                      
system.ruby.network.routers9.percent_links_utilized     0.884047                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.014548                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2163.152483                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.014767                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2509.094670                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.007785                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.002651                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.007791                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2514.488166                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     4.016447                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1          712                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        89280                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1           89                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1         2232                      
system.ruby.network.routers9.throttle1.link_utilization     3.454220                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0        17896                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         3384                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        49680                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0          504                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0          880                      
system.ruby.network.routers9.throttle1.msg_count.Control::0         2237                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          423                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1         1242                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0           63                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0           22                      
system.ruby.network.routers9.throttle2.link_utilization     0.485759                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0         9944                      
system.ruby.network.routers9.throttle2.msg_count.Control::0         1243                      
system.ruby.network.routers9.throttle3.link_utilization            0                      
system.ruby.network.routers9.throttle4.link_utilization            0                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        29580                      
system.ruby.outstanding_req_hist_seqr::mean     2.126335                      
system.ruby.outstanding_req_hist_seqr::gmean     1.830265                      
system.ruby.outstanding_req_hist_seqr::stdev     1.282621                      
system.ruby.outstanding_req_hist_seqr    |       10899     36.85%     36.85% |       15194     51.37%     88.21% |        2877      9.73%     97.94% |         394      1.33%     99.27% |         166      0.56%     99.83% |          46      0.16%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        29580                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        16252                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         2359                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        14168                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         2802                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        16252                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        13450                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           18212                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1733                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2223                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             30974                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            18551                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         2367                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               6404                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          3429                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          213                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        50970                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        28464                       # Number of instructions committed
system.switch_cpus.commit.committedOps          57275                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        49482                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.157492                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.319090                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        35240     71.22%     71.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         3119      6.30%     77.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         2362      4.77%     82.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         2546      5.15%     87.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         1059      2.14%     89.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          714      1.44%     91.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          535      1.08%     92.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          478      0.97%     93.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         3429      6.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        49482                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                447                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          854                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             56754                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  8921                       # Number of loads committed
system.switch_cpus.commit.membars                 128                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          134      0.23%      0.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        42100     73.51%     73.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           28      0.05%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          189      0.33%     74.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            3      0.01%     74.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           32      0.06%     74.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           72      0.13%     74.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           64      0.11%     74.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           32      0.06%     74.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           48      0.08%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         8815     15.39%     89.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         5566      9.72%     99.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          106      0.19%     99.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           86      0.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        57275                       # Class of committed instruction
system.switch_cpus.commit.refs                  14573                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               28464                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 57275                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.802558                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.802558                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         13031                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         134189                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            22777                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             16808                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           2393                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          2980                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               12209                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   158                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                8742                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               18212                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             13903                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 32857                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           842                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  69828                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            4786                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.228301                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        22683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         4535                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.875345                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        57989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.617669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.425440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            32650     56.30%     56.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             2227      3.84%     60.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1917      3.31%     63.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             2134      3.68%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             1339      2.31%     69.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             1203      2.07%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             1398      2.41%     73.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             1394      2.40%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            13727     23.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        57989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads              1467                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              526                       # number of floating regfile writes
system.switch_cpus.idleCycles                   21783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         3001                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             8999                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.094269                       # Inst execution rate
system.switch_cpus.iew.exec_refs                20907                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               8727                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            7223                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         15805                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          234                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          413                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        11888                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       108270                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         12180                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         5110                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         87292                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             55                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           2393                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            97                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          975                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         6886                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         6237                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         2863                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             89370                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 86155                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.649178                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             58017                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.080016                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  87029                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           123086                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           68142                       # number of integer regfile writes
system.switch_cpus.ipc                       0.356817                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.356817                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          968      1.05%      1.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         67950     73.54%     74.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           31      0.03%     74.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           204      0.22%     74.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           27      0.03%     74.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          579      0.63%     75.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           42      0.05%     75.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          116      0.13%     75.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           83      0.09%     75.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           36      0.04%     75.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           52      0.06%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     75.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        12715     13.76%     89.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         9211      9.97%     99.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          237      0.26%     99.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          143      0.15%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          92394                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            1345                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         2680                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         1264                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         2349                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                1813                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019622                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1213     66.91%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.06%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            181      9.98%     76.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           402     22.17%     99.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            2      0.11%     99.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           14      0.77%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          91894                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       242847                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        84891                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       156962                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             107638                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             92394                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          632                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        51009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          929                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          419                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        61252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        57989                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.593302                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.454190                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        35992     62.07%     62.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         3266      5.63%     67.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         2992      5.16%     72.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         2850      4.91%     77.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         2883      4.97%     82.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         3016      5.20%     87.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         2887      4.98%     92.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         2164      3.73%     96.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1939      3.34%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        57989                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.158226                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               13911                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   155                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         1496                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         1243                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        15805                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        11888                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           42399                       # number of misc regfile reads
system.switch_cpus.numCycles                    79772                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            9602                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         59486                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            598                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            24115                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             98                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           170                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        297585                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         125224                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       123595                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             18317                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           2264                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           2393                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles          3147                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            64140                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         1733                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       185097                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          415                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           27                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              3354                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           27                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               154272                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              225111                       # The number of ROB writes
system.switch_cpus.timesIdled                     489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF     79772000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     79772000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     79772000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     79772000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       484576                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data        87613                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      172329756                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       484576                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    150893376                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        43936                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     11947106                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        15143                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        12081                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        22377387                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         5986                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1656865                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  1885483628341                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  267622311087                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   6074512360                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   1098292634                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      2160278744422                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 1885483628341                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   6074512360                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1891558140701                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 149214887429                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    550769694                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     149765657123                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 1885483628341                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 416837198516                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   6074512360                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   1649062328                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     2310044401544                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     79772000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED     79772000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     79772000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        39776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              39776                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         1243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1243                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    498621070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             498621070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    498621070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            498621070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      1243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000460500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2474                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1243                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1243                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     20674480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                48641980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16632.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39132.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      762                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1243                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.305785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.155477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.719159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          245     50.62%     50.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          154     31.82%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           40      8.26%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      3.51%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      1.03%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      1.03%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.24%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.41%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      2.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          484                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  79552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   39776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       997.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    498.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      79812000                       # Total gap between requests
system.mem_ctrls.avgGap                      64209.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        39776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 498621070.049641489983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         1243                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     48641980                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     39132.73                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    61.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               652783                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         319334.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2734116                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1556784.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     7127093.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     497935.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       12888046.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        161.561034                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      5222000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     70950000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         807629.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         396211.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3582810                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1556784.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     7265114.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     378554.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       13987102.850000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        175.338500                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      3775500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     72396500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       92143000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30625289000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                30630718000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              309090468                       # Simulator instruction rate (inst/s)
host_mem_usage                                9904400                       # Number of bytes of host memory used
host_op_rate                                560928455                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              116325040                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14404455                       # Number of instructions simulated
sim_ops                                      26171548                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5429000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.Directory_Controller.Fetch           1655      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1655      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1654      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1654      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          426                      
system.ruby.IFETCH.hit_latency_hist_seqr |         426    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          426                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          513                      
system.ruby.IFETCH.latency_hist_seqr     |         513    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          513                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           87                      
system.ruby.IFETCH.miss_latency_hist_seqr |          87    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           87                      
system.ruby.L1Cache_Controller.Ack_all   |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            4                      
system.ruby.L1Cache_Controller.Data_Exclusive |         459    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          459                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2193    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2193                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          64    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           64                      
system.ruby.L1Cache_Controller.E.Load    |        4988    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         4988                      
system.ruby.L1Cache_Controller.E.Store   |          63    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           63                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         105    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          105                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         459    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          459                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2088    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2088                      
system.ruby.L1Cache_Controller.Ifetch    |       15517    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        15517                      
system.ruby.L1Cache_Controller.L1_Replacement |        1281    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1281                      
system.ruby.L1Cache_Controller.Load      |       11010    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        11010                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           23                      
system.ruby.L1Cache_Controller.M.Load    |        5514    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         5514                      
system.ruby.L1Cache_Controller.M.Store   |        6378    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         6378                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          19    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           19                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          87    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           87                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2069    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2069                      
system.ruby.L1Cache_Controller.NP.Load   |         480    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          480                      
system.ruby.L1Cache_Controller.NP.Store  |         105    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          105                      
system.ruby.L1Cache_Controller.S.Ifetch  |       13429    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        13429                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1194    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1194                      
system.ruby.L1Cache_Controller.S.Load    |          28    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           28                      
system.ruby.L1Cache_Controller.S.Store   |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            4                      
system.ruby.L1Cache_Controller.SM.Ack_all |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            4                      
system.ruby.L1Cache_Controller.Store     |        6550    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         6550                      
system.ruby.L1Cache_Controller.WB_Ack    |          87    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           87                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          568      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           95      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1144      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          415      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            480      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            105      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2068      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             87      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           44      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           19      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           87      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          558      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1654      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          415      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           95      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1145      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            6      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          904      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            4      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           10      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          369                      
system.ruby.LD.hit_latency_hist_seqr     |         369    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          369                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          380                      
system.ruby.LD.latency_hist_seqr         |         380    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           380                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           11                      
system.ruby.LD.miss_latency_hist_seqr    |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           11                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           14                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           14                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           14                      
system.ruby.RMW_Read.latency_hist_seqr   |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           14                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          212                      
system.ruby.ST.hit_latency_hist_seqr     |         212    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          212                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          221                      
system.ruby.ST.latency_hist_seqr         |         221    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           221                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            9                      
system.ruby.ST.miss_latency_hist_seqr    |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    339                       # delay histogram for all message
system.ruby.delayHist                    |         339    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      339                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           127                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         127    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             127                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           212                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         212    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             212                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4011.051757                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.009947                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         1021                      
system.ruby.hit_latency_hist_seqr        |        1021    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         1021                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          615                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          595                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           20                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          514                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          426                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           88                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             8                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.103979                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.019801                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3504.236507                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001842                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.019341                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          107                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            2                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          105                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          107                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             2                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          105                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.010039                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   504.236507                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001842                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           1128                      
system.ruby.latency_hist_seqr            |        1128    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             1128                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          107                      
system.ruby.miss_latency_hist_seqr       |         107    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          107                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.001842                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2011.051757                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1504.236507                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2504.236507                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.001842                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3011.051757                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             5088                      
system.ruby.network.msg_byte.Response_Control          480                      
system.ruby.network.msg_byte.Response_Data        25440                      
system.ruby.network.msg_count.Control             636                      
system.ruby.network.msg_count.Response_Control           60                      
system.ruby.network.msg_count.Response_Data          636                      
system.ruby.network.routers0.msg_bytes.Control::0          856                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          160                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         4280                      
system.ruby.network.routers0.msg_count.Control::0          107                      
system.ruby.network.routers0.msg_count.Response_Control::2           20                      
system.ruby.network.routers0.msg_count.Response_Data::1          107                      
system.ruby.network.routers0.percent_links_utilized    38.577547                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3004.236507                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001842                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    61.480015                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         4280                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          107                      
system.ruby.network.routers0.throttle1.link_utilization    15.675078                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          856                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          160                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          107                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           20                      
system.ruby.network.routers1.msg_bytes.Control::0         1696                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          160                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         8480                      
system.ruby.network.routers1.msg_count.Control::0          212                      
system.ruby.network.routers1.msg_count.Response_Control::2           20                      
system.ruby.network.routers1.msg_count.Response_Data::1          212                      
system.ruby.network.routers1.percent_links_utilized    61.429361                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001842                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1511.051757                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1004.236507                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    53.757598                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          856                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          160                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         4200                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          107                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           20                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          105                      
system.ruby.network.routers1.throttle1.link_utilization    69.101124                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          840                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         4280                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          105                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          107                      
system.ruby.network.routers2.msg_bytes.Control::0          840                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         4200                      
system.ruby.network.routers2.msg_count.Control::0          105                      
system.ruby.network.routers2.msg_count.Response_Data::1          105                      
system.ruby.network.routers2.percent_links_utilized    22.851814                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3511.051757                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     7.621109                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          840                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          105                      
system.ruby.network.routers2.throttle1.link_utilization    38.082520                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         4200                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          105                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         1696                      
system.ruby.network.routers9.msg_bytes.Response_Control::2          160                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         8480                      
system.ruby.network.routers9.msg_count.Control::0          212                      
system.ruby.network.routers9.msg_count.Response_Control::2           20                      
system.ruby.network.routers9.msg_count.Response_Data::1          212                      
system.ruby.network.routers9.percent_links_utilized    13.650969                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2004.236507                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.009854                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.001842                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.009670                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2511.051757                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    61.480015                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         4280                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          107                      
system.ruby.network.routers9.throttle1.link_utilization    53.757598                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          856                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2          160                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1         4200                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          107                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           20                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1          105                      
system.ruby.network.routers9.throttle2.link_utilization     7.621109                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          840                      
system.ruby.network.routers9.throttle2.msg_count.Control::0          105                      
system.ruby.network.routers9.throttle3.link_utilization            0                      
system.ruby.network.routers9.throttle4.link_utilization            0                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         1126                      
system.ruby.outstanding_req_hist_seqr::mean     2.531972                      
system.ruby.outstanding_req_hist_seqr::gmean     2.221260                      
system.ruby.outstanding_req_hist_seqr::stdev     1.354613                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |         230     20.43%     20.43% |         434     38.54%     58.97% |         261     23.18%     82.15% |         120     10.66%     92.81% |          28      2.49%     95.29% |          33      2.93%     98.22% |           8      0.71%     98.93% |          12      1.07%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         1126                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          645                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           99                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          592                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           91                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          645                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          554                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             688                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              43                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           93                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1730                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             1017                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           98                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                338                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           154                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         1461                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1422                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2757                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         2765                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.997107                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.180194                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2076     75.08%     75.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          159      5.75%     80.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          104      3.76%     84.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          118      4.27%     88.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           56      2.03%     90.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           37      1.34%     92.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           32      1.16%     93.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           29      1.05%     94.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          154      5.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         2765                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 28                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           24                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2753                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   361                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         2165     78.53%     78.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.25%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          348     12.62%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          209      7.58%     99.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           13      0.47%     99.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           14      0.51%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2757                       # Class of committed instruction
system.switch_cpus.commit.refs                    584                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1422                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2757                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.817862                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.817862                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           286                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           4937                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1879                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               664                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            100                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            94                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 447                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     3                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 286                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 688                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               543                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  1076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            53                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   2597                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             200                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.126727                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         1847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          134                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.478357                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         3023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.726100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.039624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             2141     70.82%     70.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               85      2.81%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               83      2.75%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               48      1.59%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               58      1.92%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               40      1.32%     81.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               47      1.55%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               59      1.95%     84.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              462     15.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         3023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               14                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          119                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              420                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.665868                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  733                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                286                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             159                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           548                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          352                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         4230                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           447                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          198                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          3615                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            100                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           19                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          187                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          128                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          113                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              3755                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  3583                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.666578                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              2503                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.659974                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   3608                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             5034                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2864                       # number of integer regfile writes
system.switch_cpus.ipc                       0.261927                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.261927                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           29      0.76%      0.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          3006     78.69%     79.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.18%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          461     12.07%     91.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          290      7.59%     99.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           13      0.34%     99.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           14      0.37%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           3820                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              28                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           56                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           28                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  73                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019110                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              72     98.63%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              1      1.37%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           3836                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        10678                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         3555                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         5664                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               4229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              3820                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         1461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued            5                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         1533                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         3023                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.263645                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.237612                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2083     68.91%     68.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          173      5.72%     74.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          104      3.44%     78.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          122      4.04%     82.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          112      3.70%     85.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          137      4.53%     90.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          153      5.06%     95.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           90      2.98%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           49      1.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         3023                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.703629                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 543                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            2                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            7                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          548                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          352                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1698                       # number of misc regfile reads
system.switch_cpus.numCycles                     5429                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             281                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          3068                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              1                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             1915                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             5                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         11069                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           4687                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         4845                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               721                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            100                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles             6                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1760                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           16                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         6689                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                19                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 6829                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                8711                       # The number of ROB writes
system.switch_cpus.timesIdled                      59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::OFF      5429000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5429000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      5429000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      5429000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       502016                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data        90719                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      172350302                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       502016                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    150910816                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        45555                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     11948725                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        15688                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        12508                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        22378359                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         6209                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1657088                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  27704696997605                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  3932357156014                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  92469331369                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  16710075520                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      31746233560508                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 27704696997605                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  92469331369                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 27797166328974                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 2192516117149                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   8391048075                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     2200907165224                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 27704696997605                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 6124873273163                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  92469331369                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  25101123596                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     33947140725732                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      5429000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED      5429000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      5429000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               3328                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 104                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    613004237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             613004237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    613004237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            613004237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000416500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         105                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      1197499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 3559999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11404.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33904.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       86                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   105                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           21                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.476537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.528447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            6     28.57%     28.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            6     28.57%     57.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3     14.29%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      4.76%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      4.76%     80.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      9.52%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      9.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           21                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   6720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    3360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1237.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    618.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       5457000                       # Total gap between requests
system.mem_ctrls.avgGap                      51971.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         3360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 618898508.012525320053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      3559999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     33904.75                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         18217.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         11827.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              162624                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155678.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     454616.550000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     60186.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       863149.950000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        158.988755                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       648000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      4421000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         39470.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         19219.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        370986.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155678.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     513699.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      9082.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1108136.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        204.114238                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      5069000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       97572000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30630718000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                30823590000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  13132                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                    23862                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1098.28                       # Real time elapsed on the host
host_tick_rate                                 175613                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14423054                       # Number of instructions simulated
sim_ops                                      26207284                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000193                       # Number of seconds simulated
sim_ticks                                   192872000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles           25248                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                167693                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    22                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total            1568                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         2104                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1568                      
system.ruby.DMA_Controller.Data          |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total           2104                      
system.ruby.DMA_Controller.READY.ReadRequest |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         2104                      
system.ruby.DMA_Controller.READY.WriteRequest |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1568                      
system.ruby.DMA_Controller.ReadRequest   |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         2104                      
system.ruby.DMA_Controller.WriteRequest  |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1568                      
system.ruby.Directory_Controller.DMA_READ         2104      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1568      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2278      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         2104      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1568      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2278      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         2104      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2278      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         4382      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         6597                      
system.ruby.IFETCH.hit_latency_hist_seqr |        6597    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         6597                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         7525                      
system.ruby.IFETCH.latency_hist_seqr     |        7525    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         7525                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          928                      
system.ruby.IFETCH.miss_latency_hist_seqr |         928    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          928                      
system.ruby.L1Cache_Controller.Ack       |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            2                      
system.ruby.L1Cache_Controller.Ack_all   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            8                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.Data_Exclusive |         547    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          547                      
system.ruby.L1Cache_Controller.Data_all_Acks |        3195     99.94%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         3197                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          82    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           82                      
system.ruby.L1Cache_Controller.E.Load    |        7312    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7312                      
system.ruby.L1Cache_Controller.E.Store   |          83    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           83                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.I.Load    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         170     98.84%     98.84% |           2      1.16%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          172                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         547    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          547                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3025    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3025                      
system.ruby.L1Cache_Controller.Ifetch    |       23044    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        23044                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            2                      
system.ruby.L1Cache_Controller.L1_Replacement |        2140    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         2140                      
system.ruby.L1Cache_Controller.Load      |       16525    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        16525                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           32                      
system.ruby.L1Cache_Controller.M.Load    |        8598    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         8598                      
system.ruby.L1Cache_Controller.M.Store   |        9618    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         9618                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           23                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |         114    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total          114                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2995    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2995                      
system.ruby.L1Cache_Controller.NP.Load   |         577    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          577                      
system.ruby.L1Cache_Controller.NP.Store  |         170     98.84%     98.84% |           2      1.16%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          172                      
system.ruby.L1Cache_Controller.S.Ifetch  |       20026    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        20026                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            2                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2026    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2026                      
system.ruby.L1Cache_Controller.S.Load    |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           36                      
system.ruby.L1Cache_Controller.S.Store   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            8                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Ack_all |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            8                      
system.ruby.L1Cache_Controller.Store     |        9879     99.98%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         9881                      
system.ruby.L1Cache_Controller.WB_Ack    |         114    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total          114                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          727      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          158      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1628      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          492      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            579      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            172      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2995      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX            114      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS           55      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           23      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX          114      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          711      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            2      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2278      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          492      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          158      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1628      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           30      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1344      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           16      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              2      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         5416                      
system.ruby.LD.hit_latency_hist_seqr     |        5416    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         5416                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         5515                      
system.ruby.LD.latency_hist_seqr         |        5515    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          5515                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           99                      
system.ruby.LD.miss_latency_hist_seqr    |          99    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           99                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           22                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           22                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           22                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           22                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           22                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           22                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           22                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           22                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          110                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         110    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          110                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          115                      
system.ruby.RMW_Read.latency_hist_seqr   |         115    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          115                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            5                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         3106                      
system.ruby.ST.hit_latency_hist_seqr     |        3106    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         3106                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         3172                      
system.ruby.ST.latency_hist_seqr         |        3172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          3172                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           66                      
system.ruby.ST.miss_latency_hist_seqr    |          66    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           66                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                   3044                       # delay histogram for all message
system.ruby.delayHist::mean                  0.032194                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.384058                       # delay histogram for all message
system.ruby.delayHist                    |        3018     99.15%     99.15% |           8      0.26%     99.41% |          16      0.53%     99.93% |           0      0.00%     99.93% |           1      0.03%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     3044                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          1285                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.043580                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.415396                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        1271     98.91%     98.91% |           0      0.00%     98.91% |           0      0.00%     98.91% |           0      0.00%     98.91% |          14      1.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            1285                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          1753                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.023959                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.359948                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1741     99.32%     99.32% |           8      0.46%     99.77% |           2      0.11%     99.89% |           0      0.00%     99.89% |           1      0.06%     99.94% |           1      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            1753                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples             6                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total               6                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.011134                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4241.185863                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.011137                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.011724                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        15273                      
system.ruby.hit_latency_hist_seqr        |       15273    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        15273                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         8844                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         8676                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          168                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         7523                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         6597                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          926                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           136                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.042632                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.133539                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.005815                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  1448.709517                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   413.911820                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.002916                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3524.177955                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000412                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            2                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            2                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time   206.977945                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time   413.950706                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time  1448.328436                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time   413.802940                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time  1655.585063                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time   206.946837                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.003230                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.002914                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4002.701273                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         1097                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          470                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          627                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         1093                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           470                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          623                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.004114                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   522.211625                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001623                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3502.834782                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          16371                      
system.ruby.latency_hist_seqr            |       16371    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            16371                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         1098                      
system.ruby.miss_latency_hist_seqr       |        1098    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         1098                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.002909                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2001.700610                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time   827.813271                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.000412                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.001615                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2001.068066                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.002906                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1523.003601                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.int_link_buffers005.avg_stall_time   620.891062                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.011137                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  1500.064810                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.int_link_buffers009.avg_stall_time   827.891043                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.int_link_buffers010.avg_stall_time   829.083543                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.int_link_buffers011.avg_stall_time   620.832733                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_buf_msgs     0.009519                       # Average number of messages in buffer
system.ruby.network.int_link_buffers012.avg_stall_time  3497.252066                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.002916                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2524.180547                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.int_link_buffers029.avg_stall_time  1034.805474                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.002914                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3002.701273                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.001623                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  2502.834782                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.011134                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3241.185863                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.int_link_buffers037.avg_stall_time  1241.704352                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.network.int_link_buffers038.avg_stall_time  1034.533273                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_buf_msgs     0.009519                       # Average number of messages in buffer
system.ruby.network.int_link_buffers040.avg_stall_time  2184.758546                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            41280                      
system.ruby.network.msg_byte.Request_Control          144                      
system.ruby.network.msg_byte.Response_Control         4656                      
system.ruby.network.msg_byte.Response_Data       458880                      
system.ruby.network.msg_byte.Writeback_Control       126192                      
system.ruby.network.msg_byte.Writeback_Data         1080                      
system.ruby.network.msg_count.Control            5160                      
system.ruby.network.msg_count.Request_Control           18                      
system.ruby.network.msg_count.Response_Control          582                      
system.ruby.network.msg_count.Response_Data        11472                      
system.ruby.network.msg_count.Writeback_Control        15774                      
system.ruby.network.msg_count.Writeback_Data           27                      
system.ruby.network.routers0.msg_bytes.Control::0         8760                      
system.ruby.network.routers0.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          264                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         1272                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        43760                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          144                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers0.msg_count.Control::0         1095                      
system.ruby.network.routers0.msg_count.Request_Control::2            2                      
system.ruby.network.routers0.msg_count.Response_Control::1           33                      
system.ruby.network.routers0.msg_count.Response_Control::2          159                      
system.ruby.network.routers0.msg_count.Response_Data::1         1094                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           18                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers0.percent_links_utilized     1.528021                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.002916                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3024.179251                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time  1241.758792                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.002940                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1501.700610                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time   620.863842                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000412                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     2.442812                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          264                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        43680                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2            2                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           33                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         1092                      
system.ruby.network.routers0.throttle1.link_utilization     0.613231                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         8760                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         1272                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          144                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         1095                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          159                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           18                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers1.msg_bytes.Control::0        13760                      
system.ruby.network.routers1.msg_bytes.Request_Control::2           48                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          248                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         1288                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        68640                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          144                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers1.msg_count.Control::0         1720                      
system.ruby.network.routers1.msg_count.Request_Control::2            6                      
system.ruby.network.routers1.msg_count.Response_Control::1           31                      
system.ruby.network.routers1.msg_count.Response_Control::2          161                      
system.ruby.network.routers1.msg_count.Response_Data::1         1716                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           18                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers1.percent_links_utilized     2.413583                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.002914                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3502.701273                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.001623                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3002.834782                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.001625                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1501.068066                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.002948                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1023.004897                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time   413.929967                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     2.090117                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         8776                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         1288                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        25040                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          144                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         1097                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          161                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          626                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           18                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers1.throttle1.link_utilization     2.737048                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         4984                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2           48                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          248                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        43600                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          623                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2            6                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           31                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         1090                      
system.ruby.network.routers2.msg_bytes.Control::0         4984                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       109120                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0        29376                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1        12544                      
system.ruby.network.routers2.msg_count.Control::0          623                      
system.ruby.network.routers2.msg_count.Response_Data::1         2728                      
system.ruby.network.routers2.msg_count.Writeback_Control::0         3672                      
system.ruby.network.routers2.msg_count.Writeback_Control::1         1568                      
system.ruby.network.routers2.percent_links_utilized     1.907223                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.011134                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3741.185863                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.011228                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1000.064810                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.771237                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         4984                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0        29376                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          623                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0         3672                      
system.ruby.network.routers2.throttle1.link_utilization     3.043210                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       109120                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1        12544                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         2728                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1         1568                      
system.ruby.network.routers3.msg_bytes.Control::0           16                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers3.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers3.msg_bytes.Response_Control::2           16                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers3.msg_count.Control::0            2                      
system.ruby.network.routers3.msg_count.Request_Control::2            4                      
system.ruby.network.routers3.msg_count.Response_Control::1            2                      
system.ruby.network.routers3.msg_count.Response_Control::2            2                      
system.ruby.network.routers3.msg_count.Response_Data::1            6                      
system.ruby.network.routers3.percent_links_utilized     0.002592                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time  1448.646004                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time  1241.432151                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time   620.922171                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time   622.188554                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time   413.891081                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.001815                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            4                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            2                      
system.ruby.network.routers3.throttle1.link_utilization     0.003370                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0           16                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2           16                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            2                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            2                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            2                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            4                      
system.ruby.network.routers4.msg_bytes.Response_Data::1        84160                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0        29376                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1        12544                      
system.ruby.network.routers4.msg_count.Response_Data::1         2104                      
system.ruby.network.routers4.msg_count.Writeback_Control::0         3672                      
system.ruby.network.routers4.msg_count.Writeback_Control::1         1568                      
system.ruby.network.routers4.percent_links_utilized     1.021403                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.009519                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time  2621.689516                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.009519                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time  3060.104631                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     1.566842                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1        84160                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1        12544                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1         2104                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1         1568                      
system.ruby.network.routers4.throttle1.link_utilization     0.475963                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0        29376                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0         3672                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0        13760                      
system.ruby.network.routers9.msg_bytes.Request_Control::2           48                      
system.ruby.network.routers9.msg_bytes.Response_Control::1          264                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         1288                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       152960                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0        29520                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::1        12544                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers9.msg_count.Control::0         1720                      
system.ruby.network.routers9.msg_count.Request_Control::2            6                      
system.ruby.network.routers9.msg_count.Response_Control::1           33                      
system.ruby.network.routers9.msg_count.Response_Control::2          161                      
system.ruby.network.routers9.msg_count.Response_Data::1         3824                      
system.ruby.network.routers9.msg_count.Writeback_Control::0         3690                      
system.ruby.network.routers9.msg_count.Writeback_Control::1         1568                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers9.percent_links_utilized     0.763647                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.002919                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2024.181843                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers02.avg_stall_time   827.849564                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.002955                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2502.701273                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.001623                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time  2002.834782                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.011134                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2741.185863                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers10.avg_stall_time  1034.760108                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers11.avg_stall_time   827.631803                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_buf_msgs     0.009519                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers13.avg_stall_time  1747.824984                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     2.442812                      
system.ruby.network.routers9.throttle0.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1          264                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        43680                      
system.ruby.network.routers9.throttle0.msg_count.Request_Control::2            2                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1           33                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1         1092                      
system.ruby.network.routers9.throttle1.link_utilization     2.090117                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         8776                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         1288                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        25040                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0          144                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0          360                      
system.ruby.network.routers9.throttle1.msg_count.Control::0         1097                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          161                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1          626                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0           18                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            9                      
system.ruby.network.routers9.throttle2.link_utilization     0.771237                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0         4984                      
system.ruby.network.routers9.throttle2.msg_bytes.Writeback_Control::0        29376                      
system.ruby.network.routers9.throttle2.msg_count.Control::0          623                      
system.ruby.network.routers9.throttle2.msg_count.Writeback_Control::0         3672                      
system.ruby.network.routers9.throttle3.link_utilization     0.001815                      
system.ruby.network.routers9.throttle3.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers9.throttle3.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers9.throttle3.msg_count.Request_Control::2            4                      
system.ruby.network.routers9.throttle3.msg_count.Response_Data::1            2                      
system.ruby.network.routers9.throttle4.link_utilization     1.566842                      
system.ruby.network.routers9.throttle4.msg_bytes.Response_Data::1        84160                      
system.ruby.network.routers9.throttle4.msg_bytes.Writeback_Control::1        12544                      
system.ruby.network.routers9.throttle4.msg_count.Response_Data::1         2104                      
system.ruby.network.routers9.throttle4.msg_count.Writeback_Control::1         1568                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples        16342                      
system.ruby.outstanding_req_hist_seqr::mean     2.233264                      
system.ruby.outstanding_req_hist_seqr::gmean     1.961099                      
system.ruby.outstanding_req_hist_seqr::stdev     1.172863                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        4856     29.71%     29.71% |        5996     36.69%     66.41% |        3446     21.09%     87.49% |        1329      8.13%     95.62% |         445      2.72%     98.35% |         157      0.96%     99.31% |          83      0.51%     99.82% |          24      0.15%     99.96% |           6      0.04%    100.00%
system.ruby.outstanding_req_hist_seqr::total        16342                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.009532                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time   437.166878                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.057116                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time  2622.954604                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.009519                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time  3058.617894                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         8216                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1142                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         7430                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         1303                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         8216                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6913                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            9146                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             751                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1064                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             20492                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            12220                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1142                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               4118                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          2293                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           89                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        21654                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        18599                       # Number of instructions committed
system.switch_cpus.commit.committedOps          35736                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        26530                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.347003                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.509746                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        18183     68.54%     68.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         1746      6.58%     75.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         1095      4.13%     79.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         1474      5.56%     84.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          623      2.35%     87.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          476      1.79%     88.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          318      1.20%     90.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          322      1.21%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         2293      8.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        26530                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                461                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          426                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             35465                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  5147                       # Number of loads committed
system.switch_cpus.commit.membars                  44                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           43      0.12%      0.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        27153     75.98%     76.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           49      0.14%     76.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           19      0.05%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           20      0.06%     76.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           16      0.04%     76.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           16      0.04%     76.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           70      0.20%     76.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           12      0.03%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         5001     13.99%     90.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         3040      8.51%     99.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          146      0.41%     99.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          151      0.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        35736                       # Class of committed instruction
system.switch_cpus.commit.refs                   8338                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               18599                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 35736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.286306                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.286306                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          5011                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          69269                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            13672                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              8813                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           1154                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          1440                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                6529                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    21                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                3983                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                9146                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              7647                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 15535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           458                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  37881                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            2308                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.215084                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        13401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         2054                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.890836                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        30090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.507112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.359180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            17360     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              989      3.29%     60.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1054      3.50%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             1028      3.42%     67.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              863      2.87%     70.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              715      2.38%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              796      2.65%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              825      2.74%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             6460     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        30090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               534                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              339                       # number of floating regfile writes
system.switch_cpus.idleCycles                   12433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1415                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             5137                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.123204                       # Inst execution rate
system.switch_cpus.iew.exec_refs                10504                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               3980                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2741                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          8160                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           90                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         5161                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        57372                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          6524                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         2545                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         47762                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             28                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           265                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           1154                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           298                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          428                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         3011                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1970                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1352                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           63                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             50817                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 47287                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.644351                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             32744                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.112033                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  47661                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            67987                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           37864                       # number of integer regfile writes
system.switch_cpus.ipc                       0.437387                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.437387                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          318      0.63%      0.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         38502     76.54%     77.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           56      0.11%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             3      0.01%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           29      0.06%     77.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           36      0.07%     77.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           20      0.04%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           28      0.06%     77.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           18      0.04%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           73      0.15%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           12      0.02%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         6781     13.48%     91.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         4099      8.15%     99.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          170      0.34%     99.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          161      0.32%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          50306                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             565                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         1125                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          545                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          697                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                1195                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023755                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1006     84.18%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     84.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            101      8.45%     92.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            83      6.95%     99.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            3      0.25%     99.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            2      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          50618                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       131181                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        46742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        78332                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              57162                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             50306                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          210                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        21641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          408                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        27478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        30090                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.671851                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.502681                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        18406     61.17%     61.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         1630      5.42%     66.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         1463      4.86%     71.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         1452      4.83%     76.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         1461      4.86%     81.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1603      5.33%     86.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1869      6.21%     92.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1327      4.41%     97.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          879      2.92%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        30090                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.183030                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                7647                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    39                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          403                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          328                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         8160                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         5161                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           22627                       # number of misc regfile reads
system.switch_cpus.numCycles                    42523                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles               150349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles            3555                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         38447                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            244                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            14282                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             47                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            73                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        157325                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          65217                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        67623                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              9598                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            681                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           1154                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles          1104                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            29169                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          590                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        96101                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          397                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           28                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              1452                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                81627                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              118400                       # The number of ROB writes
system.switch_cpus.timesIdled                     288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.numPwrStateTransitions            4                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean     75175500                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 2672156.526104                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value     73286000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value     77065000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total            2                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON      2762000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED    150351000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF     39759000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    192872000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    192872000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    192872000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath        17152                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       746752                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       134632                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      172656103                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       746752                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    151155552                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        50176                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        68856                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     12022210                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath          536                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        23336                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        18593                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        22392628                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1568                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            2                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         9402                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1661851                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath     88929445                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  779837405118                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  110688783234                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   3871749139                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data    698038077                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      895184905015                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 779837405118                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   3871749139                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 783709154258                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    260151811                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache        41478                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data  61715386370                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    357003609                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total      62332583268                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath    349081256                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache        41478                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 779837405118                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 172404169605                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   3871749139                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   1055041686                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     957517488282                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    192872000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED    192872000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    192872000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        87296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              87296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0        50176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           50176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         2728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0         1568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1568                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    452611058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             452611058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0    260151811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            260151811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    712762869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            712762869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      3513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139144000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           14                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4094                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                815                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2727                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1568                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2727                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   782                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               64                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    159365992                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               220723492                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     58440.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                80940.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        27                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     711                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2727                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 1568                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     29                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    632.888889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   395.165028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   429.334138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           77     21.94%     21.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     11.97%     33.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           13      3.70%     37.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      3.13%     40.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      2.85%     43.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      3.13%     46.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.42%     48.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.71%     49.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          176     50.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     310.928571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.444864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    749.269127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           11     78.57%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            14                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      54.357143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     49.531727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     18.541459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17             2     14.29%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      7.14%     21.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      7.14%     28.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      7.14%     35.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             7     50.00%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      7.14%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      7.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 174528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   48704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   87264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                50176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       904.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       252.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    452.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    260.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     192713000                       # Total gap between requests
system.mem_ctrls.avgGap                      44869.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        87264                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0        24352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 452445144.966610014439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 126259902.940810486674                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         2727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0         1568                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    220723492                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0   1943849476                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     80940.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0   1239699.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         519190.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         252806.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6408402                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2038784                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3814120.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     5755881.250000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     11130084.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       29919268.650000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        155.124998                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    131601750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     52450250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         555624.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         266112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7450212                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             991518                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3814120.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     5993599.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     10924468.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       29995655.500000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        155.521048                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    129300250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     54751750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      290444000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30823590000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                31276030000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3018965                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                  5499829                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.09                       # Real time elapsed on the host
host_tick_rate                               88926299                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15359645                       # Number of instructions simulated
sim_ops                                      27982004                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000452                       # Number of seconds simulated
sim_ticks                                   452440000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total            1568                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         2104                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1568                      
system.ruby.DMA_Controller.Data          |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total           2104                      
system.ruby.DMA_Controller.READY.ReadRequest |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         2104                      
system.ruby.DMA_Controller.READY.WriteRequest |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1568                      
system.ruby.DMA_Controller.ReadRequest   |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         2104                      
system.ruby.DMA_Controller.WriteRequest  |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1568                      
system.ruby.Directory_Controller.DMA_READ         2104      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1568      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           5643      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         2104      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1568      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         5643      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         2104      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         5643      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         7747      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       200015                      
system.ruby.IFETCH.hit_latency_hist_seqr |      200015    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       200015                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples       200311                      
system.ruby.IFETCH.latency_hist_seqr     |      200311    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       200311                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          296                      
system.ruby.IFETCH.miss_latency_hist_seqr |         296    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          296                      
system.ruby.L1Cache_Controller.Ack       |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            2                      
system.ruby.L1Cache_Controller.Ack_all   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            8                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.Data_Exclusive |        2211    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         2211                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5067     99.96%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         5069                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        1180    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         1180                      
system.ruby.L1Cache_Controller.E.Load    |       77651    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        77651                      
system.ruby.L1Cache_Controller.E.Store   |         122    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          122                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.I.Load    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1745     99.89%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1747                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        2211    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         2211                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3322    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3322                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      223355    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       223355                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            2                      
system.ruby.L1Cache_Controller.L1_Replacement |        4238    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         4238                      
system.ruby.L1Cache_Controller.Load      |      233861    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       233861                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.M.L1_Replacement |         734    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total          734                      
system.ruby.L1Cache_Controller.M.Load    |      153930    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       153930                      
system.ruby.L1Cache_Controller.M.Store   |      112617    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       112617                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           23                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        1914    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         1914                      
system.ruby.L1Cache_Controller.NP.Ifetch |        3291    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3291                      
system.ruby.L1Cache_Controller.NP.Load   |        2242    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         2242                      
system.ruby.L1Cache_Controller.NP.Store  |        1745     99.89%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1747                      
system.ruby.L1Cache_Controller.S.Ifetch  |      220041    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       220041                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            2                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2322    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2322                      
system.ruby.L1Cache_Controller.S.Load    |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           36                      
system.ruby.L1Cache_Controller.S.Store   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            8                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Ack_all |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            8                      
system.ruby.L1Cache_Controller.Store     |      114492    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       114494                      
system.ruby.L1Cache_Controller.WB_Ack    |        1914    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         1914                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         3966      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         1727      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1839      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2077      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           2244      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           1747      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         3291      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           1914      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS          134      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           23      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         1914      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         3950      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            2      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          5643      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2077      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         1727      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1839      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           31      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         1429      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           16      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              2      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples       215671                      
system.ruby.LD.hit_latency_hist_seqr     |      215671    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total       215671                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples       217336                      
system.ruby.LD.latency_hist_seqr         |      217336    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total        217336                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples         1665                      
system.ruby.LD.miss_latency_hist_seqr    |        1665    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         1665                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         3834                      
system.ruby.RMW_Read.hit_latency_hist_seqr |        3834    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         3834                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples         3834                      
system.ruby.RMW_Read.latency_hist_seqr   |        3834    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         3834                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        99204                      
system.ruby.ST.hit_latency_hist_seqr     |       99204    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        99204                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples       100779                      
system.ruby.ST.latency_hist_seqr         |      100779    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        100779                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples         1575                      
system.ruby.ST.miss_latency_hist_seqr    |        1575    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1575                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                  17276                       # delay histogram for all message
system.ruby.delayHist::mean                  0.167053                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.813557                       # delay histogram for all message
system.ruby.delayHist                    |       16563     95.87%     95.87% |           4      0.02%     95.90% |         698      4.04%     99.94% |           6      0.03%     99.97% |           2      0.01%     99.98% |           1      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    17276                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          8575                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.334927                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.128035                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        7867     91.74%     91.74% |           1      0.01%     91.76% |         696      8.12%     99.87% |           6      0.07%     99.94% |           2      0.02%     99.97% |           1      0.01%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            8575                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          8701                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.001609                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.071098                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        8696     99.94%     99.94% |           0      0.00%     99.94% |           3      0.03%     99.98% |           0      0.00%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            8701                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.003723                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       518724                      
system.ruby.hit_latency_hist_seqr        |      518724    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       518724                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       321949                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits       318709                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         3240                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       200311                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       200015                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          296                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles         13199                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.579104                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.214658                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.011794                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.005897                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3507.355673                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003579                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.007437                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.005897                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4174.956900                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         3536                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          171                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         3365                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         3536                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           171                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses         3365                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.006086                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   507.346279                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.003579                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples         522260                      
system.ruby.latency_hist_seqr            |      522260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           522260                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         3536                      
system.ruby.miss_latency_hist_seqr       |        3536    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         3536                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.005897                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2174.934798                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.003579                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.005897                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1507.355673                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.005897                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2507.355673                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.005897                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3174.956900                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.003579                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control           165624                      
system.ruby.network.msg_byte.Response_Control       120936                      
system.ruby.network.msg_byte.Response_Data       828120                      
system.ruby.network.msg_byte.Writeback_Control        26352                      
system.ruby.network.msg_byte.Writeback_Data        84240                      
system.ruby.network.msg_count.Control           20703                      
system.ruby.network.msg_count.Response_Control        15117                      
system.ruby.network.msg_count.Response_Data        20703                      
system.ruby.network.msg_count.Writeback_Control         3294                      
system.ruby.network.msg_count.Writeback_Data         2106                      
system.ruby.network.routers0.msg_bytes.Control::0        28288                      
system.ruby.network.routers0.msg_bytes.Response_Control::1        14400                      
system.ruby.network.routers0.msg_bytes.Response_Control::2        25912                      
system.ruby.network.routers0.msg_bytes.Response_Data::1       141440                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0         8784                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0        28080                      
system.ruby.network.routers0.msg_count.Control::0         3536                      
system.ruby.network.routers0.msg_count.Response_Control::1         1800                      
system.ruby.network.routers0.msg_count.Response_Control::2         3239                      
system.ruby.network.routers0.msg_count.Response_Data::1         3536                      
system.ruby.network.routers0.msg_count.Writeback_Control::0         1098                      
system.ruby.network.routers0.msg_count.Writeback_Data::0          702                      
system.ruby.network.routers0.percent_links_utilized     1.504067                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.005897                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3007.355673                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.007482                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1674.934798                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.003579                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     2.117739                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1        14400                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1       141440                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1         1800                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         3536                      
system.ruby.network.routers0.throttle1.link_utilization     0.890394                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        28288                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2        25912                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0         8784                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0        28080                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         3536                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2         3239                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0         1098                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0          702                      
system.ruby.network.routers1.msg_bytes.Control::0        55208                      
system.ruby.network.routers1.msg_bytes.Response_Control::1        14400                      
system.ruby.network.routers1.msg_bytes.Response_Control::2        25912                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       276040                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0         8784                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0        28080                      
system.ruby.network.routers1.msg_count.Control::0         6901                      
system.ruby.network.routers1.msg_count.Response_Control::1         1800                      
system.ruby.network.routers1.msg_count.Response_Control::2         3239                      
system.ruby.network.routers1.msg_count.Response_Data::1         6901                      
system.ruby.network.routers1.msg_count.Writeback_Control::0         1098                      
system.ruby.network.routers1.msg_count.Writeback_Data::0          702                      
system.ruby.network.routers1.percent_links_utilized     2.439384                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.005897                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3674.956900                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.003579                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.005905                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1007.355673                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     2.449662                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        28288                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2        25912                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1       134600                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0         8784                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0        28080                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         3536                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2         3239                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         3365                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0         1098                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0          702                      
system.ruby.network.routers1.throttle1.link_utilization     2.429107                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0        26920                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1        14400                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1       141440                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         3365                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1         1800                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         3536                      
system.ruby.network.routers2.msg_bytes.Control::0        26920                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       134600                      
system.ruby.network.routers2.msg_count.Control::0         3365                      
system.ruby.network.routers2.msg_count.Response_Data::1         3365                      
system.ruby.network.routers2.percent_links_utilized     1.370845                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.514709                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0        26920                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         3365                      
system.ruby.network.routers2.throttle1.link_utilization     2.226980                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       134600                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         3365                      
system.ruby.network.routers3.percent_links_utilized     0.001105                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.000774                      
system.ruby.network.routers3.throttle1.link_utilization     0.001437                      
system.ruby.network.routers4.percent_links_utilized     0.435417                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     0.667934                      
system.ruby.network.routers4.throttle1.link_utilization     0.202900                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0        55208                      
system.ruby.network.routers9.msg_bytes.Response_Control::1        14400                      
system.ruby.network.routers9.msg_bytes.Response_Control::2        25912                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       276040                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0         8784                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0        28080                      
system.ruby.network.routers9.msg_count.Control::0         6901                      
system.ruby.network.routers9.msg_count.Response_Control::1         1800                      
system.ruby.network.routers9.msg_count.Response_Control::2         3239                      
system.ruby.network.routers9.msg_count.Response_Data::1         6901                      
system.ruby.network.routers9.msg_count.Writeback_Control::0         1098                      
system.ruby.network.routers9.msg_count.Writeback_Data::0          702                      
system.ruby.network.routers9.percent_links_utilized     0.638980                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.005897                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2007.355673                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.005899                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2674.956900                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.003579                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.003719                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     2.117739                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1        14400                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1       141440                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1         1800                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1         3536                      
system.ruby.network.routers9.throttle1.link_utilization     2.449662                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0        28288                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2        25912                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1       134600                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0         8784                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0        28080                      
system.ruby.network.routers9.throttle1.msg_count.Control::0         3536                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2         3239                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1         3365                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0         1098                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0          702                      
system.ruby.network.routers9.throttle2.link_utilization     0.514709                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0        26920                      
system.ruby.network.routers9.throttle2.msg_count.Control::0         3365                      
system.ruby.network.routers9.throttle3.link_utilization     0.000774                      
system.ruby.network.routers9.throttle4.link_utilization     0.667934                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples       520715                      
system.ruby.outstanding_req_hist_seqr::mean     2.332245                      
system.ruby.outstanding_req_hist_seqr::gmean     1.915299                      
system.ruby.outstanding_req_hist_seqr::stdev     1.618329                      
system.ruby.outstanding_req_hist_seqr    |      195036     37.46%     37.46% |      237995     45.71%     83.16% |       54035     10.38%     93.54% |       27625      5.31%     98.84% |        6015      1.16%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       520715                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       211464                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         2869                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       207483                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        74156                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       211464                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       137308                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          248980                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           19034                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2652                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            983264                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           642473                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         2869                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             223317                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        194006                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        97003                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       936591                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1774720                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       433559                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     4.093376                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.744645                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       157973     36.44%     36.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        35923      8.29%     44.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         9927      2.29%     47.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         9994      2.31%     49.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         7987      1.84%     51.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7633      1.76%     52.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         4012      0.93%     53.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6104      1.41%     55.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       194006     44.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       433559                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              38028                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        17458                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1771480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                277119                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3142      0.18%      0.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1371638     77.29%     77.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        21966      1.24%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           14      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            6      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           12      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           44      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       258160     14.55%     93.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        81785      4.61%     97.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18959      1.07%     98.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18994      1.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1774720                       # Class of committed instruction
system.switch_cpus.commit.refs                 377898                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              936591                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1774720                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.483071                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.483071                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        111809                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        1917628                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            25300                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            288498                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           2879                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         18512                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              284457                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    24                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              102397                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    14                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              248980                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            200379                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                437135                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           174                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                1013217                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            5758                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.550305                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         6984                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        93190                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.239451                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       446998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.333720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.324027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           104808     23.45%     23.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            36971      8.27%     31.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27881      6.24%     37.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            36298      8.12%     46.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            11099      2.48%     48.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            24658      5.52%     54.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            21468      4.80%     58.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            31477      7.04%     65.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           152338     34.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       446998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             19173                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            19065                       # number of floating regfile writes
system.switch_cpus.idleCycles                    5442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         3845                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           231052                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             4.057928                       # Inst execution rate
system.switch_cpus.iew.exec_refs               386853                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             102396                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           10560                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        288912                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            5                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          328                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       108548                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1871727                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        284457                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         7859                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1835969                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           2879                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             2                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38938                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3219                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        11789                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         7771                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3752                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           93                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2338607                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1831674                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.601460                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1406579                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               4.048435                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1832652                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2693069                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1498021                       # number of integer regfile writes
system.switch_cpus.ipc                       2.070089                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.070089                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         4069      0.22%      0.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1428030     77.45%     77.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        21977      1.19%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            14      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           11      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           19      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           52      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       263628     14.30%     93.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        84823      4.60%     97.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        22190      1.20%     98.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        19011      1.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1843824                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           41305                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        82606                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        38072                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        38162                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               51967                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028184                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           48414     93.16%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     93.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           3149      6.06%     99.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           400      0.77%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            2      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            2      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1850417                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4106778                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1793602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1930580                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1871715                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1843824                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        97003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2767                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       102985                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       446998                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     4.124904                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.780708                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        97162     21.74%     21.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        21122      4.73%     26.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        17936      4.01%     30.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        30952      6.92%     37.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        34668      7.76%     45.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        63114     14.12%     59.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        78220     17.50%     76.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        60180     13.46%     90.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        43644      9.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       446998                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   4.075290                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              200379                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        12133                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        17339                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       288912                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       108548                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          861412                       # number of misc regfile reads
system.switch_cpus.numCycles                   452440                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           22611                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2092196                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           5963                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            33441                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          75349                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3765                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       4710414                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        1899475                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2216849                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            298035                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            267                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           2879                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         90032                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           124652                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        19226                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      2790652                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             58496                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              2111263                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3756919                       # The number of ROB writes
system.switch_cpus.timesIdled                     133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON    452440000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    452440000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    452440000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    452440000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath        17152                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      7158912                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      1766008                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      180699639                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      7158912                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    157567712                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        50176                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       804464                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     12757818                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath          536                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       223716                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       260886                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        22835301                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1568                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            2                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       110181                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1762630                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath     37909999                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  332439218460                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data   47185852268                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  15822898064                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   3903297675                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      399389176465                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 332439218460                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  15822898064                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 348262116524                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    110900893                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache        17682                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data  26308836531                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   1778056759                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total      28197811865                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath    148810892                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache        17682                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 332439218460                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data  73494688799                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  15822898064                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   5681354434                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     427586988330                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    452440000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED    452440000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    452440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       107680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             107680                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         3365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3365                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    237998409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             237998409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    237998409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            237998409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      3340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000432500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6913                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3365                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3365                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     23961250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                99111250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7174.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29674.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2799                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  3365                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    393.477148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.043457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.217866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          287     52.47%     52.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           21      3.84%     56.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19      3.47%     59.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      2.01%     61.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      2.19%     63.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      2.74%     66.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.65%     68.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          167     30.53%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      1.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          547                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 213760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  107680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       472.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    238.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     451154000                       # Total gap between requests
system.mem_ctrls.avgGap                     134072.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       106880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 236230218.371496766806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         3365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     99111250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     29453.57                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1290385.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         629798.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10911054                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9107186.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     41086219.650000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     2250081.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       65274724.450000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        144.272665                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     18955000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     21060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    412425000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         352199.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         178886.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6062826                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9107186.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     28756171.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     12915010.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       57372280.300000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        126.806384                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    151109000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     21060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    280271000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      742884000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31276030000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                31291362000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               97051790                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                176747923                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.16                       # Real time elapsed on the host
host_tick_rate                               96777585                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15368164                       # Number of instructions simulated
sim_ops                                      27998784                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    15332000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total            1568                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         2104                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1568                      
system.ruby.DMA_Controller.Data          |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total           2104                      
system.ruby.DMA_Controller.READY.ReadRequest |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         2104                      
system.ruby.DMA_Controller.READY.WriteRequest |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1568                      
system.ruby.DMA_Controller.ReadRequest   |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         2104                      
system.ruby.DMA_Controller.WriteRequest  |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1568                      
system.ruby.Directory_Controller.DMA_READ         2104      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1568      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           5695      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         2104      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1568      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         5695      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         2104      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         5695      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         7799      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         3699                      
system.ruby.IFETCH.hit_latency_hist_seqr |        3699    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         3699                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         4338                      
system.ruby.IFETCH.latency_hist_seqr     |        4338    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         4338                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          639                      
system.ruby.IFETCH.miss_latency_hist_seqr |         639    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          639                      
system.ruby.L1Cache_Controller.Ack       |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            2                      
system.ruby.L1Cache_Controller.Ack_all   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            8                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.Data_Exclusive |        2465    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         2465                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5757     99.97%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         5759                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        1262    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         1262                      
system.ruby.L1Cache_Controller.E.Load    |       78775    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        78775                      
system.ruby.L1Cache_Controller.E.Store   |         170    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          170                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.I.Load    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1790     99.89%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1792                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        2465    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         2465                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        3967    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3967                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      227697    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       227697                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            2                      
system.ruby.L1Cache_Controller.L1_Replacement |        5182    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         5182                      
system.ruby.L1Cache_Controller.Load      |      236717    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       236717                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.M.L1_Replacement |         956    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total          956                      
system.ruby.L1Cache_Controller.M.Load    |      155387    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       155387                      
system.ruby.L1Cache_Controller.M.Store   |      114272    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       114272                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           26                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        2218    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         2218                      
system.ruby.L1Cache_Controller.NP.Ifetch |        3931    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         3931                      
system.ruby.L1Cache_Controller.NP.Load   |        2502    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         2502                      
system.ruby.L1Cache_Controller.NP.Store  |        1790     99.89%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1792                      
system.ruby.L1Cache_Controller.S.Ifetch  |      223740    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       223740                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            2                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        2962    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         2962                      
system.ruby.L1Cache_Controller.S.Load    |          51    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           51                      
system.ruby.L1Cache_Controller.S.Store   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            8                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Ack_all |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            8                      
system.ruby.L1Cache_Controller.Store     |      116240    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       116242                      
system.ruby.L1Cache_Controller.WB_Ack    |        2218    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         2218                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         4265      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         1728      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1862      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2105      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           2504      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           1792      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         3931      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           2218      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS          360      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           52      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           27      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         2218      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         4247      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            2      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          5695      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2105      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         1728      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1862      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           37      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         2042      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           18      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              2      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         2596                      
system.ruby.LD.hit_latency_hist_seqr     |        2596    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         2596                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         2856                      
system.ruby.LD.latency_hist_seqr         |        2856    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          2856                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          260                      
system.ruby.LD.miss_latency_hist_seqr    |         260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          260                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           20                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           20                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           24                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           24                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           24                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           24                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           24                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           24                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           62                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          62    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           62                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           65                      
system.ruby.RMW_Read.latency_hist_seqr   |          65    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           65                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            3                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            3                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         1597                      
system.ruby.ST.hit_latency_hist_seqr     |        1597    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         1597                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         1635                      
system.ruby.ST.latency_hist_seqr         |        1635    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          1635                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           38                      
system.ruby.ST.miss_latency_hist_seqr    |          38    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           38                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                   2848                       # delay histogram for all message
system.ruby.delayHist::mean                  0.525281                       # delay histogram for all message
system.ruby.delayHist::stdev                 1.563342                       # delay histogram for all message
system.ruby.delayHist                    |        2502     87.85%     87.85% |          53      1.86%     89.71% |         230      8.08%     97.79% |          41      1.44%     99.23% |           8      0.28%     99.51% |           7      0.25%     99.75% |           4      0.14%     99.89% |           3      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     2848                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          1548                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.798450                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.933128                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        1281     82.75%     82.75% |          20      1.29%     84.04% |         188     12.14%     96.19% |          38      2.45%     98.64% |           7      0.45%     99.10% |           7      0.45%     99.55% |           4      0.26%     99.81% |           3      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            1548                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          1300                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.200000                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.843396                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1221     93.92%     93.92% |           0      0.00%     93.92% |          33      2.54%     96.46% |           0      0.00%     96.46% |          42      3.23%     99.69% |           0      0.00%     99.69% |           3      0.23%     99.92% |           0      0.00%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            1300                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4084.039911                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001761                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         7998                      
system.ruby.hit_latency_hist_seqr        |        7998    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         7998                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         4604                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         4299                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          305                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         4339                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         3699                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          640                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           126                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.293667                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   533.573569                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.081464                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.040699                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3931.417954                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.009751                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.003392                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.040732                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4271.588816                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          945                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          893                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           52                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          945                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           893                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           52                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.069854                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   915.552412                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.009751                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           8942                      
system.ruby.latency_hist_seqr            |        8942    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             8942                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          944                      
system.ruby.miss_latency_hist_seqr       |         944    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          944                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.040732                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2268.979894                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.009751                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2084.039911                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.040732                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1931.417921                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.040699                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2931.417954                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.040732                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3271.588816                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.009751                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3084.039911                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            23928                      
system.ruby.network.msg_byte.Response_Control        14472                      
system.ruby.network.msg_byte.Response_Data       119560                      
system.ruby.network.msg_byte.Writeback_Control         1968                      
system.ruby.network.msg_byte.Writeback_Data        26640                      
system.ruby.network.msg_count.Control            2991                      
system.ruby.network.msg_count.Response_Control         1809                      
system.ruby.network.msg_count.Response_Data         2989                      
system.ruby.network.msg_count.Writeback_Control          246                      
system.ruby.network.msg_count.Writeback_Data          666                      
system.ruby.network.routers0.msg_bytes.Control::0         7560                      
system.ruby.network.routers0.msg_bytes.Response_Control::1         2432                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         2392                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        37760                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          656                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0         8880                      
system.ruby.network.routers0.msg_count.Control::0          945                      
system.ruby.network.routers0.msg_count.Response_Control::1          304                      
system.ruby.network.routers0.msg_count.Response_Control::2          299                      
system.ruby.network.routers0.msg_count.Response_Data::1          944                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           82                      
system.ruby.network.routers0.msg_count.Writeback_Data::0          222                      
system.ruby.network.routers0.percent_links_utilized    50.466345                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.040699                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3431.417954                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.060592                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1768.979894                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.009751                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    70.685494                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1         2432                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        37760                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1          304                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          944                      
system.ruby.network.routers0.throttle1.link_utilization    30.247195                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         7560                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         2392                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          656                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0         8880                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          945                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          299                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           82                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0          222                      
system.ruby.network.routers1.msg_bytes.Control::0         7976                      
system.ruby.network.routers1.msg_bytes.Response_Control::1         2432                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         2392                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        39880                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          656                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0         8880                      
system.ruby.network.routers1.msg_count.Control::0          997                      
system.ruby.network.routers1.msg_count.Response_Control::1          304                      
system.ruby.network.routers1.msg_count.Response_Control::2          299                      
system.ruby.network.routers1.msg_count.Response_Data::1          997                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           82                      
system.ruby.network.routers1.msg_count.Writeback_Data::0          222                      
system.ruby.network.routers1.percent_links_utilized    78.324746                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.040732                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3771.588816                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.009751                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.001794                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1584.039911                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.044971                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1431.401615                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    76.684386                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         7560                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         2392                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         2080                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          656                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0         8880                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          945                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          299                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           52                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           82                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0          222                      
system.ruby.network.routers1.throttle1.link_utilization    79.965106                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          416                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1         2432                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        37800                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           52                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1          304                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          945                      
system.ruby.network.routers2.msg_bytes.Control::0          416                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         2080                      
system.ruby.network.routers2.msg_count.Control::0           52                      
system.ruby.network.routers2.msg_count.Response_Data::1           52                      
system.ruby.network.routers2.percent_links_utilized    40.707344                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3584.039911                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    15.273611                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          416                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           52                      
system.ruby.network.routers2.throttle1.link_utilization    66.141077                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         2080                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           52                      
system.ruby.network.routers3.percent_links_utilized     0.032612                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.022828                      
system.ruby.network.routers3.throttle1.link_utilization     0.042395                      
system.ruby.network.routers4.percent_links_utilized    12.848943                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    19.710410                      
system.ruby.network.routers4.throttle1.link_utilization     5.987477                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         7976                      
system.ruby.network.routers9.msg_bytes.Response_Control::1         2432                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         2392                      
system.ruby.network.routers9.msg_bytes.Response_Data::1        39840                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0          656                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0         8880                      
system.ruby.network.routers9.msg_count.Control::0          997                      
system.ruby.network.routers9.msg_count.Response_Control::1          304                      
system.ruby.network.routers9.msg_count.Response_Control::2          299                      
system.ruby.network.routers9.msg_count.Response_Data::1          996                      
system.ruby.network.routers9.msg_count.Writeback_Control::0           82                      
system.ruby.network.routers9.msg_count.Writeback_Data::0          222                      
system.ruby.network.routers9.percent_links_utilized    20.264081                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.040699                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2431.417954                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.041025                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2771.588816                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.009751                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.001696                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2584.039911                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    70.685494                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1         2432                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        37760                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1          304                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          944                      
system.ruby.network.routers9.throttle1.link_utilization    76.684386                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         7560                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         2392                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1         2080                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0          656                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0         8880                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          945                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          299                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           52                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0           82                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0          222                      
system.ruby.network.routers9.throttle2.link_utilization    15.273611                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          416                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           52                      
system.ruby.network.routers9.throttle3.link_utilization     0.022828                      
system.ruby.network.routers9.throttle4.link_utilization    19.710410                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         8917                      
system.ruby.outstanding_req_hist_seqr::mean     1.863183                      
system.ruby.outstanding_req_hist_seqr::gmean     1.618101                      
system.ruby.outstanding_req_hist_seqr::stdev     1.100750                      
system.ruby.outstanding_req_hist_seqr    |        4230     47.44%     47.44% |        3897     43.70%     91.14% |         701      7.86%     99.00% |          81      0.91%     99.91% |           6      0.07%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         8917                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         5233                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          751                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         4570                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          812                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         5233                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4421                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            5728                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             453                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          725                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              9246                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             5694                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          760                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               1893                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           963                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           78                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        15350                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         8519                       # Number of instructions committed
system.switch_cpus.commit.committedOps          16780                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        12337                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.360136                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.425226                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         8029     65.08%     65.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          992      8.04%     73.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          728      5.90%     79.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          788      6.39%     85.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          341      2.76%     88.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          214      1.73%     89.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          144      1.17%     91.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          138      1.12%     92.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          963      7.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        12337                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                117                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          222                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             16635                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  2521                       # Number of loads committed
system.switch_cpus.commit.membars                  48                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           32      0.19%      0.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        12467     74.30%     74.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.04%     74.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           34      0.20%     74.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            1      0.01%     74.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            8      0.05%     74.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           18      0.11%     74.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           16      0.10%     74.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            8      0.05%     75.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           12      0.07%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         2492     14.85%     89.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1632      9.73%     99.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           29      0.17%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           24      0.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        16780                       # Class of committed instruction
system.switch_cpus.commit.refs                   4177                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                8519                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 16780                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.799742                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.799742                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          2995                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          40537                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             5216                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              4996                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            762                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           980                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                3540                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    51                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2274                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                5728                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              4353                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  9051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           260                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  21836                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            1524                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.373598                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         5079                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1265                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.424211                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        14949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.036390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.495804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             7306     48.87%     48.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              690      4.62%     53.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              615      4.11%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              589      3.94%     61.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              438      2.93%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              353      2.36%     66.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              529      3.54%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              419      2.80%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             4010     26.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        14949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               250                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              161                       # number of floating regfile writes
system.switch_cpus.idleCycles                     383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          967                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             2641                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.666123                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 5799                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2271                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1962                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          4656                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           70                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          143                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         3187                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        32181                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          3528                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1689                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         25545                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              7                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            762                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            13                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          257                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2141                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1529                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          938                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           29                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             26298                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 25182                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.652027                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             17147                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.642447                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  25416                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            35367                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           20075                       # number of integer regfile writes
system.switch_cpus.ipc                       0.555635                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.555635                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          301      1.11%      1.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         20514     75.32%     76.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.03%     76.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            37      0.14%     76.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           10      0.04%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           14      0.05%     76.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           10      0.04%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           34      0.12%     76.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           23      0.08%     76.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           10      0.04%     76.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           12      0.04%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         3699     13.58%     90.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2448      8.99%     99.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           82      0.30%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           34      0.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          27235                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             237                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          473                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          214                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          417                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 418                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015348                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             294     70.33%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     70.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.24%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             52     12.44%     83.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            69     16.51%     99.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%     99.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            2      0.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          27115                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        69604                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        24968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        47173                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              31986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             27235                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          195                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        15407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          241                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        19393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        14949                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.821861                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.492196                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         8258     55.24%     55.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         1017      6.80%     62.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          976      6.53%     68.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          903      6.04%     74.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          950      6.35%     80.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          927      6.20%     87.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          808      5.41%     92.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          606      4.05%     96.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          504      3.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        14949                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.776350                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                4362                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    60                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          521                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          411                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         4656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         3187                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           12160                       # number of misc regfile reads
system.switch_cpus.numCycles                    15332                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            2580                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         17635                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            293                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             5642                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              2                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            24                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         88800                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          37752                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        37475                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              5509                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents             20                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            762                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           389                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            19862                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          344                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        54984                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           67                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            7                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              1061                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            7                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                43491                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               66899                       # The number of ROB writes
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON     15332000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     15332000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     15332000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     15332000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath        17152                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      7298080                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      1789926                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      180862725                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      7298080                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    157706880                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        50176                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       816775                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     12770129                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath          536                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       228065                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       264159                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        22842923                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1568                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            2                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       111840                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1764289                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   1118705974                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  9810122619358                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  1392431972345                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 476003130707                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 116744456040                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      11796420884425                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 9810122619358                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 476003130707                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 10286125750065                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   3272632403                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       521785                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 776361205322                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  53272567180                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     832906926689                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   4391338377                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       521785                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 9810122619358                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 2168793177668                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 476003130707                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 170017023219                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     12629327811114                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     15332000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED     15332000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     15332000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               1664                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  52                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    108531177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108531177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    108531177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            108531177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000394500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 109                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          52                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        52                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      1556000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2726000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29923.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52423.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       14                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 26.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    52                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           36                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.071291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    48.379453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-95           27     75.00%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-159            8     22.22%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-351            1      2.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           36                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   3328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    1664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       217.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      16737000                       # Total gap between requests
system.mem_ctrls.avgGap                     321865.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 108531176.624054253101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           52                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      2726000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     52423.08                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    26.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         57687.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         26611.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              116886                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     311356.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1362159.850000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     102364.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1977065.850000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        128.950290                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1044000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     13568000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         57687.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         26611.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              147378                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     311356.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1044477.450000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     377145.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1964656.250000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        128.140898                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4334000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     10278000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      758216000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31291362000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                31643100000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3388586                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                  6187664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.81                       # Real time elapsed on the host
host_tick_rate                               73096191                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16305574                       # Number of instructions simulated
sim_ops                                      29774883                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000352                       # Number of seconds simulated
sim_ticks                                   351738000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total            1568                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         2104                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1568                      
system.ruby.DMA_Controller.Data          |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total           2104                      
system.ruby.DMA_Controller.READY.ReadRequest |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         2104                      
system.ruby.DMA_Controller.READY.WriteRequest |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1568                      
system.ruby.DMA_Controller.ReadRequest   |        2104    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         2104                      
system.ruby.DMA_Controller.WriteRequest  |        1568    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1568                      
system.ruby.Directory_Controller.DMA_READ         2104      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1568      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           7320      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         2104      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1568      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         7320      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         2104      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         7319      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         9423      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       189062                      
system.ruby.IFETCH.hit_latency_hist_seqr |      189062    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       189062                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples       189379                      
system.ruby.IFETCH.latency_hist_seqr     |      189379    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       189379                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          317                      
system.ruby.IFETCH.miss_latency_hist_seqr |         317    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          317                      
system.ruby.L1Cache_Controller.Ack       |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            2                      
system.ruby.L1Cache_Controller.Ack_all   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            8                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.Data_Exclusive |        4018    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4018                      
system.ruby.L1Cache_Controller.Data_all_Acks |        7658     99.97%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7660                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        2796    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         2796                      
system.ruby.L1Cache_Controller.E.Load    |      142267    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total       142267                      
system.ruby.L1Cache_Controller.E.Store   |         211    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          211                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.I.Load    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3372     99.94%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         3374                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            2                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        4018    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4018                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4286    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         4286                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      417076    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       417076                      
system.ruby.L1Cache_Controller.Inv       |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total            2                      
system.ruby.L1Cache_Controller.L1_Replacement |        8637    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         8637                      
system.ruby.L1Cache_Controller.Load      |      454911    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       454911                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            2                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2552    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2552                      
system.ruby.L1Cache_Controller.M.Load    |      308522    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       308522                      
system.ruby.L1Cache_Controller.M.Store   |      216791    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       216791                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           26                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5348    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5348                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4248    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4248                      
system.ruby.L1Cache_Controller.NP.Load   |        4057    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4057                      
system.ruby.L1Cache_Controller.NP.Store  |        3372     99.94%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3374                      
system.ruby.L1Cache_Controller.S.Ifetch  |      412802    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       412802                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            2                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        3287    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         3287                      
system.ruby.L1Cache_Controller.S.Load    |          63    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           63                      
system.ruby.L1Cache_Controller.S.Store   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            8                      
system.ruby.L1Cache_Controller.SM.Ack    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            2                      
system.ruby.L1Cache_Controller.SM.Ack_all |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            8                      
system.ruby.L1Cache_Controller.Store     |      220382    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       220384                      
system.ruby.L1Cache_Controller.WB_Ack    |        5348    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5348                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         7400      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         3298      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1890      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2131      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           4059      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3374      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         4248      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           5348      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         1887      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           64      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           27      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         5348      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         7382      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            2      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          7319      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2131      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3298      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1891      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           39      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         2330      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           18      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              2      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data              2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples       216639                      
system.ruby.LD.hit_latency_hist_seqr     |      216639    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total       216639                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples       218194                      
system.ruby.LD.latency_hist_seqr         |      218194    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total        218194                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples         1555                      
system.ruby.LD.miss_latency_hist_seqr    |        1555    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         1555                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         3209                      
system.ruby.RMW_Read.hit_latency_hist_seqr |        3209    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         3209                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples         3209                      
system.ruby.RMW_Read.latency_hist_seqr   |        3209    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         3209                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        99351                      
system.ruby.ST.hit_latency_hist_seqr     |       99351    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        99351                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples       100933                      
system.ruby.ST.latency_hist_seqr         |      100933    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        100933                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples         1582                      
system.ruby.ST.miss_latency_hist_seqr    |        1582    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1582                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                  17927                       # delay histogram for all message
system.ruby.delayHist::mean                  0.307134                       # delay histogram for all message
system.ruby.delayHist::stdev                 1.016019                       # delay histogram for all message
system.ruby.delayHist                    |       16306     90.96%     90.96% |         499      2.78%     93.74% |        1116      6.23%     99.97% |           4      0.02%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    17927                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          9719                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.563227                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.323902                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        8112     83.47%     83.47% |         487      5.01%     88.48% |        1114     11.46%     99.94% |           4      0.04%     99.98% |           0      0.00%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            9719                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          8208                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.003899                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.098654                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        8194     99.83%     99.83% |           0      0.00%     99.83% |          12      0.15%     99.98% |           0      0.00%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            8208                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.002310                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002309                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002310                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       508261                      
system.ruby.hit_latency_hist_seqr        |      508261    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       508261                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       322336                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits       319199                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         3137                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       189379                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       189062                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          317                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles         15675                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.734973                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   503.794017                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.018718                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009359                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3545.120942                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004456                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.004620                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.009359                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4398.976652                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         3454                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits         1829                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         1625                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         3454                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits          1829                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses         1625                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.011958                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   544.728605                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.002309                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004456                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples         511715                      
system.ruby.latency_hist_seqr            |      511715    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           511715                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         3454                      
system.ruby.miss_latency_hist_seqr       |        3454    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         3454                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.009359                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2398.957462                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.004456                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.002310                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.009358                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1545.118099                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.002309                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.009359                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2545.119521                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.009359                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3398.976652                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.002309                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.004456                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.002310                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control           121896                      
system.ruby.network.msg_byte.Response_Control       150360                      
system.ruby.network.msg_byte.Response_Data       609320                      
system.ruby.network.msg_byte.Writeback_Control        36816                      
system.ruby.network.msg_byte.Writeback_Data       191520                      
system.ruby.network.msg_count.Control           15237                      
system.ruby.network.msg_count.Response_Control        18795                      
system.ruby.network.msg_count.Response_Data        15233                      
system.ruby.network.msg_count.Writeback_Control         4602                      
system.ruby.network.msg_count.Writeback_Data         4788                      
system.ruby.network.routers0.msg_bytes.Control::0        27632                      
system.ruby.network.routers0.msg_bytes.Response_Control::1        25040                      
system.ruby.network.routers0.msg_bytes.Response_Control::2        25080                      
system.ruby.network.routers0.msg_bytes.Response_Data::1       138160                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0        12272                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0        63840                      
system.ruby.network.routers0.msg_count.Control::0         3454                      
system.ruby.network.routers0.msg_count.Response_Control::1         3130                      
system.ruby.network.routers0.msg_count.Response_Control::2         3135                      
system.ruby.network.routers0.msg_count.Response_Data::1         3454                      
system.ruby.network.routers0.msg_count.Writeback_Control::0         1534                      
system.ruby.network.routers0.msg_count.Writeback_Data::0         1596                      
system.ruby.network.routers0.percent_links_utilized     3.497028                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.009359                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3045.120231                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.013246                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1898.957462                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004456                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     4.531071                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1        25040                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1       138160                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1         3130                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         3454                      
system.ruby.network.routers0.throttle1.link_utilization     2.462984                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        27632                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2        25080                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0        12272                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0        63840                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         3454                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2         3135                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0         1534                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0         1596                      
system.ruby.network.routers1.msg_bytes.Control::0        40632                      
system.ruby.network.routers1.msg_bytes.Response_Control::1        25040                      
system.ruby.network.routers1.msg_bytes.Response_Control::2        25080                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       203080                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0        12272                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0        63840                      
system.ruby.network.routers1.msg_count.Control::0         5079                      
system.ruby.network.routers1.msg_count.Response_Control::1         3130                      
system.ruby.network.routers1.msg_count.Response_Control::2         3135                      
system.ruby.network.routers1.msg_count.Response_Data::1         5077                      
system.ruby.network.routers1.msg_count.Writeback_Control::0         1534                      
system.ruby.network.routers1.msg_count.Writeback_Data::0         1596                      
system.ruby.network.routers1.percent_links_utilized     5.057529                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.009359                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3898.976652                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.002309                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004456                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.002310                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.009381                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1045.118099                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     5.064281                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        27632                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2        25080                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        64960                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0        12272                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0        63840                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         3454                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2         3135                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         1624                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0         1534                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0         1596                      
system.ruby.network.routers1.throttle1.link_utilization     5.050776                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0        13000                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1        25040                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1       138120                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         1625                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1         3130                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         3453                      
system.ruby.network.routers2.msg_bytes.Control::0        13000                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        64960                      
system.ruby.network.routers2.msg_count.Control::0         1625                      
system.ruby.network.routers2.msg_count.Response_Data::1         1624                      
system.ruby.network.routers2.percent_links_utilized     2.120719                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.002310                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.002309                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.781263                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0        13000                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         1625                      
system.ruby.network.routers2.throttle1.link_utilization     3.460175                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        64960                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         1624                      
system.ruby.network.routers3.percent_links_utilized     0.001422                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.000995                      
system.ruby.network.routers3.throttle1.link_utilization     0.001848                      
system.ruby.network.routers4.percent_links_utilized     0.560076                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     0.859162                      
system.ruby.network.routers4.throttle1.link_utilization     0.260990                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0        40632                      
system.ruby.network.routers9.msg_bytes.Response_Control::1        25040                      
system.ruby.network.routers9.msg_bytes.Response_Control::2        25080                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       203120                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0        12272                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0        63840                      
system.ruby.network.routers9.msg_count.Control::0         5079                      
system.ruby.network.routers9.msg_count.Response_Control::1         3130                      
system.ruby.network.routers9.msg_count.Response_Control::2         3135                      
system.ruby.network.routers9.msg_count.Response_Data::1         5078                      
system.ruby.network.routers9.msg_count.Writeback_Control::0         1534                      
system.ruby.network.routers9.msg_count.Writeback_Data::0         1596                      
system.ruby.network.routers9.percent_links_utilized     1.248530                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.009359                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2045.118810                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.009364                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2898.976652                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.002309                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.004456                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.002310                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     4.531071                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1        25040                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1       138160                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1         3130                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1         3454                      
system.ruby.network.routers9.throttle1.link_utilization     5.064281                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0        27632                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2        25080                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        64960                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0        12272                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0        63840                      
system.ruby.network.routers9.throttle1.msg_count.Control::0         3454                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2         3135                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1         1624                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0         1534                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0         1596                      
system.ruby.network.routers9.throttle2.link_utilization     0.781263                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0        13000                      
system.ruby.network.routers9.throttle2.msg_count.Control::0         1625                      
system.ruby.network.routers9.throttle3.link_utilization     0.000995                      
system.ruby.network.routers9.throttle4.link_utilization     0.859162                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples       510168                      
system.ruby.outstanding_req_hist_seqr::mean     2.053908                      
system.ruby.outstanding_req_hist_seqr::gmean     1.768971                      
system.ruby.outstanding_req_hist_seqr::stdev     1.271553                      
system.ruby.outstanding_req_hist_seqr    |      197645     38.74%     38.74% |      265289     52.00%     90.74% |       33326      6.53%     97.27% |       10306      2.02%     99.29% |        3589      0.70%    100.00% |           8      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       510168                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       196115                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          716                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       191938                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        73314                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       196115                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       122801                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          227630                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17640                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          547                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            948509                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           625638                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          715                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             223475                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        194751                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        15909                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       937410                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1776099                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       348721                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     5.093181                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.487531                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        69123     19.82%     19.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        37780     10.83%     30.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         8964      2.57%     33.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        14131      4.05%     37.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         8752      2.51%     39.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8496      2.44%     42.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         4566      1.31%     43.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         2158      0.62%     44.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       194751     55.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       348721                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              38028                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        17462                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1772860                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                277198                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3142      0.18%      0.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1372783     77.29%     77.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        21966      1.24%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           14      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            6      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           12      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           44      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       258239     14.54%     93.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        81940      4.61%     97.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18959      1.07%     98.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18994      1.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1776099                       # Class of committed instruction
system.switch_cpus.commit.refs                 378132                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              937410                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1776099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.375223                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.375223                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         30811                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        1802235                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            17417                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            288520                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            719                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         13716                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              281723                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    26                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              101545                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    15                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              227630                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            189397                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                347424                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                 953309                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            1438                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.647158                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         3040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        90954                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.710282                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       351183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      5.145594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.989377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            31071      8.85%      8.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            35753     10.18%     19.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            26353      7.50%     26.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            33736      9.61%     36.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             9725      2.77%     38.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            22534      6.42%     45.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            19185      5.46%     50.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            31910      9.09%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           140916     40.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       351183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             19156                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            19054                       # number of floating regfile writes
system.switch_cpus.idleCycles                     555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          929                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           224357                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             5.085322                       # Inst execution rate
system.switch_cpus.iew.exec_refs               383268                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             101545                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1758                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        279445                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          218                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       102239                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1792047                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        281723                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1873                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1788701                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              1                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            719                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             2                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43019                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3193                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2247                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1306                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          818                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          111                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2276993                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1785178                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.604825                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1377182                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               5.075306                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1785456                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          2643823                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1459090                       # number of integer regfile writes
system.switch_cpus.ipc                       2.665080                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.665080                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         3350      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1381382     77.15%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        21966      1.23%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            14      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            8      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           19      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           48      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       259873     14.51%     93.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        82745      4.62%     97.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        22165      1.24%     98.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        19006      1.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1790576                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           41263                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        82525                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        38056                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        38154                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               41514                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023185                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           34708     83.61%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     83.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           5506     13.26%     96.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1299      3.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1787477                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3891698                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1747122                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1769843                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1792038                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1790576                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        15948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          376                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        17814                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       351183                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     5.098698                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.123436                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        19909      5.67%      5.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         4053      1.15%      6.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        17520      4.99%     11.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        36911     10.51%     22.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        34541      9.84%     32.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        68246     19.43%     51.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        73884     21.04%     72.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        50900     14.49%     87.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        45219     12.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       351183                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   5.090653                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              189397                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        15016                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        17420                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       279445                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       102239                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          841012                       # number of misc regfile reads
system.switch_cpus.numCycles                   351738                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           16182                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2093803                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           7382                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            22277                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents          3110                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       4476446                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        1798894                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2117498                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            297191                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            880                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            719                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         14814                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            23687                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        19196                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      2657998                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             48548                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              1945965                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3586507                       # The number of ROB writes
system.switch_cpus.timesIdled                      18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON    351738000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    351738000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    351738000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    351738000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath        17152                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst     13358848                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      3372983                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      188506550                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst     13358848                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    163767648                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        50176                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data      1553479                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     13506833                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath          536                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       417464                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       499664                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        23267827                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1568                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            2                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       212774                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1865223                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath     48763568                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  427616009644                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data   60695082704                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  37979541591                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   9589475689                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      535928873195                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 427616009644                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  37979541591                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 465595551234                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    142651633                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache        22744                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data  33841012344                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   4416579954                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total      38400266676                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath    191415201                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache        22744                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 427616009644                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data  94536095048                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  37979541591                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  14006055644                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     574329139871                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    351738000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED    351738000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    351738000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        52000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              52000                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         1625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1625                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    147837311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             147837311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    147837311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            147837311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      1625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000430500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3427                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1625                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1625                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     16646000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53208500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10243.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32743.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1625                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    516.457711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.965887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   426.285760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           15      7.46%      7.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           85     42.29%     49.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            6      2.99%     52.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      1.99%     54.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.49%     57.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      1.99%     59.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.99%     61.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.49%     62.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           75     37.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          201                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 104000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   52000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       295.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    147.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     351744000                       # Total gap between requests
system.mem_ctrls.avgGap                     216457.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        52000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 147837310.725596904755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         1625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     53208500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     32743.69                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         203425.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         99052.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2851002                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7005528.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     13033427.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     18103795.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       41296230.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        117.406225                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    214032500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     16200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    121505500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         409887.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         198105.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5407248                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7005528.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21819964.950000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     10503840.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       45344574.150000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        128.915767                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    122134500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     16200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    213403500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1109954000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31643100000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                31697812000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 411450                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                   751343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    39.64                       # Real time elapsed on the host
host_tick_rate                                1380114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16311116                       # Number of instructions simulated
sim_ops                                      29785570                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000055                       # Number of seconds simulated
sim_ticks                                    54712000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles           23520                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 42873                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total            1960                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         4064                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1960                      
system.ruby.DMA_Controller.Data          |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total           4064                      
system.ruby.DMA_Controller.READY.ReadRequest |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         4064                      
system.ruby.DMA_Controller.READY.WriteRequest |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1960                      
system.ruby.DMA_Controller.ReadRequest   |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         4064                      
system.ruby.DMA_Controller.WriteRequest  |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1960                      
system.ruby.Directory_Controller.DMA_READ         4064      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.Data            1568      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           7498      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         2496      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         7498      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         2496      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1960      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         7498      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         3528      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         9994      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1571                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1571    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1571                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1781                      
system.ruby.IFETCH.latency_hist_seqr     |        1781    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1781                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          210                      
system.ruby.IFETCH.miss_latency_hist_seqr |         210    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          210                      
system.ruby.L1Cache_Controller.Ack       |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            4                      
system.ruby.L1Cache_Controller.Ack_all   |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           10                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.Data_Exclusive |        4063    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4063                      
system.ruby.L1Cache_Controller.Data_all_Acks |        7872     99.95%     99.95% |           4      0.05%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7876                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        2830    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         2830                      
system.ruby.L1Cache_Controller.E.Load    |      143004    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total       143004                      
system.ruby.L1Cache_Controller.E.Store   |         216    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          216                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.I.Load    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            4                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3375     99.88%     99.88% |           4      0.12%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         3379                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        4063    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4063                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4497    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         4497                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      418856    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       418856                      
system.ruby.L1Cache_Controller.Inv       |         943     99.58%     99.58% |           4      0.42%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total          947                      
system.ruby.L1Cache_Controller.L1_Replacement |        8884    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         8884                      
system.ruby.L1Cache_Controller.Load      |      456520    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       456520                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.M.Inv     |         943    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          943                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2566    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2566                      
system.ruby.L1Cache_Controller.M.Load    |      309341    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       309341                      
system.ruby.L1Cache_Controller.M.Store   |      217620    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       217620                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           26                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5396    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5396                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4457    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4457                      
system.ruby.L1Cache_Controller.NP.Load   |        4103    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4103                      
system.ruby.L1Cache_Controller.NP.Store  |        3375     99.94%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3377                      
system.ruby.L1Cache_Controller.S.Ifetch  |      414373    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       414373                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            4                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        3485    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         3485                      
system.ruby.L1Cache_Controller.S.Load    |          68    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           68                      
system.ruby.L1Cache_Controller.S.Store   |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           10                      
system.ruby.L1Cache_Controller.SM.Ack    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack_all |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           10                      
system.ruby.L1Cache_Controller.Store     |      221221    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       221225                      
system.ruby.L1Cache_Controller.WB_Ack    |        5396    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5396                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         7452      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         3298      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2057      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2143      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           4107      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3379      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         4457      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           5396      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           10      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         1920      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           67      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           27      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv           3136      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         5396      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         7432      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack         1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack           1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          7498      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2143      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3298      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2057      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           40      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         2373      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              4      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data            947      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         1561                      
system.ruby.LD.hit_latency_hist_seqr     |        1561    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         1561                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1609                      
system.ruby.LD.latency_hist_seqr         |        1609    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1609                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           48                      
system.ruby.LD.miss_latency_hist_seqr    |          48    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           48                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           36                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           36                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           36                      
system.ruby.RMW_Read.latency_hist_seqr   |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           36                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          798                      
system.ruby.ST.hit_latency_hist_seqr     |         798    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          798                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          805                      
system.ruby.ST.latency_hist_seqr         |         805    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           805                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            7                      
system.ruby.ST.miss_latency_hist_seqr    |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            7                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                   5890                       # delay histogram for all message
system.ruby.delayHist::mean                  6.310696                       # delay histogram for all message
system.ruby.delayHist::stdev                10.641980                       # delay histogram for all message
system.ruby.delayHist                    |        5046     85.67%     85.67% |         505      8.57%     94.24% |         298      5.06%     99.30% |          36      0.61%     99.92% |           3      0.05%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     5890                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          1934                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        13.007239                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       15.432343                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        1175     60.75%     60.75% |         424     21.92%     82.68% |         294     15.20%     97.88% |          36      1.86%     99.74% |           3      0.16%     99.90% |           2      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            1934                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          3007                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         3.990023                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        4.686999                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1576     52.41%     52.41% |         775     25.77%     78.18% |         404     13.44%     91.62% |         167      5.55%     97.17% |          53      1.76%     98.94% |          17      0.57%     99.50% |           5      0.17%     99.67% |           6      0.20%     99.87% |           4      0.13%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            3007                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           949                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         0.016860                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        0.182950                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |         941     99.16%     99.16% |           0      0.00%     99.16% |           8      0.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             949                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestFromDir.avg_buf_msgs     0.085977                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time  2391.769641                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.023121                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  6220.184745                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.037460                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.023788                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.014330                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3593.370749                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         3966                      
system.ruby.hit_latency_hist_seqr        |        3966    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         3966                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         2448                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         2395                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           53                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1780                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1571                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          209                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            54                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.038703                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.100526                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.005666                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.008636                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3500.214761                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.017272                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.002860                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3857.325635                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000475                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            2                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            2                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.003253                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.008673                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.017181                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  9226.220843                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          264                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           82                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          182                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          260                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            82                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          178                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.fully_busy_cycles           427                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.032214                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   900.538275                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.024602                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4025.108742                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           4231                      
system.ruby.latency_hist_seqr            |        4231    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             4231                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          265                      
system.ruby.miss_latency_hist_seqr       |         265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          265                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.002833                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2006.977445                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.008636                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time  3605.187133                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.000475                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.001627                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.017153                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  2290.128303                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_buf_msgs     0.008673                       # Average number of messages in buffer
system.ruby.network.int_link_buffers005.avg_stall_time  1500.214761                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_buf_msgs     0.014330                       # Average number of messages in buffer
system.ruby.network.int_link_buffers006.avg_stall_time  5638.776655                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.037460                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  1935.631115                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.network.int_link_buffers010.avg_stall_time  2002.577131                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_buf_msgs     0.021494                       # Average number of messages in buffer
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.002860                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2857.334774                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_buf_msgs     0.008636                       # Average number of messages in buffer
system.ruby.network.int_link_buffers029.avg_stall_time  2500.214761                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.017181                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  8226.220843                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.024602                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  3025.108742                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.023121                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  5220.184745                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_buf_msgs     0.014330                       # Average number of messages in buffer
system.ruby.network.int_link_buffers034.avg_stall_time  2796.296977                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_buf_msgs     0.021494                       # Average number of messages in buffer
system.ruby.network.int_link_buffers040.avg_stall_time  3042.572917                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            10608                      
system.ruby.network.msg_byte.Request_Control        60408                      
system.ruby.network.msg_byte.Response_Control        40176                      
system.ruby.network.msg_byte.Response_Data       476640                      
system.ruby.network.msg_byte.Writeback_Control        66672                      
system.ruby.network.msg_byte.Writeback_Data       114840                      
system.ruby.network.msg_count.Control            1326                      
system.ruby.network.msg_count.Request_Control         7551                      
system.ruby.network.msg_count.Response_Control         5022                      
system.ruby.network.msg_count.Response_Data        11916                      
system.ruby.network.msg_count.Writeback_Control         8334                      
system.ruby.network.msg_count.Writeback_Data         2871                      
system.ruby.network.routers0.msg_bytes.Control::0         2096                      
system.ruby.network.routers0.msg_bytes.Request_Control::2         7560                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          416                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          416                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        10520                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          272                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        37720                      
system.ruby.network.routers0.msg_count.Control::0          262                      
system.ruby.network.routers0.msg_count.Request_Control::2          945                      
system.ruby.network.routers0.msg_count.Response_Control::1           52                      
system.ruby.network.routers0.msg_count.Response_Control::2           52                      
system.ruby.network.routers0.msg_count.Response_Data::1          263                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           34                      
system.ruby.network.routers0.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers0.msg_count.Writeback_Data::1          943                      
system.ruby.network.routers0.percent_links_utilized    24.182995                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.002860                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3357.330204                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.008636                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time  3000.214761                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.003199                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1506.977445                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.028979                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time  3105.187133                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000475                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    30.181679                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2         7560                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          416                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        10440                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2          945                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           52                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          261                      
system.ruby.network.routers0.throttle1.link_utilization    18.184311                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         2096                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          416                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          272                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::1        37720                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          262                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           52                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           34                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::1          943                      
system.ruby.network.routers1.msg_bytes.Control::0         3536                      
system.ruby.network.routers1.msg_bytes.Request_Control::0        12544                      
system.ruby.network.routers1.msg_bytes.Request_Control::2         7592                      
system.ruby.network.routers1.msg_bytes.Response_Control::1        12944                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          432                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        80320                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          272                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        37720                      
system.ruby.network.routers1.msg_count.Control::0          442                      
system.ruby.network.routers1.msg_count.Request_Control::0         1568                      
system.ruby.network.routers1.msg_count.Request_Control::2          949                      
system.ruby.network.routers1.msg_count.Response_Control::1         1618                      
system.ruby.network.routers1.msg_count.Response_Control::2           54                      
system.ruby.network.routers1.msg_count.Response_Data::1         2008                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           34                      
system.ruby.network.routers1.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers1.msg_count.Writeback_Data::1          943                      
system.ruby.network.routers1.percent_links_utilized    36.967210                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.017181                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  8726.220843                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.024602                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3525.108742                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.001627                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.059365                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1790.132872                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.008746                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time  1000.214761                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    36.751535                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         2112                      
system.ruby.network.routers1.throttle0.msg_bytes.Request_Control::0        12544                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::1        12544                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          432                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         7240                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          272                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::1        37720                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          264                      
system.ruby.network.routers1.throttle0.msg_count.Request_Control::0         1568                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::1         1568                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           54                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          181                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           34                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::1          943                      
system.ruby.network.routers1.throttle1.link_utilization    37.182885                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         1424                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2         7592                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          400                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        73080                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          178                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2          949                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           50                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         1827                      
system.ruby.network.routers2.msg_bytes.Control::0         1424                      
system.ruby.network.routers2.msg_bytes.Request_Control::0        12544                      
system.ruby.network.routers2.msg_bytes.Response_Control::1        12544                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       148280                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0        18816                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1         3136                      
system.ruby.network.routers2.msg_count.Control::0          178                      
system.ruby.network.routers2.msg_count.Request_Control::0         1568                      
system.ruby.network.routers2.msg_count.Response_Control::1         1568                      
system.ruby.network.routers2.msg_count.Response_Data::1         3707                      
system.ruby.network.routers2.msg_count.Writeback_Control::0         2352                      
system.ruby.network.routers2.msg_count.Writeback_Control::1          392                      
system.ruby.network.routers2.percent_links_utilized    19.252632                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.023121                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  5720.184745                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_buf_msgs     0.014330                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers01.avg_stall_time  3194.838432                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_buf_msgs     0.096405                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers02.avg_stall_time  5240.189506                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.083994                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1435.631115                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     9.761113                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         1424                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::1        62720                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0        18816                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          178                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::1         1568                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0         2352                      
system.ruby.network.routers2.throttle1.link_utilization    28.744151                      
system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::0        12544                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::1        12544                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        85560                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1         3136                      
system.ruby.network.routers2.throttle1.msg_count.Request_Control::0         1568                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::1         1568                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         2139                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1          392                      
system.ruby.network.routers3.msg_bytes.Control::0           16                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers3.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers3.msg_bytes.Response_Control::2           16                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers3.msg_count.Control::0            2                      
system.ruby.network.routers3.msg_count.Request_Control::2            4                      
system.ruby.network.routers3.msg_count.Response_Control::1            2                      
system.ruby.network.routers3.msg_count.Response_Control::2            2                      
system.ruby.network.routers3.msg_count.Response_Data::1            6                      
system.ruby.network.routers3.percent_links_utilized     0.018278                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1502.577131                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.012794                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            4                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            2                      
system.ruby.network.routers3.throttle1.link_utilization     0.023761                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0           16                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2           16                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            2                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            2                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            2                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            4                      
system.ruby.network.routers4.msg_bytes.Response_Data::1        78400                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0        18816                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1         3136                      
system.ruby.network.routers4.msg_count.Response_Data::1         1960                      
system.ruby.network.routers4.msg_count.Writeback_Control::0         2352                      
system.ruby.network.routers4.msg_count.Writeback_Control::1          392                      
system.ruby.network.routers4.percent_links_utilized     6.466589                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.021494                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time  3542.572917                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.021494                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    10.180582                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1        78400                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1         3136                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1         1960                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1          392                      
system.ruby.network.routers4.throttle1.link_utilization     2.752595                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0        18816                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0         2352                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         3536                      
system.ruby.network.routers9.msg_bytes.Request_Control::0        12544                      
system.ruby.network.routers9.msg_bytes.Request_Control::2         7592                      
system.ruby.network.routers9.msg_bytes.Response_Control::1        12960                      
system.ruby.network.routers9.msg_bytes.Response_Control::2          432                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       158880                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0        19088                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::1         3136                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::1        37720                      
system.ruby.network.routers9.msg_count.Control::0          442                      
system.ruby.network.routers9.msg_count.Request_Control::0         1568                      
system.ruby.network.routers9.msg_count.Request_Control::2          949                      
system.ruby.network.routers9.msg_count.Response_Control::1         1620                      
system.ruby.network.routers9.msg_count.Response_Control::2           54                      
system.ruby.network.routers9.msg_count.Response_Data::1         3972                      
system.ruby.network.routers9.msg_count.Writeback_Control::0         2386                      
system.ruby.network.routers9.msg_count.Writeback_Control::1          392                      
system.ruby.network.routers9.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers9.msg_count.Writeback_Data::1          943                      
system.ruby.network.routers9.percent_links_utilized     9.654189                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.002860                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2357.339343                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_buf_msgs     0.008636                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers02.avg_stall_time  2000.214761                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.049687                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  7726.220843                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.035669                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time  2525.108742                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.000493                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.049496                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  4720.184745                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_buf_msgs     0.014878                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers07.avg_stall_time  2397.746383                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_buf_msgs     0.021494                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers13.avg_stall_time  2542.572917                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    30.181679                      
system.ruby.network.routers9.throttle0.msg_bytes.Request_Control::2         7560                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1          416                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        10440                      
system.ruby.network.routers9.throttle0.msg_count.Request_Control::2          945                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1           52                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          261                      
system.ruby.network.routers9.throttle1.link_utilization    36.751535                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         2112                      
system.ruby.network.routers9.throttle1.msg_bytes.Request_Control::0        12544                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::1        12544                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2          432                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1         7240                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0          272                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::1        37720                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          264                      
system.ruby.network.routers9.throttle1.msg_count.Request_Control::0         1568                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::1         1568                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           54                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1          181                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0           34                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::1          943                      
system.ruby.network.routers9.throttle2.link_utilization     9.761113                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0         1424                      
system.ruby.network.routers9.throttle2.msg_bytes.Response_Data::1        62720                      
system.ruby.network.routers9.throttle2.msg_bytes.Writeback_Control::0        18816                      
system.ruby.network.routers9.throttle2.msg_count.Control::0          178                      
system.ruby.network.routers9.throttle2.msg_count.Response_Data::1         1568                      
system.ruby.network.routers9.throttle2.msg_count.Writeback_Control::0         2352                      
system.ruby.network.routers9.throttle3.link_utilization     0.012794                      
system.ruby.network.routers9.throttle3.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers9.throttle3.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers9.throttle3.msg_count.Request_Control::2            4                      
system.ruby.network.routers9.throttle3.msg_count.Response_Data::1            2                      
system.ruby.network.routers9.throttle4.link_utilization    10.180582                      
system.ruby.network.routers9.throttle4.msg_bytes.Response_Data::1        78400                      
system.ruby.network.routers9.throttle4.msg_bytes.Writeback_Control::1         3136                      
system.ruby.network.routers9.throttle4.msg_count.Response_Data::1         1960                      
system.ruby.network.routers9.throttle4.msg_count.Writeback_Control::1          392                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         4219                      
system.ruby.outstanding_req_hist_seqr::mean     2.177767                      
system.ruby.outstanding_req_hist_seqr::gmean     1.908931                      
system.ruby.outstanding_req_hist_seqr::stdev     1.164379                      
system.ruby.outstanding_req_hist_seqr    |        1344     31.86%     31.86% |        2379     56.39%     88.24% |         435     10.31%     98.55% |          52      1.23%     99.79% |           8      0.19%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         4219                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.021503                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.128966                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.021494                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time  4042.572917                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1808                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          249                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1946                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          265                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1808                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1543                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            2351                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             180                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          207                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              6112                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             3573                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          250                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               1299                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           693                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           11                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         4040                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         5542                       # Number of instructions committed
system.switch_cpus.commit.committedOps          10687                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         6571                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.626389                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.706095                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         4153     63.20%     63.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          498      7.58%     70.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          285      4.34%     75.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          399      6.07%     81.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          159      2.42%     83.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          175      2.66%     86.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           96      1.46%     87.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          113      1.72%     89.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          693     10.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         6571                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                208                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          109                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             10616                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  1554                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            7      0.07%      0.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         8243     77.13%     77.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           36      0.34%     77.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            8      0.07%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            8      0.07%     77.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           28      0.26%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         1480     13.85%     91.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          719      6.73%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           74      0.69%     99.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           84      0.79%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        10687                       # Class of committed instruction
system.switch_cpus.commit.refs                   2357                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                5542                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 10687                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.148863                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.148863                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           575                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          17202                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             3825                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              2311                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            252                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           286                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1861                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     4                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 923                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                2351                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1825                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  3285                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   9116                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             504                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.197414                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         3712                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          445                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.765471                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         7249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.506553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.371701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             4210     58.08%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              219      3.02%     61.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              295      4.07%     65.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              206      2.84%     68.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              148      2.04%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              201      2.77%     72.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              213      2.94%     75.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              188      2.59%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1569     21.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         7249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               181                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              130                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          296                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             1487                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.087329                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 2784                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                923                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             423                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          2113                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           64                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         1143                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        14730                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1861                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          611                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         12949                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            252                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           76                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          557                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          339                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          288                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             13865                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 12825                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.652651                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              9049                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.076917                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  12918                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            18416                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           10341                       # number of integer regfile writes
system.switch_cpus.ipc                       0.465362                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.465362                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           54      0.40%      0.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         10487     77.34%     77.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           38      0.28%     78.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             2      0.01%     78.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            9      0.07%     78.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            8      0.06%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           30      0.22%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1870     13.79%     92.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          898      6.62%     98.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           76      0.56%     99.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           87      0.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          13559                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             218                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          435                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          217                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          256                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 366                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026993                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             343     93.72%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     93.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             17      4.64%     98.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             5      1.37%     99.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          13653                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        34356                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        12608                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        18518                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              14718                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             13559                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         4040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           57                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         4659                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         7249                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.870465                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.630096                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         4267     58.86%     58.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          361      4.98%     63.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          322      4.44%     68.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          331      4.57%     72.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          324      4.47%     77.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          435      6.00%     83.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          583      8.04%     91.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          416      5.74%     97.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          210      2.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         7249                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.138551                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1825                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           11                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           66                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         2113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         1143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            6223                       # number of misc regfile reads
system.switch_cpus.numCycles                    11909                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles                42803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles             395                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         11783                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              1                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             3946                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups         39059                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          16372                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        17145                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              2476                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            252                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            17                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             5348                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          198                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        23482                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          163                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           11                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                92                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           12                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                20605                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               30140                       # The number of ROB writes
system.switch_cpus.timesIdled                     119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.numPwrStateTransitions            4                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean     21402500                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 4493663.594441                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value     18225000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value     24580000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total            2                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON     11907000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED     42805000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     54712000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     54712000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     54712000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath        67328                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst     13417280                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      3385632                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      188627807                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst     13417280                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    163826080                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        62720                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data      1559261                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     13525167                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath         2104                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       419290                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       501448                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        23273005                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1960                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            4                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       213577                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1866420                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   1230589267                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  2749100745723                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  390202642930                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 245234683433                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  61880976751                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      3447649638105                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 2749100745723                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 245234683433                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 2994335429156                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   1146366428                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       292440                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 217560498611                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  28499433397                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     247206590876                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   2376955695                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       292440                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 2749100745723                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 607763141541                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 245234683433                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  90380410148                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     3694856228981                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     54712000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED     54712000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     54712000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        18240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              18240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0        62720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           62720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0         1960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1960                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    333382073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             333382073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0   1146366428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1146366428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0   1479748501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1479748501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      1551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001666970500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1353                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1023                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         570                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1960                       # Number of write requests accepted
system.mem_ctrls.readBursts                       570                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   979                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               64                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      38.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     27742500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                40567500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48671.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71171.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      510                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   570                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 1960                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    757.251908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   559.634898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.368033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           15     11.45%     11.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           10      7.63%     19.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            4      3.05%     22.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      5.34%     27.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      4.58%     32.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.76%     32.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.76%     33.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      6.87%     40.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           78     59.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          131                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     350.750000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1296.040869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            15     93.75%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      61.312500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     58.589151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     13.955734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17             1      6.25%      6.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      6.25%     12.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65            11     68.75%     81.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             2     12.50%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  36480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   62784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   18240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       666.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1147.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    333.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1146.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      54470000                       # Total gap between requests
system.mem_ctrls.avgGap                      21529.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        18240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0        31392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 333382073.402544200420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 573768094.750694513321                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0         1960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     40567500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0  21753821970                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     71171.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0  11098888.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         106267.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         50265.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               81312                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1091068                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1089748.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     2477971.000000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     2426256.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       7322888.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        133.844283                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     28579000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     23613000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         297547.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         143404.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2815428                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       2815274.000000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1089748.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3456365.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1579989.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           12197758                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        222.944838                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     18194750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     33997250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1164666000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31697812000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                31697925000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              517203336                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                942797750                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                                3575259                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16311159                       # Number of instructions simulated
sim_ops                                      29785666                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      113000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total            1960                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         4064                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1960                      
system.ruby.DMA_Controller.Data          |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total           4064                      
system.ruby.DMA_Controller.READY.ReadRequest |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         4064                      
system.ruby.DMA_Controller.READY.WriteRequest |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1960                      
system.ruby.DMA_Controller.ReadRequest   |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         4064                      
system.ruby.DMA_Controller.WriteRequest  |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1960                      
system.ruby.Directory_Controller.DMA_READ         4064      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.Data            1568      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           7499      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         2496      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         7499      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         2496      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1960      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         7499      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         3528      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         9995      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           29                      
system.ruby.IFETCH.hit_latency_hist_seqr |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total           29                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           33                      
system.ruby.IFETCH.latency_hist_seqr     |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           33                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            4                      
system.ruby.IFETCH.miss_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            4                      
system.ruby.L1Cache_Controller.Ack       |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            4                      
system.ruby.L1Cache_Controller.Ack_all   |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           10                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.Data_Exclusive |        4067    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4067                      
system.ruby.L1Cache_Controller.Data_all_Acks |        7876     99.95%     99.95% |           4      0.05%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7880                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        2834    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         2834                      
system.ruby.L1Cache_Controller.E.Load    |      143017    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total       143017                      
system.ruby.L1Cache_Controller.E.Store   |         216    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          216                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.I.Load    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            4                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3375     99.88%     99.88% |           4      0.12%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         3379                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        4067    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4067                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4501    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         4501                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      418889    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       418889                      
system.ruby.L1Cache_Controller.Inv       |         943     99.58%     99.58% |           4      0.42%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total          947                      
system.ruby.L1Cache_Controller.L1_Replacement |        8892    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         8892                      
system.ruby.L1Cache_Controller.Load      |      456548    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       456548                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.M.Inv     |         943    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          943                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2566    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2566                      
system.ruby.L1Cache_Controller.M.Load    |      309352    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       309352                      
system.ruby.L1Cache_Controller.M.Store   |      217629    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       217629                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           26                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5400    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5400                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4461    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4461                      
system.ruby.L1Cache_Controller.NP.Load   |        4107    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4107                      
system.ruby.L1Cache_Controller.NP.Store  |        3375     99.94%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3377                      
system.ruby.L1Cache_Controller.S.Ifetch  |      414402    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       414402                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            4                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        3489    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         3489                      
system.ruby.L1Cache_Controller.S.Load    |          68    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           68                      
system.ruby.L1Cache_Controller.S.Store   |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           10                      
system.ruby.L1Cache_Controller.SM.Ack    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack_all |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           10                      
system.ruby.L1Cache_Controller.Store     |      221230    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       221234                      
system.ruby.L1Cache_Controller.WB_Ack    |        5400    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5400                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         7456      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         3298      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2057      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2144      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           4111      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3379      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         4461      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           5400      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           10      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         1923      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           67      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           27      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv           3136      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         5400      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         7436      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack         1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack           1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          7499      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2144      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3298      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2057      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           40      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         2377      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              4      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data            947      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           24                      
system.ruby.LD.hit_latency_hist_seqr     |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           24                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           28                      
system.ruby.LD.latency_hist_seqr         |          28    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            28                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            4                      
system.ruby.LD.miss_latency_hist_seqr    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            4                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     29                       # delay histogram for all message
system.ruby.delayHist                    |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       29                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            13                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              13                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           62                      
system.ruby.hit_latency_hist_seqr        |          62    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           62                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           37                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           33                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            4                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           33                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits           29                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            4                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.309732                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.106194                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3938.053646                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.017699                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.008849                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses            8                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            7                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            1                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses            8                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             7                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            1                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.084070                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   938.053646                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.017699                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             70                      
system.ruby.latency_hist_seqr            |          70    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               70                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples            8                      
system.ruby.miss_latency_hist_seqr       |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total            8                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.017699                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1938.053646                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2938.053646                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.017699                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              216                      
system.ruby.network.msg_byte.Response_Control          192                      
system.ruby.network.msg_byte.Response_Data         1080                      
system.ruby.network.msg_byte.Writeback_Control           96                      
system.ruby.network.msg_count.Control              27                      
system.ruby.network.msg_count.Response_Control           24                      
system.ruby.network.msg_count.Response_Data           27                      
system.ruby.network.msg_count.Writeback_Control           12                      
system.ruby.network.routers0.msg_bytes.Control::0           64                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.msg_count.Control::0            8                      
system.ruby.network.routers0.msg_count.Response_Control::1            4                      
system.ruby.network.routers0.msg_count.Response_Control::2            4                      
system.ruby.network.routers0.msg_count.Response_Data::1            8                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers0.percent_links_utilized 11715.486726                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3438.053646                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.017699                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization 14623.008850                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            4                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1            8                      
system.ruby.network.routers0.throttle1.link_utilization  8807.964602                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           64                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.throttle1.msg_count.Control::0            8                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            4                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.msg_bytes.Control::0           72                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.msg_count.Control::0            9                      
system.ruby.network.routers1.msg_count.Response_Control::1            4                      
system.ruby.network.routers1.msg_count.Response_Control::2            4                      
system.ruby.network.routers1.msg_count.Response_Data::1            9                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.percent_links_utilized 17905.973451                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.017699                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1438.053646                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization 17798.893805                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           64                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.throttle0.msg_count.Control::0            8                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            4                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.throttle1.link_utilization 18013.053097                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            4                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers2.msg_bytes.Control::0            8                      
system.ruby.network.routers2.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.msg_count.Control::0            1                      
system.ruby.network.routers2.msg_count.Response_Data::1            1                      
system.ruby.network.routers2.percent_links_utilized  9322.345133                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization  4726.327434                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0            8                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            1                      
system.ruby.network.routers2.throttle1.link_utilization 13918.362832                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers3.percent_links_utilized     8.849558                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     6.194690                      
system.ruby.network.routers3.throttle1.link_utilization    11.504425                      
system.ruby.network.routers4.percent_links_utilized  3130.973451                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  4929.203540                      
system.ruby.network.routers4.throttle1.link_utilization  1332.743363                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0           72                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers9.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers9.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers9.msg_count.Control::0            9                      
system.ruby.network.routers9.msg_count.Response_Control::1            4                      
system.ruby.network.routers9.msg_count.Response_Control::2            4                      
system.ruby.network.routers9.msg_count.Response_Data::1            9                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers9.percent_links_utilized  4675.958702                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2438.053646                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.053097                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.017699                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.004425                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization 14623.008850                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            4                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1            8                      
system.ruby.network.routers9.throttle1.link_utilization 17798.893805                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0           64                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers9.throttle1.msg_count.Control::0            8                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2            4                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers9.throttle2.link_utilization  4726.327434                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0            8                      
system.ruby.network.routers9.throttle2.msg_count.Control::0            1                      
system.ruby.network.routers9.throttle3.link_utilization     6.194690                      
system.ruby.network.routers9.throttle4.link_utilization  4929.203540                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           69                      
system.ruby.outstanding_req_hist_seqr::mean     2.492754                      
system.ruby.outstanding_req_hist_seqr::gmean     2.270008                      
system.ruby.outstanding_req_hist_seqr::stdev     1.171012                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |           8     11.59%     11.59% |          36     52.17%     63.77% |          17     24.64%     88.41% |           3      4.35%     92.75% |           1      1.45%     94.20% |           4      5.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           69                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           25                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            5                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted           22                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            1                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           25                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           24                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              42                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               7                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                47                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               32                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            4                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             9                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts           98                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples           98                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.979592                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.354989                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0           78     79.59%     79.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            1      1.02%     80.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            7      7.14%     87.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            3      3.06%     90.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            0      0.00%     90.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            0      0.00%     90.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            0      0.00%     90.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%     90.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            9      9.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total           98                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.627907                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.627907                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles            25                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            315                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles               40                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                32                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              5                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            11                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  36                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                  14                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  42                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                33                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    73                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             1                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                    161                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles              10                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.371681                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles           35                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            8                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.424779                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.265487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.600639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0               55     48.67%     48.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                5      4.42%     53.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                3      2.65%     55.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                0      0.00%     55.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                4      3.54%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                1      0.88%     60.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                8      7.08%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                7      6.19%     73.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               30     26.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                 2                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes                4                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts            5                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               16                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.654867                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   50                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                 14                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles              11                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            45                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts           22                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          234                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            36                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts           12                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           187                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              5                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            3                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           21                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           10                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            5                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               169                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   183                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.715976                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers               121                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.619469                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    183                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              272                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             148                       # number of integer regfile writes
system.switch_cpus.ipc                       0.380531                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.380531                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu           140     71.79%     71.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     71.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            2      1.03%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           34     17.44%     90.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite           14      7.18%     97.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            3      1.54%     98.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            2      1.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            195                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               7                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           14                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            6                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           15                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            188                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          493                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          332                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                233                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               195                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined          153                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          113                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.725664                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.241045                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0           54     47.79%     47.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           14     12.39%     60.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           12     10.62%     70.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           11      9.73%     80.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            6      5.31%     85.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            5      4.42%     90.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            4      3.54%     93.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            5      4.42%     98.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            2      1.77%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          113                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.725664                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  33                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            1                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            1                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           45                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores           22                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              92                       # number of misc regfile reads
system.switch_cpus.numCycles                      113                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles              22                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles               45                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             3                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups           659                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            283                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          263                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                37                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              5                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles             4                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps              153                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups            4                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups          442                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                16                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  283                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 443                       # The number of ROB writes
system.switch_cpus.pwrStateResidencyTicks::ON       113000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       113000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       113000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       113000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath        67328                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst     13418368                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      3385875                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      188629138                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst     13418368                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    163827168                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        62720                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data      1559333                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     13525239                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath         2104                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       419324                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       501481                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        23273072                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1960                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            4                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       213586                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1866429                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 595823008850                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  1331051327433628                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  188927141592920                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 118746619469027                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 29963495575221                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      1669284407079646                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 1331051327433628                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 118746619469027                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1449797946902655                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath 555044247788                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache    141592920                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 105337787610619                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 13799407079646                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     119692380530973                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 1150867256637                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache    141592920                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 1331051327433628                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 294264929203540                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 118746619469027                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 43762902654867                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     1788976787610619                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       113000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED       113000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       113000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 32                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    283185841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             283185841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    283185841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            283185841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000040500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   2                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      52.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   40500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18000.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      32                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       566.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    283.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        311000                       # Total gap between requests
system.mem_ctrls.avgGap                     311000.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 283185840.707964599133                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0        40500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     40500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy            10863                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       18981.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        167.975221                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       113000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy            10863                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy              10863                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         96.132743                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       113000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1164779000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31697925000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Reordering start
final_tick                                31712799000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              103059751                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                188133779                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.16                       # Real time elapsed on the host
host_tick_rate                               93886580                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16319686                       # Number of instructions simulated
sim_ops                                      29802463                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    14874000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total            1960                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         4064                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1960                      
system.ruby.DMA_Controller.Data          |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total           4064                      
system.ruby.DMA_Controller.READY.ReadRequest |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         4064                      
system.ruby.DMA_Controller.READY.WriteRequest |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1960                      
system.ruby.DMA_Controller.ReadRequest   |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         4064                      
system.ruby.DMA_Controller.WriteRequest  |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1960                      
system.ruby.Directory_Controller.DMA_READ         4064      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.Data            1568      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           7529      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         2496      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         7529      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         2496      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1960      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         7528      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         3528      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        10024      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         3781                      
system.ruby.IFETCH.hit_latency_hist_seqr |        3781    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         3781                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         4373                      
system.ruby.IFETCH.latency_hist_seqr     |        4373    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         4373                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          592                      
system.ruby.IFETCH.miss_latency_hist_seqr |         592    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          592                      
system.ruby.L1Cache_Controller.Ack       |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            4                      
system.ruby.L1Cache_Controller.Ack_all   |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           12                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.Data_Exclusive |        4318    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4318                      
system.ruby.L1Cache_Controller.Data_all_Acks |        8522     99.95%     99.95% |           4      0.05%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         8526                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3032    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3032                      
system.ruby.L1Cache_Controller.E.Load    |      144134    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total       144134                      
system.ruby.L1Cache_Controller.E.Store   |         257    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          257                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          99    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           99                      
system.ruby.L1Cache_Controller.I.Load    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            4                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3417     99.88%     99.88% |           4      0.12%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         3421                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        4318    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4318                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        5105    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5105                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      423267    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       423267                      
system.ruby.L1Cache_Controller.Inv       |         943     99.58%     99.58% |           4      0.42%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total          947                      
system.ruby.L1Cache_Controller.L1_Replacement |        9796    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         9796                      
system.ruby.L1Cache_Controller.Load      |      459369    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       459369                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.M.Inv     |         943    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          943                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2572    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2572                      
system.ruby.L1Cache_Controller.M.Load    |      310778    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       310778                      
system.ruby.L1Cache_Controller.M.Store   |      219290    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       219290                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           30                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5604    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5604                      
system.ruby.L1Cache_Controller.NP.Ifetch |        5054    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5054                      
system.ruby.L1Cache_Controller.NP.Load   |        4370    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4370                      
system.ruby.L1Cache_Controller.NP.Store  |        3417     99.94%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3419                      
system.ruby.L1Cache_Controller.S.Ifetch  |      418183    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       418183                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            4                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4091    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4091                      
system.ruby.L1Cache_Controller.S.Load    |          83    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           83                      
system.ruby.L1Cache_Controller.S.Store   |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           12                      
system.ruby.L1Cache_Controller.SM.Ack    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack_all |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           12                      
system.ruby.L1Cache_Controller.Store     |      222976    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       222980                      
system.ruby.L1Cache_Controller.WB_Ack    |        5604    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5604                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         7751      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         3299      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2062      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2167      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           4374      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3421      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         5054      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           5604      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           12      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         2151      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          107      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           31      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv           3136      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         5604      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         7728      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack         1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack           1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          7528      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2167      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3299      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2063      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           52      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           11      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         2960      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           23      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              4      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data            947      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         2558                      
system.ruby.LD.hit_latency_hist_seqr     |        2558    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         2558                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         2821                      
system.ruby.LD.latency_hist_seqr         |        2821    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          2821                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          263                      
system.ruby.LD.miss_latency_hist_seqr    |         263    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          263                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           20                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           20                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           24                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           24                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           24                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           24                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           24                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           24                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           63                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          63    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           63                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           67                      
system.ruby.RMW_Read.latency_hist_seqr   |          67    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           67                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            4                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            4                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         1595                      
system.ruby.ST.hit_latency_hist_seqr     |        1595    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         1595                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         1631                      
system.ruby.ST.latency_hist_seqr         |        1631    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          1631                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           36                      
system.ruby.ST.miss_latency_hist_seqr    |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           36                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                   2531                       # delay histogram for all message
system.ruby.delayHist::mean                  0.145397                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.915931                       # delay histogram for all message
system.ruby.delayHist                    |        2429     95.97%     95.97% |          63      2.49%     98.46% |          23      0.91%     99.37% |           5      0.20%     99.57% |           3      0.12%     99.68% |           3      0.12%     99.80% |           3      0.12%     99.92% |           1      0.04%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     2531                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          1399                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.044317                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.339625                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        1373     98.14%     98.14% |           0      0.00%     98.14% |          21      1.50%     99.64% |           0      0.00%     99.64% |           5      0.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            1399                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          1132                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.270318                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        1.306071                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1056     93.29%     93.29% |          42      3.71%     97.00% |          18      1.59%     98.59% |           5      0.44%     99.03% |           3      0.27%     99.29% |           3      0.27%     99.56% |           3      0.27%     99.82% |           1      0.09%     99.91% |           1      0.09%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            1132                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001008                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4183.592162                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000975                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000975                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         8041                      
system.ruby.hit_latency_hist_seqr        |        8041    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         8041                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         4567                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         4260                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          307                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         4374                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         3781                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          593                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           114                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.303214                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   536.893234                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.074223                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.037078                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3972.115741                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.009917                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.002017                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000101                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.037112                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4017.581013                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          900                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          870                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           30                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          900                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           870                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           30                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.066257                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   944.214707                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000975                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.009917                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           8940                      
system.ruby.latency_hist_seqr            |        8940    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             8940                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          899                      
system.ruby.miss_latency_hist_seqr       |         899    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          899                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.037112                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2016.034690                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.009917                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.001008                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2183.592162                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.037078                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1972.048509                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.000975                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.037078                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2972.082125                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.037112                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3017.581013                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.000975                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.009917                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.001008                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3183.592162                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            22320                      
system.ruby.network.msg_byte.Response_Control        12024                      
system.ruby.network.msg_byte.Response_Data       111120                      
system.ruby.network.msg_byte.Writeback_Control         4752                      
system.ruby.network.msg_byte.Writeback_Data          720                      
system.ruby.network.msg_count.Control            2790                      
system.ruby.network.msg_count.Response_Control         1503                      
system.ruby.network.msg_count.Response_Data         2778                      
system.ruby.network.msg_count.Writeback_Control          594                      
system.ruby.network.msg_count.Writeback_Data           18                      
system.ruby.network.routers0.msg_bytes.Control::0         7200                      
system.ruby.network.routers0.msg_bytes.Response_Control::1         1648                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         2360                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        35880                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0         1584                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers0.msg_count.Control::0          900                      
system.ruby.network.routers0.msg_count.Response_Control::1          206                      
system.ruby.network.routers0.msg_count.Response_Control::2          295                      
system.ruby.network.routers0.msg_count.Response_Data::1          897                      
system.ruby.network.routers0.msg_count.Writeback_Control::0          198                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers0.percent_links_utilized    94.142463                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.037078                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3472.098933                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.038019                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1516.034690                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.009917                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   118.977746                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1         1648                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        35880                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1          206                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          897                      
system.ruby.network.routers0.throttle1.link_utilization    69.307180                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         7200                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         2360                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0         1584                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          900                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          295                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0          198                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers1.msg_bytes.Control::0         7440                      
system.ruby.network.routers1.msg_bytes.Response_Control::1         1648                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         2360                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        37040                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0         1584                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers1.msg_count.Control::0          930                      
system.ruby.network.routers1.msg_count.Response_Control::1          206                      
system.ruby.network.routers1.msg_count.Response_Control::2          295                      
system.ruby.network.routers1.msg_count.Response_Data::1          926                      
system.ruby.network.routers1.msg_count.Writeback_Control::0          198                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers1.percent_links_utilized   141.319585                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.037112                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3517.581013                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.000975                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.009917                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.001244                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1683.592162                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.042221                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1472.031701                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   137.856326                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         7200                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         2360                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         1160                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0         1584                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          900                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          295                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           29                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0          198                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers1.throttle1.link_utilization   144.782843                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          240                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1         1648                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        35880                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           30                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1          206                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          897                      
system.ruby.network.routers2.msg_bytes.Control::0          240                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         1160                      
system.ruby.network.routers2.msg_count.Control::0           30                      
system.ruby.network.routers2.msg_count.Response_Data::1           29                      
system.ruby.network.routers2.percent_links_utilized    70.970317                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.001008                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3683.592162                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.000975                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    35.957039                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          240                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           30                      
system.ruby.network.routers2.throttle1.link_utilization   105.983596                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         1160                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           29                      
system.ruby.network.routers3.percent_links_utilized     0.067231                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.047062                      
system.ruby.network.routers3.throttle1.link_utilization     0.087401                      
system.ruby.network.routers4.percent_links_utilized    23.786473                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    37.447896                      
system.ruby.network.routers4.throttle1.link_utilization    10.125050                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         7440                      
system.ruby.network.routers9.msg_bytes.Response_Control::1         1648                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         2360                      
system.ruby.network.routers9.msg_bytes.Response_Data::1        37040                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0         1584                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers9.msg_count.Control::0          930                      
system.ruby.network.routers9.msg_count.Response_Control::1          206                      
system.ruby.network.routers9.msg_count.Response_Control::2          295                      
system.ruby.network.routers9.msg_count.Response_Data::1          926                      
system.ruby.network.routers9.msg_count.Writeback_Control::0          198                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers9.percent_links_utilized    36.698452                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.037078                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2472.065317                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.037246                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2517.581013                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.000975                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.009917                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.001008                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2683.592162                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization   118.977746                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1         1648                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        35880                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1          206                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          897                      
system.ruby.network.routers9.throttle1.link_utilization   137.856326                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         7200                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         2360                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1         1160                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0         1584                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0          240                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          900                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          295                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           29                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0          198                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            6                      
system.ruby.network.routers9.throttle2.link_utilization    35.957039                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          240                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           30                      
system.ruby.network.routers9.throttle3.link_utilization     0.047062                      
system.ruby.network.routers9.throttle4.link_utilization    37.447896                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         8920                      
system.ruby.outstanding_req_hist_seqr::mean     1.719507                      
system.ruby.outstanding_req_hist_seqr::gmean     1.519460                      
system.ruby.outstanding_req_hist_seqr::stdev     0.977273                      
system.ruby.outstanding_req_hist_seqr    |        4596     51.52%     51.52% |        3867     43.35%     94.88% |         398      4.46%     99.34% |          41      0.46%     99.80% |          17      0.19%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         8920                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         4801                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          752                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         4744                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          800                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         4801                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4001                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            5878                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             490                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          683                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              9419                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             5714                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          760                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               1916                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           965                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           78                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        15017                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         8527                       # Number of instructions committed
system.switch_cpus.commit.committedOps          16797                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        12235                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.372865                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.427349                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         7908     64.63%     64.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          969      7.92%     72.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          775      6.33%     78.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          801      6.55%     85.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          327      2.67%     88.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          221      1.81%     89.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          141      1.15%     91.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          128      1.05%     92.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          965      7.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        12235                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                125                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          221                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             16654                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  2489                       # Number of loads committed
system.switch_cpus.commit.membars                  48                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           30      0.18%      0.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        12528     74.58%     74.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.04%     74.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           26      0.15%     74.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            1      0.01%     74.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            8      0.05%     75.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           18      0.11%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           16      0.10%     75.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            8      0.05%     75.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           12      0.07%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     75.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         2456     14.62%     89.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1626      9.68%     99.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           33      0.20%     99.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           28      0.17%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        16797                       # Class of committed instruction
system.switch_cpus.commit.refs                   4143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                8527                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 16797                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.744342                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.744342                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          3076                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          40394                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             5023                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              4917                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            764                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          1014                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                3472                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    50                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2243                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                5878                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              4382                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  9235                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           221                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  21947                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           51                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            1528                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.395186                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         4735                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1290                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.475528                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        14794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.113560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.512175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             7051     47.66%     47.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              688      4.65%     52.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              654      4.42%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              593      4.01%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              428      2.89%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              333      2.25%     65.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              531      3.59%     69.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              404      2.73%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             4112     27.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        14794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               239                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              134                       # number of floating regfile writes
system.switch_cpus.idleCycles                      80                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          946                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             2642                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.706871                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 5702                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2241                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1986                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          4520                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           73                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         3132                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        31795                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          3461                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1612                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         25388                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            764                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             9                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          232                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2040                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1483                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          908                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           38                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             26119                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 24986                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.652016                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             17030                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.679844                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  25262                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            34881                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           19963                       # number of integer regfile writes
system.switch_cpus.ipc                       0.573282                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.573282                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          284      1.05%      1.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         20427     75.66%     76.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            9      0.03%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            29      0.11%     76.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            3      0.01%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           14      0.05%     76.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           10      0.04%     76.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           32      0.12%     77.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           21      0.08%     77.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           10      0.04%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           16      0.06%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         3634     13.46%     90.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2410      8.93%     99.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           65      0.24%     99.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           36      0.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          27000                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             212                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          422                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          186                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          376                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 414                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015333                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             296     71.50%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     71.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             48     11.59%     83.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            66     15.94%     99.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%     99.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            4      0.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          26918                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        68994                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        24800                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        46458                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              31596                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             27000                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          199                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        15038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          208                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        18809                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        14794                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.825064                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.490369                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         8158     55.14%     55.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         1007      6.81%     61.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          973      6.58%     68.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          906      6.12%     74.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          898      6.07%     80.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          928      6.27%     86.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          845      5.71%     92.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          605      4.09%     96.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          474      3.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        14794                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.815248                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                4391                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    61                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          498                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          437                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         4520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         3132                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           12074                       # number of misc regfile reads
system.switch_cpus.numCycles                    14874                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            2602                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         17649                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            323                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             5470                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             10                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            38                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         87692                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          37458                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        37195                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              5441                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents             20                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            764                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           441                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            19588                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          344                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        54136                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           76                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            9                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              1270                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            9                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                43045                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               66171                       # The number of ROB writes
system.switch_cpus.timesIdled                       3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON     14874000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     14874000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     14874000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     14874000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath        67328                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst     13558464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      3409484                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      188792843                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst     13558464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    163967264                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        62720                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data      1571586                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     13537492                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath         2104                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       423702                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       504715                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        23280684                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1960                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            4                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       215241                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1868084                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   4526556407                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  10112195777867                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  1435307718166                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 911554659137                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 229224418448                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      12692809130026                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 10112195777867                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 911554659137                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 11023750437004                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   4216754068                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache      1075703                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 800266908700                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 105659943526                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     910144681995                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   8743310475                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache      1075703                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 10112195777867                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 2235574626866                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 911554659137                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 334884361974                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     13602953812021                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     14874000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED     14874000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     14874000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                960                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  30                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     64542154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              64542154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     64542154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             64542154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000268500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  68                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          30                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        30                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      52.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       716000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1391000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23866.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46366.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        7                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 23.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    30                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           27                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     82.962963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.758287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    34.669296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79           20     74.07%     74.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            6     22.22%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-207            1      3.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           27                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   1920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       129.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     64.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      14927000                       # Total gap between requests
system.mem_ctrls.avgGap                     497566.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 64542154.094392895699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           30                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      1391000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     46366.67                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    23.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         39470.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                22176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               81312                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     311356.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1239045.850000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     170589.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1863950.850000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        125.316045                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1880500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     12273500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                30362                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17740.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               71148                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     311356.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     794990.550000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     554677.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1780275.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        119.690423                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      6515000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      7639000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1179653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31712799000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Reordering end
final_tick                                31876126000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               10847934                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                 19781040                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.54                       # Real time elapsed on the host
host_tick_rate                              106359596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16657405                       # Number of instructions simulated
sim_ops                                      30375717                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000163                       # Number of seconds simulated
sim_ticks                                   163327000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total            1960                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         4064                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1960                      
system.ruby.DMA_Controller.Data          |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total           4064                      
system.ruby.DMA_Controller.READY.ReadRequest |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         4064                      
system.ruby.DMA_Controller.READY.WriteRequest |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1960                      
system.ruby.DMA_Controller.ReadRequest   |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         4064                      
system.ruby.DMA_Controller.WriteRequest  |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1960                      
system.ruby.Directory_Controller.DMA_READ         4064      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.Data            1568      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           8418      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         2496      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         8418      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         2496      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1960      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         8417      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         3528      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        10913      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        53048                      
system.ruby.IFETCH.hit_latency_hist_seqr |       53048    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        53048                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples        53180                      
system.ruby.IFETCH.latency_hist_seqr     |       53180    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        53180                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          132                      
system.ruby.IFETCH.miss_latency_hist_seqr |         132    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          132                      
system.ruby.L1Cache_Controller.Ack       |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            4                      
system.ruby.L1Cache_Controller.Ack_all   |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           12                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.Data_Exclusive |        4720    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4720                      
system.ruby.L1Cache_Controller.Data_all_Acks |        9046     99.96%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         9050                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3487    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3487                      
system.ruby.L1Cache_Controller.E.Load    |      156812    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total       156812                      
system.ruby.L1Cache_Controller.E.Store   |         257    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          257                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         413    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          413                      
system.ruby.L1Cache_Controller.I.Load    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            4                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3809     99.90%     99.90% |           4      0.10%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         3813                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        4720    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4720                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        5237    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5237                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      476448    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       476448                      
system.ruby.L1Cache_Controller.Inv       |         943     99.58%     99.58% |           4      0.42%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total          947                      
system.ruby.L1Cache_Controller.L1_Replacement |       10717    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10717                      
system.ruby.L1Cache_Controller.Load      |      571775    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       571775                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.M.Inv     |         943    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          943                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2595    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2595                      
system.ruby.L1Cache_Controller.M.Load    |      410099    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       410099                      
system.ruby.L1Cache_Controller.M.Store   |      225776    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       225776                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           30                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        6082    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         6082                      
system.ruby.L1Cache_Controller.NP.Ifetch |        5187    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5187                      
system.ruby.L1Cache_Controller.NP.Load   |        4772    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4772                      
system.ruby.L1Cache_Controller.NP.Store  |        3809     99.95%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3811                      
system.ruby.L1Cache_Controller.S.Ifetch  |      471231    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       471231                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            4                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4220    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4220                      
system.ruby.L1Cache_Controller.S.Load    |          88    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           88                      
system.ruby.L1Cache_Controller.S.Store   |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           12                      
system.ruby.L1Cache_Controller.SM.Ack    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack_all |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           12                      
system.ruby.L1Cache_Controller.Store     |      229854    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       229858                      
system.ruby.L1Cache_Controller.WB_Ack    |        6082    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         6082                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         8545      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         3691      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2159      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2567      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           4776      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3813      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         5186      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           6082      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           12      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         2153      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          107      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           31      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv           3136      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         6082      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         8522      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack         1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack           1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          8417      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2567      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3691      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2160      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           52      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           11      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         2995      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           23      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              4      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data            947      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples       112004                      
system.ruby.LD.hit_latency_hist_seqr     |      112004    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total       112004                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples       112406                      
system.ruby.LD.latency_hist_seqr         |      112406    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total        112406                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          402                      
system.ruby.LD.miss_latency_hist_seqr    |         402    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          402                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           40                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           40                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           40                      
system.ruby.RMW_Read.latency_hist_seqr   |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           40                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         6446                      
system.ruby.ST.hit_latency_hist_seqr     |        6446    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         6446                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         6838                      
system.ruby.ST.latency_hist_seqr         |        6838    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          6838                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples          392                      
system.ruby.ST.miss_latency_hist_seqr    |         392    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total          392                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   4491                       # delay histogram for all message
system.ruby.delayHist::mean                  0.021376                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.288591                       # delay histogram for all message
system.ruby.delayHist                    |        4466     99.44%     99.44% |           0      0.00%     99.44% |           2      0.04%     99.49% |           0      0.00%     99.49% |          23      0.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     4491                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          2198                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.043676                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.411381                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        2173     98.86%     98.86% |           0      0.00%     98.86% |           2      0.09%     98.95% |           0      0.00%     98.95% |          23      1.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            2198                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          2293                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        2293    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            2293                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002725                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       171538                      
system.ruby.hit_latency_hist_seqr        |      171538    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       171538                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses       119284                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits       118490                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          794                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        53181                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        53048                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          133                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles          2979                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.528590                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.919934                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.008599                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.004298                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3503.728719                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002431                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.005443                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.004298                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4034.029891                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          926                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           37                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          926                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            37                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          889                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.004411                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   503.737903                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002431                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples         172464                      
system.ruby.latency_hist_seqr            |      172464    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           172464                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          926                      
system.ruby.miss_latency_hist_seqr       |         926    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          926                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.004298                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2033.024240                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.002431                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.004298                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1503.734842                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.004298                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2503.731780                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.004298                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3034.029891                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.002431                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            43560                      
system.ruby.network.msg_byte.Response_Control        30528                      
system.ruby.network.msg_byte.Response_Data       217800                      
system.ruby.network.msg_byte.Writeback_Control        10920                      
system.ruby.network.msg_byte.Writeback_Data         2760                      
system.ruby.network.msg_count.Control            5445                      
system.ruby.network.msg_count.Response_Control         3816                      
system.ruby.network.msg_count.Response_Data         5445                      
system.ruby.network.msg_count.Writeback_Control         1365                      
system.ruby.network.msg_count.Writeback_Data           69                      
system.ruby.network.routers0.msg_bytes.Control::0         7408                      
system.ruby.network.routers0.msg_bytes.Response_Control::1         3824                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         6352                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        37040                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0         3640                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers0.msg_count.Control::0          926                      
system.ruby.network.routers0.msg_count.Response_Control::1          478                      
system.ruby.network.routers0.msg_count.Response_Control::2          794                      
system.ruby.network.routers0.msg_count.Response_Data::1          926                      
system.ruby.network.routers0.msg_count.Writeback_Control::0          455                      
system.ruby.network.routers0.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers0.percent_links_utilized     9.139640                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.004298                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3003.730250                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.004442                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1533.024240                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002431                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    11.617032                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1         3824                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        37040                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1          478                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          926                      
system.ruby.network.routers0.throttle1.link_utilization     6.662248                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         7408                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         6352                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0         3640                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          926                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          794                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0          455                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers1.msg_bytes.Control::0        14520                      
system.ruby.network.routers1.msg_bytes.Response_Control::1         3824                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         6352                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        72600                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0         3640                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers1.msg_count.Control::0         1815                      
system.ruby.network.routers1.msg_count.Response_Control::1          478                      
system.ruby.network.routers1.msg_count.Response_Control::2          794                      
system.ruby.network.routers1.msg_count.Response_Data::1         1815                      
system.ruby.network.routers1.msg_count.Writeback_Control::0          455                      
system.ruby.network.routers1.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers1.percent_links_utilized    13.844236                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.004298                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3534.029891                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002431                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.004298                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1003.736372                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    13.585323                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         7408                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         6352                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        35560                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0         3640                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          926                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          794                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          889                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0          455                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers1.throttle1.link_utilization    14.103149                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         7112                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1         3824                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        37040                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          889                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1          478                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          926                      
system.ruby.network.routers2.msg_bytes.Control::0         7112                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        35560                      
system.ruby.network.routers2.msg_count.Control::0          889                      
system.ruby.network.routers2.msg_count.Response_Data::1          889                      
system.ruby.network.routers2.percent_links_utilized     6.871414                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     3.410642                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         7112                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          889                      
system.ruby.network.routers2.throttle1.link_utilization    10.332186                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        35560                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          889                      
system.ruby.network.routers3.percent_links_utilized     0.006123                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.004286                      
system.ruby.network.routers3.throttle1.link_utilization     0.007959                      
system.ruby.network.routers4.percent_links_utilized     2.166206                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     3.410336                      
system.ruby.network.routers4.throttle1.link_utilization     0.922077                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0        14520                      
system.ruby.network.routers9.msg_bytes.Response_Control::1         3824                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         6352                      
system.ruby.network.routers9.msg_bytes.Response_Data::1        72600                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0         3640                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers9.msg_count.Control::0         1815                      
system.ruby.network.routers9.msg_count.Response_Control::1          478                      
system.ruby.network.routers9.msg_count.Response_Control::2          794                      
system.ruby.network.routers9.msg_count.Response_Data::1         1815                      
system.ruby.network.routers9.msg_count.Writeback_Control::0          455                      
system.ruby.network.routers9.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers9.percent_links_utilized     3.558624                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.004298                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2003.733311                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.004301                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2534.029891                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.002431                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.002722                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    11.617032                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1         3824                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        37040                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1          478                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          926                      
system.ruby.network.routers9.throttle1.link_utilization    13.585323                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         7408                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         6352                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        35560                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0         3640                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0          920                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          926                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          794                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1          889                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0          455                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0           23                      
system.ruby.network.routers9.throttle2.link_utilization     3.410642                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0         7112                      
system.ruby.network.routers9.throttle2.msg_count.Control::0          889                      
system.ruby.network.routers9.throttle3.link_utilization     0.004286                      
system.ruby.network.routers9.throttle4.link_utilization     3.410336                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples       172461                      
system.ruby.outstanding_req_hist_seqr::mean     1.804147                      
system.ruby.outstanding_req_hist_seqr::gmean     1.603235                      
system.ruby.outstanding_req_hist_seqr::stdev     0.932941                      
system.ruby.outstanding_req_hist_seqr    |       79281     45.97%     45.97% |       85105     49.35%     95.32% |        7572      4.39%     99.71% |         492      0.29%     99.99% |           4      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       172461                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        40244                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          371                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40169                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         6806                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        40244                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        33438                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           40371                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              80                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          141                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            213629                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           306136                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          371                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              38761                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events         51365                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         7936                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       337719                       # Number of instructions committed
system.switch_cpus.commit.committedOps         573254                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       159453                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.595128                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.362930                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        45734     28.68%     28.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1        24989     15.67%     44.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         6255      3.92%     48.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        12403      7.78%     56.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         6222      3.90%     59.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        12220      7.66%     67.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          217      0.14%     67.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           48      0.03%     67.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        51365     32.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       159453                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 24                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           37                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            573231                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                120373                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           14      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       408397     71.24%     71.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        37632      6.56%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       120363     21.00%     98.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         6826      1.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           10      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       573254                       # Class of committed instruction
system.switch_cpus.commit.refs                 127211                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              337719                       # Number of Instructions Simulated
system.switch_cpus.committedOps                573254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.483618                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.483618                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         69997                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         586302                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            15476                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             49419                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            373                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         25319                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              121396                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     8                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                6918                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               40371                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             53198                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                157953                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            65                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                 348493                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             746                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.247179                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         2258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         6886                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.133713                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       160584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.690779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.480496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            62366     38.84%     38.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             9359      5.83%     44.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1540      0.96%     45.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             6958      4.33%     49.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             7951      4.95%     54.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             8320      5.18%     60.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             9484      5.91%     66.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             7789      4.85%     70.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            46817     29.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       160584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                24                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               22                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          414                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            39146                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.539121                       # Inst execution rate
system.switch_cpus.iew.exec_refs               128314                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               6918                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             758                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        121853                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         7066                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       581237                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        121396                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          996                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        578034                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            373                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            36                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          427                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1471                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          222                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          226                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            724748                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                577759                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.656841                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            476044                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.537437                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 578000                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           940658                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          569473                       # number of integer regfile writes
system.switch_cpus.ipc                       2.067748                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.067748                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           69      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        412681     71.27%     71.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        37632      6.50%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            4      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       121669     21.01%     98.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         6942      1.20%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           22      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           14      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         579037                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              47                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           94                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           35                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           95                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                8788                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015177                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            8595     97.80%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     97.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            192      2.18%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             1      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         587709                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      1327633                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       577724                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       589081                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             581236                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            579037                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         7936                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          288                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         9734                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       160584                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.605820                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.732917                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        36985     23.03%     23.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         9530      5.93%     28.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        15285      9.52%     38.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        16903     10.53%     49.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        15197      9.46%     58.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        17497     10.90%     69.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        19522     12.16%     81.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        14497      9.03%     90.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        15168      9.45%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       160584                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.545262                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               53198                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          448                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           27                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       121853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         7066                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          207080                       # number of misc regfile reads
system.switch_cpus.numCycles                   163327                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             855                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        870079                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           5893                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            27503                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          56991                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents             8                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       1378133                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         584133                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       883386                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             62703                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            373                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         69150                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            13256                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           42                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       951107                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            136040                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               689278                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1163572                       # The number of ROB writes
system.switch_cpus.timesIdled                      65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON    163327000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    163327000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    163327000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    163327000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath        67328                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst     15260864                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      4061364                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      191147123                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst     15260864                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    165669664                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        62720                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data      1588375                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     13554281                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath         2104                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       476902                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       625681                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        23454850                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1960                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            4                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       222079                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1874922                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath    412228229                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  920905912678                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  130711805152                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  93437484311                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  24866458087                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      1170333888457                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 920905912678                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  93437484311                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1014343396989                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    384014890                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache        97963                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data  72879376955                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   9725121995                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total      82988611803                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath    796243120                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache        97963                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 920905912678                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 203591182107                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  93437484311                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  34591580082                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     1253322500260                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    163327000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED    163327000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    163327000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        28416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              28416                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 888                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    173982256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             173982256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    173982256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            173982256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000428500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1810                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         889                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       889                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      52.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6016500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                25456500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6963.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29463.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   889                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    519.245283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   435.886940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.056510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            9      8.49%      8.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            7      6.60%     15.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            8      7.55%     22.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      2.83%     25.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29     27.36%     52.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           47     44.34%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            3      2.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          106                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  55296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   28448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       338.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    174.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     163316000                       # Total gap between requests
system.mem_ctrls.avgGap                     183707.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        27648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 169280033.307413965464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     25456500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     28634.98                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         57687.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         28089.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              503118                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3269246.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1629932.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     12231243.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       17719317.600000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        108.489825                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    145578500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     10188500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         267185.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         128620.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3887730.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3269246.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     15133245.300000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     551493.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       23237521.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.276054                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      5085000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    150682000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1342980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31876126000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                31889731000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              115659348                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                210831041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.14                       # Real time elapsed on the host
host_tick_rate                               94369922                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16665505                       # Number of instructions simulated
sim_ops                                      30391919                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000014                       # Number of seconds simulated
sim_ticks                                    13605000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total            1960                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         4064                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1960                      
system.ruby.DMA_Controller.Data          |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total           4064                      
system.ruby.DMA_Controller.READY.ReadRequest |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         4064                      
system.ruby.DMA_Controller.READY.WriteRequest |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1960                      
system.ruby.DMA_Controller.ReadRequest   |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         4064                      
system.ruby.DMA_Controller.WriteRequest  |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1960                      
system.ruby.Directory_Controller.DMA_READ         4064      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.Data            1568      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           8471      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         2496      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         8471      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         2496      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1960      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         8470      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         3528      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        10966      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         3532                      
system.ruby.IFETCH.hit_latency_hist_seqr |        3532    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         3532                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         4003                      
system.ruby.IFETCH.latency_hist_seqr     |        4003    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         4003                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          471                      
system.ruby.IFETCH.miss_latency_hist_seqr |         471    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          471                      
system.ruby.L1Cache_Controller.Ack       |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            4                      
system.ruby.L1Cache_Controller.Ack_all   |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           14                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.Data_Exclusive |        4797    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4797                      
system.ruby.L1Cache_Controller.Data_all_Acks |        9533     99.96%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         9537                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3533    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3533                      
system.ruby.L1Cache_Controller.E.Load    |      158046    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total       158046                      
system.ruby.L1Cache_Controller.E.Store   |         264    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          264                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         432    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          432                      
system.ruby.L1Cache_Controller.I.Load    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            4                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3821     99.90%     99.90% |           4      0.10%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         3825                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        4797    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4797                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        5712    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5712                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      480452    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       480452                      
system.ruby.L1Cache_Controller.Inv       |         943     99.58%     99.58% |           4      0.42%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total          947                      
system.ruby.L1Cache_Controller.L1_Replacement |       11278    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11278                      
system.ruby.L1Cache_Controller.Load      |      574548    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       574548                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.M.Inv     |         943    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          943                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2622    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2622                      
system.ruby.L1Cache_Controller.M.Load    |      411539    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       411539                      
system.ruby.L1Cache_Controller.M.Store   |      227433    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       227433                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           32                      
system.ruby.L1Cache_Controller.M_I.Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            1                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        6155    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         6155                      
system.ruby.L1Cache_Controller.NP.Ifetch |        5657    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5657                      
system.ruby.L1Cache_Controller.NP.Load   |        4853    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4853                      
system.ruby.L1Cache_Controller.NP.Store  |        3821     99.95%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3823                      
system.ruby.L1Cache_Controller.S.Ifetch  |      474763    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       474763                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            4                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4689    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4689                      
system.ruby.L1Cache_Controller.S.Load    |         106    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          106                      
system.ruby.L1Cache_Controller.S.Store   |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.SM.Ack    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack_all |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           14                      
system.ruby.L1Cache_Controller.Store     |      231533    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       231537                      
system.ruby.L1Cache_Controller.WB_Ack    |        6155    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         6155                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         8636      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         3692      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2193      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2585      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           4857      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3825      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         5657      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           6155      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           14      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         2212      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          117      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           33      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv           3136      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         6155      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         8610      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack         1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack           1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          8470      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2585      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3692      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2194      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           56      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         3430      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           14      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           26      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              4      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data            947      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         2692                      
system.ruby.LD.hit_latency_hist_seqr     |        2692    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         2692                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         2773                      
system.ruby.LD.latency_hist_seqr         |        2773    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          2773                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           81                      
system.ruby.LD.miss_latency_hist_seqr    |          81    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           81                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           25                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           25                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           26                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           26                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           26                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           26                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           26                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           26                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           55                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          55    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           55                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           57                      
system.ruby.RMW_Read.latency_hist_seqr   |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           57                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            2                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            2                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         1558                      
system.ruby.ST.hit_latency_hist_seqr     |        1558    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         1558                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         1569                      
system.ruby.ST.latency_hist_seqr         |        1569    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          1569                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           11                      
system.ruby.ST.miss_latency_hist_seqr    |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           11                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                   1422                       # delay histogram for all message
system.ruby.delayHist::mean                  0.118143                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.733319                       # delay histogram for all message
system.ruby.delayHist                    |        1379     96.98%     96.98% |          11      0.77%     97.75% |          27      1.90%     99.65% |           3      0.21%     99.86% |           0      0.00%     99.86% |           2      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1422                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           730                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.186301                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.947644                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         698     95.62%     95.62% |           5      0.68%     96.30% |          22      3.01%     99.32% |           3      0.41%     99.73% |           0      0.00%     99.73% |           2      0.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             730                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           692                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.046243                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.385182                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         681     98.41%     98.41% |           0      0.00%     98.41% |           6      0.87%     99.28% |           0      0.00%     99.28% |           5      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             692                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         7888                      
system.ruby.hit_latency_hist_seqr        |        7888    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         7888                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         4451                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         4356                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         4002                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         3532                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          470                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            89                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.312679                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   526.662990                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.046931                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.023484                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3895.112062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003344                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.003896                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.023484                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4040.885701                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          566                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          513                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           53                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          566                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           513                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           53                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.042264                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   892.043338                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.003344                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           8454                      
system.ruby.latency_hist_seqr            |        8454    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             8454                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          566                      
system.ruby.miss_latency_hist_seqr       |         566    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          566                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.023484                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2040.885701                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.003344                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.023484                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1895.038560                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.023484                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2895.075311                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.023484                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3040.885701                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.003344                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            14856                      
system.ruby.network.msg_byte.Response_Control         3984                      
system.ruby.network.msg_byte.Response_Data        74040                      
system.ruby.network.msg_byte.Writeback_Control         1104                      
system.ruby.network.msg_byte.Writeback_Data         3240                      
system.ruby.network.msg_count.Control            1857                      
system.ruby.network.msg_count.Response_Control          498                      
system.ruby.network.msg_count.Response_Data         1851                      
system.ruby.network.msg_count.Writeback_Control          138                      
system.ruby.network.msg_count.Writeback_Data           81                      
system.ruby.network.routers0.msg_bytes.Control::0         4528                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          600                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          728                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        22560                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          368                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0         1080                      
system.ruby.network.routers0.msg_count.Control::0          566                      
system.ruby.network.routers0.msg_count.Response_Control::1           75                      
system.ruby.network.routers0.msg_count.Response_Control::2           91                      
system.ruby.network.routers0.msg_count.Response_Data::1          564                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           46                      
system.ruby.network.routers0.msg_count.Writeback_Data::0           27                      
system.ruby.network.routers0.percent_links_utilized   113.150496                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.023484                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3395.093687                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.025983                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1540.885701                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.003344                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   144.781330                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          600                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        22560                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           75                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          564                      
system.ruby.network.routers0.throttle1.link_utilization    81.519662                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         4528                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          728                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          368                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0         1080                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          566                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           91                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           46                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0           27                      
system.ruby.network.routers1.msg_bytes.Control::0         4952                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          600                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          728                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        24680                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          368                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0         1080                      
system.ruby.network.routers1.msg_count.Control::0          619                      
system.ruby.network.routers1.msg_count.Response_Control::1           75                      
system.ruby.network.routers1.msg_count.Response_Control::2           91                      
system.ruby.network.routers1.msg_count.Response_Data::1          617                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           46                      
system.ruby.network.routers1.msg_count.Writeback_Data::0           27                      
system.ruby.network.routers1.percent_links_utilized   169.920985                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.023484                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3540.885701                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.003344                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.024072                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1395.020184                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   165.117604                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         4528                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          728                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         2120                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          368                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0         1080                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          566                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           91                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           53                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           46                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0           27                      
system.ruby.network.routers1.throttle1.link_utilization   174.724366                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          424                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          600                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        22560                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           53                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           75                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          564                      
system.ruby.network.routers2.msg_bytes.Control::0          424                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         2120                      
system.ruby.network.routers2.msg_count.Control::0           53                      
system.ruby.network.routers2.msg_count.Response_Data::1           53                      
system.ruby.network.routers2.percent_links_utilized    82.782984                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    41.041896                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          424                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           53                      
system.ruby.network.routers2.throttle1.link_utilization   124.524072                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         2120                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           53                      
system.ruby.network.routers3.percent_links_utilized     0.073502                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.051452                      
system.ruby.network.routers3.throttle1.link_utilization     0.095553                      
system.ruby.network.routers4.percent_links_utilized    26.005145                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    40.940831                      
system.ruby.network.routers4.throttle1.link_utilization    11.069460                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         4952                      
system.ruby.network.routers9.msg_bytes.Response_Control::1          600                      
system.ruby.network.routers9.msg_bytes.Response_Control::2          728                      
system.ruby.network.routers9.msg_bytes.Response_Data::1        24680                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0          368                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0         1080                      
system.ruby.network.routers9.msg_count.Control::0          619                      
system.ruby.network.routers9.msg_count.Response_Control::1           75                      
system.ruby.network.routers9.msg_count.Response_Control::2           91                      
system.ruby.network.routers9.msg_count.Response_Data::1          617                      
system.ruby.network.routers9.msg_count.Writeback_Control::0           46                      
system.ruby.network.routers9.msg_count.Writeback_Data::0           27                      
system.ruby.network.routers9.percent_links_utilized    43.548124                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.023484                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2395.056935                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.023484                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2540.885701                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.003344                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.001948                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization   144.781330                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1          600                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        22560                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1           75                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          564                      
system.ruby.network.routers9.throttle1.link_utilization   165.117604                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         4528                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2          728                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1         2120                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0          368                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0         1080                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          566                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           91                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           53                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0           46                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0           27                      
system.ruby.network.routers9.throttle2.link_utilization    41.041896                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          424                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           53                      
system.ruby.network.routers9.throttle3.link_utilization     0.051452                      
system.ruby.network.routers9.throttle4.link_utilization    40.940831                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         8432                      
system.ruby.outstanding_req_hist_seqr::mean     1.721774                      
system.ruby.outstanding_req_hist_seqr::gmean     1.526633                      
system.ruby.outstanding_req_hist_seqr::stdev     0.941995                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        4298     50.97%     50.97% |        2794     33.14%     84.11% |         927     10.99%     95.10% |         301      3.57%     98.67% |          61      0.72%     99.40% |          23      0.27%     99.67% |          20      0.24%     99.91% |           8      0.09%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         8432                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         4548                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          661                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         3943                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          712                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         4548                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3836                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            5081                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             506                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          628                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              8733                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             5268                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          668                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               1813                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           965                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           84                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        13160                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         8100                       # Number of instructions committed
system.switch_cpus.commit.committedOps          16202                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        10746                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.507724                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.538450                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         6697     62.32%     62.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          879      8.18%     70.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          678      6.31%     76.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          754      7.02%     83.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          302      2.81%     86.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          189      1.76%     88.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          142      1.32%     89.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          140      1.30%     91.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          965      8.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        10746                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                113                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          234                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             16050                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  2512                       # Number of loads committed
system.switch_cpus.commit.membars                  52                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           32      0.20%      0.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        11960     73.82%     74.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.04%     74.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           34      0.21%     74.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            1      0.01%     74.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            8      0.05%     74.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           20      0.12%     74.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           16      0.10%     74.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            8      0.05%     74.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           12      0.07%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         2488     15.36%     90.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1570      9.69%     99.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           24      0.15%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           22      0.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        16202                       # Class of committed instruction
system.switch_cpus.commit.refs                   4104                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                8100                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 16202                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.679630                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.679630                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          2269                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          36855                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             4536                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              4626                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            671                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           816                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                3380                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    43                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2127                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                5081                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              4025                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  7970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           200                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  19937                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles            1342                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.373466                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         4225                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1218                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.465417                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        12918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.195077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.511320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             5977     46.27%     46.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              601      4.65%     50.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              523      4.05%     54.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              611      4.73%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              396      3.07%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              322      2.49%     65.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              441      3.41%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              422      3.27%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             3625     28.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        12918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               246                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              180                       # number of floating regfile writes
system.switch_cpus.idleCycles                     687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          825                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             2447                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.734068                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 5487                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2120                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1569                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          4326                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           74                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         2877                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        29315                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          3367                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1520                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         23592                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              8                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            671                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             9                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          243                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1823                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1291                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          787                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           38                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             24602                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 23299                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.646411                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             15903                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.712532                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  23522                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            33374                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           18569                       # number of integer regfile writes
system.switch_cpus.ipc                       0.595369                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.595369                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          247      0.98%      0.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         18800     74.89%     75.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            8      0.03%     75.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            34      0.14%     76.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           10      0.04%     76.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            8      0.03%     76.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           42      0.17%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           22      0.09%     76.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            8      0.03%     76.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           17      0.07%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         3511     13.99%     90.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2261      9.01%     99.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           96      0.38%     99.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           41      0.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          25105                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             257                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          511                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          218                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          538                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 455                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018124                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             335     73.63%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     73.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.22%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     73.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             50     10.99%     84.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            64     14.07%     98.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.22%     99.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            4      0.88%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          25056                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        63293                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        23081                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        41941                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              29118                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             25105                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        13160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          214                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        16327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        12918                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.943412                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.581244                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         6991     54.12%     54.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          822      6.36%     60.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          815      6.31%     66.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          753      5.83%     72.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          790      6.12%     78.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          852      6.60%     85.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          782      6.05%     91.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          622      4.81%     96.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          491      3.80%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        12918                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.845277                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                4033                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    53                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          449                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          358                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         4326                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         2877                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           11221                       # number of misc regfile reads
system.switch_cpus.numCycles                    13605                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            2013                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         16843                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            169                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             4912                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              6                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            18                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         81290                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          34308                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        34163                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              5032                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            671                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           222                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            17371                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          440                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        50363                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           68                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           10                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               738                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           10                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                39143                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               60886                       # The number of ROB writes
system.switch_cpus.timesIdled                      21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON     13605000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     13605000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     13605000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     13605000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath        67328                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst     15389600                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      4084182                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      191298677                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst     15389600                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    165798400                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        62720                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data      1600148                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     13566054                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath         2104                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       480925                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       628816                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        23462008                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1960                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            4                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       223674                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1876517                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   4948768835                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  11055406100698                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  1569185373025                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 1131172363102                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 300197133407                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      14060909739067                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 11055406100698                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 1131172363102                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 12186578463800                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   4610069827                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache      1176038                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 874911429621                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 117614700478                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     997137375965                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   9558838662                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache      1176038                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 11055406100698                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 2444096802646                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 1131172363102                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 417811833885                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     15058047115031                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     13605000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED     13605000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     13605000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               1728                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  54                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    127012128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             127012128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    127012128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            127012128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000336500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 114                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          53                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        53                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      52.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       694500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1887000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13103.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35603.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       30                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    53                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           25                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.480000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.206529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.758301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           19     76.00%     76.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            3     12.00%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      4.00%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      4.00%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      4.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           25                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   3392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    1696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       249.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    124.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      13616000                       # Total gap between requests
system.mem_ctrls.avgGap                     256905.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         1696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 124660051.451672181487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           53                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      1887000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     35603.77                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    56.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         48579.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         23654.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              228690                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     311356.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     788653.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     454140.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1855074.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        136.352385                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      5275000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      7610000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         21253.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         13305.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               40656                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     311356.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     549909.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     660643.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1597124.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        117.392444                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      7784000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      5101000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1356585000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31889731000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                31891132000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              396016136                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                721202725                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                               33232937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16666625                       # Number of instructions simulated
sim_ops                                      30394077                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1401000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total            1960                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         4064                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1960                      
system.ruby.DMA_Controller.Data          |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total           4064                      
system.ruby.DMA_Controller.READY.ReadRequest |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         4064                      
system.ruby.DMA_Controller.READY.WriteRequest |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1960                      
system.ruby.DMA_Controller.ReadRequest   |        4064    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         4064                      
system.ruby.DMA_Controller.WriteRequest  |        1960    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1960                      
system.ruby.Directory_Controller.DMA_READ         4064      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.Data            1568      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           8488      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         2496      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1960      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         8488      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         2496      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1960      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         8486      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data         1568      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack         1568      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         3528      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        10982      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          403                      
system.ruby.IFETCH.hit_latency_hist_seqr |         403    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          403                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          461                      
system.ruby.IFETCH.latency_hist_seqr     |         461    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          461                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           58                      
system.ruby.IFETCH.miss_latency_hist_seqr |          58    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           58                      
system.ruby.L1Cache_Controller.Ack       |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total            4                      
system.ruby.L1Cache_Controller.Ack_all   |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           14                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.Data_Exclusive |        4809    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4809                      
system.ruby.L1Cache_Controller.Data_all_Acks |        9591     99.96%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         9595                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3537    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3537                      
system.ruby.L1Cache_Controller.E.Load    |      158182    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total       158182                      
system.ruby.L1Cache_Controller.E.Store   |         266    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          266                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         439    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          439                      
system.ruby.L1Cache_Controller.I.Load    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total            4                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3821     99.90%     99.90% |           4      0.10%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         3825                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total            4                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        4809    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4809                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        5770    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5770                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      480914    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       480914                      
system.ruby.L1Cache_Controller.Inv       |         943     99.58%     99.58% |           4      0.42%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total          947                      
system.ruby.L1Cache_Controller.L1_Replacement |       11349    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11349                      
system.ruby.L1Cache_Controller.Load      |      574866    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       574866                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total            4                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            4                      
system.ruby.L1Cache_Controller.M.Inv     |         943    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          943                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2623    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2623                      
system.ruby.L1Cache_Controller.M.Load    |      411709    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       411709                      
system.ruby.L1Cache_Controller.M.Store   |      227610    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       227610                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           32                      
system.ruby.L1Cache_Controller.M_I.Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            1                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        6160    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         6160                      
system.ruby.L1Cache_Controller.NP.Ifetch |        5716    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5716                      
system.ruby.L1Cache_Controller.NP.Load   |        4865    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4865                      
system.ruby.L1Cache_Controller.NP.Store  |        3821     99.95%     99.95% |           2      0.05%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3823                      
system.ruby.L1Cache_Controller.S.Ifetch  |      475166    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       475166                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total            4                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4748    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4748                      
system.ruby.L1Cache_Controller.S.Load    |         106    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          106                      
system.ruby.L1Cache_Controller.S.Store   |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.SM.Ack    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total            4                      
system.ruby.L1Cache_Controller.SM.Ack_all |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           14                      
system.ruby.L1Cache_Controller.Store     |      231712    100.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       231716                      
system.ruby.L1Cache_Controller.WB_Ack    |        6160    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         6160                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         8648      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         3692      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2197      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2597      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           4869      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3825      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         5716      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           6160      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           14      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         2212      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          117      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           33      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv           3136      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         6160      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data          943      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data            4      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         8622      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv          625      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack         1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack           1568      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          8486      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2597      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3692      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2199      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           56      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         3484      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           14      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           26      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock              4      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data            947      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          306                      
system.ruby.LD.hit_latency_hist_seqr     |         306    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          306                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          318                      
system.ruby.LD.latency_hist_seqr         |         318    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           318                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           12                      
system.ruby.LD.miss_latency_hist_seqr    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           12                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            7                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            7                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            7                      
system.ruby.RMW_Read.latency_hist_seqr   |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            7                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          172                      
system.ruby.ST.hit_latency_hist_seqr     |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          172                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          172                      
system.ruby.ST.latency_hist_seqr         |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           172                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    179                       # delay histogram for all message
system.ruby.delayHist::mean                  0.044693                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.364449                       # delay histogram for all message
system.ruby.delayHist                    |         176     98.32%     98.32% |           0      0.00%     98.32% |           2      1.12%     99.44% |           0      0.00%     99.44% |           1      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      179                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            88                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.068182                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.474534                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          86     97.73%     97.73% |           0      0.00%     97.73% |           1      1.14%     98.86% |           0      0.00%     98.86% |           1      1.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              88                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            91                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.021978                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.209657                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          90     98.90%     98.90% |           0      0.00%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              91                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.006067                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4019.271935                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005710                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005710                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          888                      
system.ruby.hit_latency_hist_seqr        |         888    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          888                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          497                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          485                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           12                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          462                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          403                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           59                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            13                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.344040                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   501.784438                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.054247                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.026767                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3868.486889                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004283                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.012134                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.027123                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4014.810839                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           71                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           54                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           17                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           71                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            54                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           17                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.046039                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   865.810231                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005710                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004283                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            958                      
system.ruby.latency_hist_seqr            |         958    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              958                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           70                      
system.ruby.miss_latency_hist_seqr       |          70    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           70                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.027123                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2014.810839                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.004283                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.006067                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2019.271935                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.026767                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1869.200664                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.005710                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.026767                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2868.843777                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.027123                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3014.810839                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.005710                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.004283                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.006067                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3019.271935                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             2112                      
system.ruby.network.msg_byte.Response_Control          408                      
system.ruby.network.msg_byte.Response_Data        10320                      
system.ruby.network.msg_byte.Writeback_Control           96                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control             264                      
system.ruby.network.msg_count.Response_Control           51                      
system.ruby.network.msg_count.Response_Data          258                      
system.ruby.network.msg_count.Writeback_Control           12                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0          568                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         2800                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0           71                      
system.ruby.network.routers0.msg_count.Response_Control::1            5                      
system.ruby.network.routers0.msg_count.Response_Control::2           12                      
system.ruby.network.routers0.msg_count.Response_Data::1           70                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized  1102.783726                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.026767                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3368.665333                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.028194                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1514.810839                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004283                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  1412.294789                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         2800                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            5                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           70                      
system.ruby.network.routers0.throttle1.link_utilization   793.272662                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          568                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           71                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0          704                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         3440                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0           88                      
system.ruby.network.routers1.msg_count.Response_Control::1            5                      
system.ruby.network.routers1.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.msg_count.Response_Data::1           86                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized  1654.942898                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.027123                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3514.810839                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005710                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004283                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.006781                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1519.271935                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.027123                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1369.379108                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  1606.513205                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          568                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           71                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           16                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization  1703.372591                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          136                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         2800                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           17                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            5                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           70                      
system.ruby.network.routers2.msg_bytes.Control::0          136                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers2.msg_count.Control::0           17                      
system.ruby.network.routers2.msg_count.Response_Data::1           16                      
system.ruby.network.routers2.percent_links_utilized   804.764454                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.006067                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3519.271935                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005710                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   398.857959                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          136                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           17                      
system.ruby.network.routers2.throttle1.link_utilization  1210.670949                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           16                      
system.ruby.network.routers3.percent_links_utilized     0.713776                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.499643                      
system.ruby.network.routers3.throttle1.link_utilization     0.927909                      
system.ruby.network.routers4.percent_links_utilized   252.533904                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization   397.573162                      
system.ruby.network.routers4.throttle1.link_utilization   107.494647                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0          704                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers9.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         3440                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.msg_count.Control::0           88                      
system.ruby.network.routers9.msg_count.Response_Control::1            5                      
system.ruby.network.routers9.msg_count.Response_Control::2           12                      
system.ruby.network.routers9.msg_count.Response_Data::1           86                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.percent_links_utilized   423.970973                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.026767                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2369.022221                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.027123                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2514.810839                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.005710                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.004283                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.006067                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2519.271935                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization  1412.294789                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         2800                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            5                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           70                      
system.ruby.network.routers9.throttle1.link_utilization  1606.513205                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          568                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           71                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           16                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.throttle2.link_utilization   398.857959                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          136                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           17                      
system.ruby.network.routers9.throttle3.link_utilization     0.499643                      
system.ruby.network.routers9.throttle4.link_utilization   397.573162                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples          959                      
system.ruby.outstanding_req_hist_seqr::mean     2.868613                      
system.ruby.outstanding_req_hist_seqr::gmean     2.141190                      
system.ruby.outstanding_req_hist_seqr::stdev     2.443398                      
system.ruby.outstanding_req_hist_seqr    |         348     36.29%     36.29% |         381     39.73%     76.02% |          71      7.40%     83.42% |          82      8.55%     91.97% |          64      6.67%     98.64% |           9      0.94%     99.58% |           4      0.42%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          959                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          545                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           73                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          473                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           53                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          545                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          492                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             590                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              45                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           73                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1290                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              777                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           73                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                261                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           160                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         1356                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1120                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         1165                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.852361                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.871325                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          697     59.83%     59.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           84      7.21%     67.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           59      5.06%     72.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           73      6.27%     78.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           43      3.69%     82.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           21      1.80%     83.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           16      1.37%     85.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           12      1.03%     86.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          160     13.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         1165                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  4                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2156                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   299                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1683     77.99%     78.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.14%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          298     13.81%     91.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          170      7.88%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            1      0.05%     99.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            2      0.09%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2158                       # Class of committed instruction
system.switch_cpus.commit.refs                    471                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1120                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.250893                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.250893                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           216                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           4327                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              473                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               534                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             73                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            98                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 386                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     3                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 234                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 590                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               467                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   888                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            30                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   2487                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             146                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.421128                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          433                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           98                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.775161                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         1394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.401722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.539647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              612     43.90%     43.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               54      3.87%     47.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               66      4.73%     52.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               52      3.73%     56.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               47      3.37%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               54      3.87%     63.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               35      2.51%     66.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               60      4.30%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              414     29.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         1394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                 4                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               10                       # number of floating regfile writes
system.switch_cpus.idleCycles                       7                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           91                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              337                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.086367                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  620                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                234                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             156                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           459                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           40                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          315                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         3534                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           386                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          176                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2923                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             73                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           22                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          160                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          141                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              3119                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2881                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.656300                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              2047                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.056388                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2901                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             4128                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2302                       # number of integer regfile writes
system.switch_cpus.ipc                       0.799429                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.799429                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           19      0.61%      0.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2428     78.20%     78.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            3      0.10%     78.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            1      0.03%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          389     12.53%     91.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          246      7.92%     99.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           16      0.52%     99.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            3      0.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           3105                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              21                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           42                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           10                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           72                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  58                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018680                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              57     98.28%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%     98.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             1      1.72%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           3123                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         7618                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         4818                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               3533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              3105                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         1356                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued            4                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         1673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         1394                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.227403                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.624764                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          673     48.28%     48.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           92      6.60%     54.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           82      5.88%     60.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           97      6.96%     67.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           96      6.89%     74.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          109      7.82%     82.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          122      8.75%     91.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           87      6.24%     97.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           36      2.58%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         1394                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.216274                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 467                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           10                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           18                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          315                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1387                       # number of misc regfile reads
system.switch_cpus.numCycles                     1401                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             199                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2379                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              2                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              515                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            14                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          9674                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           4066                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         4196                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               585                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             73                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            22                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1794                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           34                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         6029                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                89                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 4519                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                7289                       # The number of ROB writes
system.switch_cpus.timesIdled                       2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON      1401000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      1401000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      1401000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      1401000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath        67328                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst     15404544                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      4086869                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      191316308                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst     15404544                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    165813344                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        62720                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data      1601405                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     13567311                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath         2104                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       481392                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       629179                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        23462838                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1960                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            4                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       223846                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1876689                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath  48057102070                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  107358172733762                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  15238234832263                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 10995391862955                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 2917108493933                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      136556965024982                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 107358172733762                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 10995391862955                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 118353564596717                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath  44768022841                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     11420414                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 8496195574590                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 1143044254104                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     9684019271949                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath  92825124911                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     11420414                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 107358172733762                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 23734430406852                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 10995391862955                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 4060152748037                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     146240984296931                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      1401000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED      1401000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      1401000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                512                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  16                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    365453248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             365453248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    365453248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            365453248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  34                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          17                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        17                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      52.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       178500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      85000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  561000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10500.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33000.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       11                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    17                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                   1088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       776.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    388.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1433000                       # Total gap between requests
system.mem_ctrls.avgGap                      84294.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 388294075.660242676735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       561000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     33000.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    64.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          6072.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        60984.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     135304.700000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       202361.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        144.440471                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1401000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         12144.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               20328                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     117320.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     15555.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       165348.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        118.021984                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       186000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1215000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1357986000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31891132000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                31999886000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 877195                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                  1599896                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.04                       # Real time elapsed on the host
host_tick_rate                                5711833                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16701841                       # Number of instructions simulated
sim_ops                                      30462198                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000109                       # Number of seconds simulated
sim_ticks                                   108754000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles           42336                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 86744                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles           14124                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                 29780                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.Ack::total            1961                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         8769                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1961                      
system.ruby.DMA_Controller.Data          |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.Data::total           8769                      
system.ruby.DMA_Controller.READY.ReadRequest |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         8769                      
system.ruby.DMA_Controller.READY.WriteRequest |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1961                      
system.ruby.DMA_Controller.ReadRequest   |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         8769                      
system.ruby.DMA_Controller.WriteRequest  |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1961                      
system.ruby.Directory_Controller.DMA_READ         8769      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1961      0.00%      0.00%
system.ruby.Directory_Controller.Data            1960      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           8897      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         6809      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1961      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         8897      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         6809      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1961      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         8896      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ         1960      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data         1960      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack         1960      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         3921      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        15705      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        12758                      
system.ruby.IFETCH.hit_latency_hist_seqr |       12758    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        12758                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples        14188                      
system.ruby.IFETCH.latency_hist_seqr     |       14188    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        14188                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1430                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1430    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1430                      
system.ruby.L1Cache_Controller.Ack       |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           12                      
system.ruby.L1Cache_Controller.Ack_all   |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           25                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           12                      
system.ruby.L1Cache_Controller.Data_Exclusive |        4938    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4938                      
system.ruby.L1Cache_Controller.Data_all_Acks |       11063     99.89%     99.89% |           8      0.07%     99.96% |           4      0.04%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total        11075                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3611    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3611                      
system.ruby.L1Cache_Controller.E.Load    |      162893    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total       162893                      
system.ruby.L1Cache_Controller.E.Store   |         289    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          289                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           12                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         522    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          522                      
system.ruby.L1Cache_Controller.I.Load    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           12                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3860     99.69%     99.69% |           8      0.21%     99.90% |           4      0.10%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         3872                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           12                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        4938    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4938                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        7203    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         7203                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      495103    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       495103                      
system.ruby.L1Cache_Controller.Inv       |        1314     99.10%     99.10% |           8      0.60%     99.70% |           4      0.30%    100.00%
system.ruby.L1Cache_Controller.Inv::total         1326                      
system.ruby.L1Cache_Controller.L1_Replacement |       12938    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        12938                      
system.ruby.L1Cache_Controller.Load      |      585915    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       585915                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           12                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.M.Inv     |        1314    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total         1314                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2637    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2637                      
system.ruby.L1Cache_Controller.M.Load    |      417853    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       417853                      
system.ruby.L1Cache_Controller.M.Store   |      233654    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       233654                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           34                      
system.ruby.L1Cache_Controller.M_I.Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            1                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        6248    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         6248                      
system.ruby.L1Cache_Controller.NP.Ifetch |        7145    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         7145                      
system.ruby.L1Cache_Controller.NP.Load   |        4997    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4997                      
system.ruby.L1Cache_Controller.NP.Store  |        3860     99.74%     99.74% |           6      0.16%     99.90% |           4      0.10%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3870                      
system.ruby.L1Cache_Controller.S.Ifetch  |      487924    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       487924                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           12                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        6166    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         6166                      
system.ruby.L1Cache_Controller.S.Load    |         160    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          160                      
system.ruby.L1Cache_Controller.S.Store   |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           25                      
system.ruby.L1Cache_Controller.SM.Ack    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           12                      
system.ruby.L1Cache_Controller.SM.Ack_all |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           25                      
system.ruby.L1Cache_Controller.Store     |      237829     99.99%     99.99% |           8      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       237841                      
system.ruby.L1Cache_Controller.WB_Ack    |        6248    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         6248                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         8835      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         3696      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2512      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2688      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           5009      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3872      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         7145      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           6248      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         2250      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          152      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           35      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv          646      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv           3920      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         6248      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         8798      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           12      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv          646      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack         1960      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack           1960      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          8896      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2688      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3696      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2513      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           59      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         4597      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           25      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           37      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             12      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data           1326      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        10909                      
system.ruby.LD.hit_latency_hist_seqr     |       10909    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        10909                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples        11049                      
system.ruby.LD.latency_hist_seqr         |       11049    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         11049                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          140                      
system.ruby.LD.miss_latency_hist_seqr    |         140    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          140                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           24                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           24                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           24                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           24                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           24                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           24                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           24                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           24                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          233                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         233    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          233                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          237                      
system.ruby.RMW_Read.latency_hist_seqr   |         237    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          237                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            4                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            4                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         5786                      
system.ruby.ST.hit_latency_hist_seqr     |        5786    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         5786                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         5840                      
system.ruby.ST.latency_hist_seqr         |        5840    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          5840                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           54                      
system.ruby.ST.miss_latency_hist_seqr    |          54    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           54                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                   5602                       # delay histogram for all message
system.ruby.delayHist::mean                  1.986076                       # delay histogram for all message
system.ruby.delayHist::stdev                 6.643670                       # delay histogram for all message
system.ruby.delayHist                    |        5151     91.95%     91.95% |         182      3.25%     95.20% |          89      1.59%     96.79% |          76      1.36%     98.14% |          66      1.18%     99.32% |          28      0.50%     99.82% |           7      0.12%     99.95% |           3      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     5602                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          2302                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         2.953953                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.038839                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        2058     89.40%     89.40% |          43      1.87%     91.27% |          54      2.35%     93.61% |          56      2.43%     96.05% |          56      2.43%     98.48% |          25      1.09%     99.57% |           7      0.30%     99.87% |           3      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            2302                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          2905                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         1.488468                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        4.343858                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        2698     92.87%     92.87% |         139      4.78%     97.66% |          35      1.20%     98.86% |          20      0.69%     99.55% |          10      0.34%     99.90% |           3      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            2905                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           395                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         0.005063                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        0.100631                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |         394     99.75%     99.75% |           0      0.00%     99.75% |           1      0.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             395                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestFromDir.avg_buf_msgs     0.010813                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.023516                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5409.244704                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.025323                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.024573                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.001802                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  4000.491936                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        29734                      
system.ruby.hit_latency_hist_seqr        |       29734    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        29734                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        17166                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        16976                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          190                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        14187                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        12758                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1429                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           438                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.144675                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.567795                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.015696                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.001742                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3500.002299                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.003485                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.007889                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3896.242898                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000860                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            4                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            4                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            4                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            4                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.mandatoryQueue.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc1.mandatoryQueue.avg_stall_time   271.537141                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.requestFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc1.requestFromL1Cache.avg_stall_time   543.065087                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.requestToL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc1.requestToL1Cache.avg_stall_time    90.336939                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.responseFromL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc1.responseFromL1Cache.avg_stall_time    25.801359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.responseToL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc1.responseToL1Cache.avg_stall_time  2171.874155                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.unblockFromL1Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc1.unblockFromL1Cache.avg_stall_time   271.481971                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.003761                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.001830                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.009687                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4096.764256                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         1627                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits         1202                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          425                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         1611                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits          1202                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          409                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.fully_busy_cycles            99                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.016896                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   767.217760                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005430                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  4272.137110                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000897                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          31362                      
system.ruby.latency_hist_seqr            |       31362    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            31362                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         1628                      
system.ruby.miss_latency_hist_seqr       |        1628    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         1628                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.007848                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2038.302039                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.001742                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time  2374.521853                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.000860                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.001880                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2001.135590                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.009618                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1769.380898                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_buf_msgs     0.001816                       # Average number of messages in buffer
system.ruby.network.int_link_buffers005.avg_stall_time  1500.002299                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_buf_msgs     0.001802                       # Average number of messages in buffer
system.ruby.network.int_link_buffers006.avg_stall_time  4156.486197                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.025323                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  1508.733012                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.network.int_link_buffers010.avg_stall_time  2004.110194                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_buf_msgs     0.016220                       # Average number of messages in buffer
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers018.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers018.avg_stall_time  1086.111784                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers019.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.network.int_link_buffers019.avg_stall_time    54.287676                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers020.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers020.avg_stall_time   814.432119                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers021.avg_buf_msgs     0.005416                       # Average number of messages in buffer
system.ruby.network.int_link_buffers021.avg_stall_time  2685.859843                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.007889                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2896.242898                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_buf_msgs     0.001742                       # Average number of messages in buffer
system.ruby.network.int_link_buffers029.avg_stall_time  2500.002299                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.009687                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3096.764256                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.005430                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  3272.137110                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.000897                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.023516                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  4409.244704                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_buf_msgs     0.001802                       # Average number of messages in buffer
system.ruby.network.int_link_buffers034.avg_stall_time  3000.491936                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_buf_msgs     0.016220                       # Average number of messages in buffer
system.ruby.network.int_link_buffers040.avg_stall_time  2538.005498                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers046.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers046.avg_stall_time  1628.933201                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers047.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.network.int_link_buffers047.avg_stall_time    64.549372                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers049.avg_buf_msgs     0.005416                       # Average number of messages in buffer
system.ruby.network.int_link_buffers049.avg_stall_time  1676.738334                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            48864                      
system.ruby.network.msg_byte.Request_Control        18888                      
system.ruby.network.msg_byte.Response_Control        16656                      
system.ruby.network.msg_byte.Response_Data       855840                      
system.ruby.network.msg_byte.Writeback_Control       114744                      
system.ruby.network.msg_byte.Writeback_Data        46200                      
system.ruby.network.msg_count.Control            6108                      
system.ruby.network.msg_count.Request_Control         2361                      
system.ruby.network.msg_count.Response_Control         2082                      
system.ruby.network.msg_count.Response_Data        21396                      
system.ruby.network.msg_count.Writeback_Control        14343                      
system.ruby.network.msg_count.Writeback_Data         1155                      
system.ruby.network.routers0.msg_bytes.Control::0        12952                      
system.ruby.network.routers0.msg_bytes.Request_Control::2         3032                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          856                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         1496                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        64680                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0          592                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        14840                      
system.ruby.network.routers0.msg_count.Control::0         1619                      
system.ruby.network.routers0.msg_count.Request_Control::2          379                      
system.ruby.network.routers0.msg_count.Response_Control::1          107                      
system.ruby.network.routers0.msg_count.Response_Control::2          187                      
system.ruby.network.routers0.msg_count.Response_Data::1         1617                      
system.ruby.network.routers0.msg_count.Writeback_Control::0           74                      
system.ruby.network.routers0.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers0.msg_count.Writeback_Data::1          371                      
system.ruby.network.routers0.percent_links_utilized    15.628850                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.007889                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3396.242898                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.001742                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time  3000.002299                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.008607                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1538.302039                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.006758                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time  1874.521853                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000860                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    20.154661                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2         3032                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          856                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        64360                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2          379                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1          107                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         1609                      
system.ruby.network.routers0.throttle1.link_utilization    11.103040                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        12952                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         1496                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0          592                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::1        14840                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         1619                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          187                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0           74                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::1          371                      
system.ruby.network.routers1.msg_bytes.Control::0        16288                      
system.ruby.network.routers1.msg_bytes.Request_Control::0         3136                      
system.ruby.network.routers1.msg_bytes.Request_Control::2         3160                      
system.ruby.network.routers1.msg_bytes.Response_Control::1         3928                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         1560                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        96440                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0          592                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        14840                      
system.ruby.network.routers1.msg_count.Control::0         2036                      
system.ruby.network.routers1.msg_count.Request_Control::0          392                      
system.ruby.network.routers1.msg_count.Request_Control::2          395                      
system.ruby.network.routers1.msg_count.Response_Control::1          491                      
system.ruby.network.routers1.msg_count.Response_Control::2          195                      
system.ruby.network.routers1.msg_count.Response_Data::1         2411                      
system.ruby.network.routers1.msg_count.Writeback_Control::0           74                      
system.ruby.network.routers1.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers1.msg_count.Writeback_Data::1          371                      
system.ruby.network.routers1.percent_links_utilized    23.338107                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.009687                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3596.764256                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005430                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3772.137110                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000897                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.001899                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1501.135590                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.009866                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1269.380898                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.001821                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time  1000.002299                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    22.234584                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        13016                      
system.ruby.network.routers1.throttle0.msg_bytes.Request_Control::0         3136                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::1         3136                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         1560                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        16720                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0          592                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::1        14840                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         1627                      
system.ruby.network.routers1.throttle0.msg_count.Request_Control::0          392                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::1          392                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          195                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          418                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0           74                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::1          371                      
system.ruby.network.routers1.throttle1.link_utilization    24.441630                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         3272                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2         3160                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          792                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        79720                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          409                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2          395                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           99                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         1993                      
system.ruby.network.routers2.msg_bytes.Control::0         3272                      
system.ruby.network.routers2.msg_bytes.Request_Control::0         3136                      
system.ruby.network.routers2.msg_bytes.Response_Control::1         3136                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       220280                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0        37648                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers2.msg_count.Control::0          409                      
system.ruby.network.routers2.msg_count.Request_Control::0          392                      
system.ruby.network.routers2.msg_count.Response_Control::1          392                      
system.ruby.network.routers2.msg_count.Response_Data::1         5507                      
system.ruby.network.routers2.msg_count.Writeback_Control::0         4706                      
system.ruby.network.routers2.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers2.percent_links_utilized    14.210167                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.023516                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  4909.244704                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_buf_msgs     0.001802                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers01.avg_stall_time  3500.491936                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_buf_msgs     0.010050                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers02.avg_stall_time  3656.486197                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.030270                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1008.733012                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     6.764579                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         3272                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::1        15680                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0        37648                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          409                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::1          392                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0         4706                      
system.ruby.network.routers2.throttle1.link_utilization    21.655755                      
system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::0         3136                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::1         3136                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       204600                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers2.throttle1.msg_count.Request_Control::0          392                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::1          392                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         5115                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers3.msg_bytes.Control::0           32                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers3.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers3.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          480                      
system.ruby.network.routers3.msg_count.Control::0            4                      
system.ruby.network.routers3.msg_count.Request_Control::2            8                      
system.ruby.network.routers3.msg_count.Response_Control::1            4                      
system.ruby.network.routers3.msg_count.Response_Control::2            4                      
system.ruby.network.routers3.msg_count.Response_Data::1           12                      
system.ruby.network.routers3.percent_links_utilized     0.018390                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1504.110194                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.012873                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            8                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            4                      
system.ruby.network.routers3.throttle1.link_utilization     0.023907                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers4.msg_bytes.Response_Data::1       141120                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0        28224                      
system.ruby.network.routers4.msg_count.Response_Data::1         3528                      
system.ruby.network.routers4.msg_count.Writeback_Control::0         3528                      
system.ruby.network.routers4.percent_links_utilized     5.686228                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.016220                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time  3038.005498                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.016220                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     9.176674                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1       141120                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1         3528                      
system.ruby.network.routers4.throttle1.link_utilization     2.195781                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0        28224                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0         3528                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.msg_bytes.Control::0           32                      
system.ruby.network.routers6.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers6.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers6.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers6.msg_bytes.Response_Data::1          480                      
system.ruby.network.routers6.msg_count.Control::0            4                      
system.ruby.network.routers6.msg_count.Request_Control::2            8                      
system.ruby.network.routers6.msg_count.Response_Control::1            4                      
system.ruby.network.routers6.msg_count.Response_Control::2            4                      
system.ruby.network.routers6.msg_count.Response_Data::1           12                      
system.ruby.network.routers6.percent_links_utilized     0.009195                      
system.ruby.network.routers6.port_buffers01.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers01.avg_stall_time  1900.405977                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers02.avg_stall_time    77.445454                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers03.avg_stall_time   814.590734                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers04.avg_stall_time    41.398491                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers6.port_buffers05.avg_stall_time   542.959344                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     0.006437                      
system.ruby.network.routers6.throttle0.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers6.throttle0.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers6.throttle0.msg_count.Request_Control::2            8                      
system.ruby.network.routers6.throttle0.msg_count.Response_Data::1            4                      
system.ruby.network.routers6.throttle1.link_utilization     0.011954                      
system.ruby.network.routers6.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers6.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers6.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::1            4                      
system.ruby.network.routers6.throttle1.msg_count.Response_Control::2            4                      
system.ruby.network.routers6.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers7.msg_bytes.Response_Data::1        47080                      
system.ruby.network.routers7.msg_bytes.Writeback_Control::0         9424                      
system.ruby.network.routers7.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers7.msg_count.Response_Data::1         1177                      
system.ruby.network.routers7.msg_count.Writeback_Control::0         1178                      
system.ruby.network.routers7.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers7.percent_links_utilized     0.811924                      
system.ruby.network.routers7.port_buffers01.avg_buf_msgs     0.005416                       # Average number of messages in buffer
system.ruby.network.routers7.port_buffers01.avg_stall_time  2012.070829                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers7.port_buffers02.avg_buf_msgs     0.005416                       # Average number of messages in buffer
system.ruby.network.routers7.port_buffers02.avg_stall_time  2350.143454                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers7.throttle0.link_utilization     1.353054                      
system.ruby.network.routers7.throttle0.msg_bytes.Response_Data::1        47080                      
system.ruby.network.routers7.throttle0.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers7.throttle0.msg_count.Response_Data::1         1177                      
system.ruby.network.routers7.throttle0.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers7.throttle1.link_utilization     0.270795                      
system.ruby.network.routers7.throttle1.msg_bytes.Writeback_Control::0         9424                      
system.ruby.network.routers7.throttle1.msg_count.Writeback_Control::0         1178                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0        16288                      
system.ruby.network.routers9.msg_bytes.Request_Control::0         3136                      
system.ruby.network.routers9.msg_bytes.Request_Control::2         3160                      
system.ruby.network.routers9.msg_bytes.Response_Control::1         3992                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         1560                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       285280                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0        38240                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::1        14840                      
system.ruby.network.routers9.msg_count.Control::0         2036                      
system.ruby.network.routers9.msg_count.Request_Control::0          392                      
system.ruby.network.routers9.msg_count.Request_Control::2          395                      
system.ruby.network.routers9.msg_count.Response_Control::1          499                      
system.ruby.network.routers9.msg_count.Response_Control::2          195                      
system.ruby.network.routers9.msg_count.Response_Data::1         7132                      
system.ruby.network.routers9.msg_count.Writeback_Control::0         4780                      
system.ruby.network.routers9.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers9.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers9.msg_count.Writeback_Data::1          371                      
system.ruby.network.routers9.percent_links_utilized     6.633651                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.007889                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2396.242898                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_buf_msgs     0.001742                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers02.avg_stall_time  2000.002299                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.016312                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2596.764256                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.007692                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time  2772.137110                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.000897                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.025801                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  3909.244704                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_buf_msgs     0.001802                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers07.avg_stall_time  2500.491936                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_buf_msgs     0.016220                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers13.avg_stall_time  2038.005498                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers19.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers19.avg_stall_time  1357.455828                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers20.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers20.avg_stall_time    51.648693                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers22.avg_buf_msgs     0.005416                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers22.avg_stall_time  1341.401242                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    20.154661                      
system.ruby.network.routers9.throttle0.msg_bytes.Request_Control::2         3032                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1          856                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        64360                      
system.ruby.network.routers9.throttle0.msg_count.Request_Control::2          379                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1          107                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1         1609                      
system.ruby.network.routers9.throttle1.link_utilization    22.234584                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0        13016                      
system.ruby.network.routers9.throttle1.msg_bytes.Request_Control::0         3136                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::1         3136                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         1560                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        16720                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0          592                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0          560                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::1        14840                      
system.ruby.network.routers9.throttle1.msg_count.Control::0         1627                      
system.ruby.network.routers9.throttle1.msg_count.Request_Control::0          392                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::1          392                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          195                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1          418                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0           74                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0           14                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::1          371                      
system.ruby.network.routers9.throttle2.link_utilization     6.764579                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0         3272                      
system.ruby.network.routers9.throttle2.msg_bytes.Response_Data::1        15680                      
system.ruby.network.routers9.throttle2.msg_bytes.Writeback_Control::0        37648                      
system.ruby.network.routers9.throttle2.msg_count.Control::0          409                      
system.ruby.network.routers9.throttle2.msg_count.Response_Data::1          392                      
system.ruby.network.routers9.throttle2.msg_count.Writeback_Control::0         4706                      
system.ruby.network.routers9.throttle3.link_utilization     0.012873                      
system.ruby.network.routers9.throttle3.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers9.throttle3.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers9.throttle3.msg_count.Request_Control::2            8                      
system.ruby.network.routers9.throttle3.msg_count.Response_Data::1            4                      
system.ruby.network.routers9.throttle4.link_utilization     9.176674                      
system.ruby.network.routers9.throttle4.msg_bytes.Response_Data::1       141120                      
system.ruby.network.routers9.throttle4.msg_count.Response_Data::1         3528                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization     0.006437                      
system.ruby.network.routers9.throttle6.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers9.throttle6.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers9.throttle6.msg_count.Request_Control::2            8                      
system.ruby.network.routers9.throttle6.msg_count.Response_Data::1            4                      
system.ruby.network.routers9.throttle7.link_utilization     1.353054                      
system.ruby.network.routers9.throttle7.msg_bytes.Response_Data::1        47080                      
system.ruby.network.routers9.throttle7.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers9.throttle7.msg_count.Response_Data::1         1177                      
system.ruby.network.routers9.throttle7.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        31291                      
system.ruby.outstanding_req_hist_seqr::mean     1.993225                      
system.ruby.outstanding_req_hist_seqr::gmean     1.712781                      
system.ruby.outstanding_req_hist_seqr::stdev     1.230493                      
system.ruby.outstanding_req_hist_seqr    |       13427     42.91%     42.91% |       14754     47.15%     90.06% |        2499      7.99%     98.05% |         458      1.46%     99.51% |         124      0.40%     99.91% |          28      0.09%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        31291                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.016220                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.097321                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.016220                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time  3538.005498                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.mandatoryQueue.avg_buf_msgs     0.005420                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc1.mandatoryQueue.avg_stall_time   335.750870                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.requestToDir.avg_buf_msgs     0.032495                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc1.requestToDir.avg_stall_time  2014.422467                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.responseFromDir.avg_buf_msgs     0.005416                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc1.responseFromDir.avg_stall_time  2347.398727                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        15195                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1995                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        14066                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         2530                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        15195                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        12665                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           17626                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1551                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1832                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             37690                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            22320                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1995                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               8010                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          4386                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          129                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        38310                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        35216                       # Number of instructions committed
system.switch_cpus.commit.committedOps          68121                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        37770                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.803574                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.764230                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        22068     58.43%     58.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         3052      8.08%     66.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         2115      5.60%     72.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         2819      7.46%     79.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         1163      3.08%     82.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          963      2.55%     85.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          601      1.59%     86.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          603      1.60%     88.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         4386     11.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        37770                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                518                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          877                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             67647                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 10266                       # Number of loads committed
system.switch_cpus.commit.membars                  48                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           67      0.10%      0.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        51556     75.68%     75.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           64      0.09%     75.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     75.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           39      0.06%     75.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     75.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           16      0.02%     75.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           32      0.05%     76.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           32      0.05%     76.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          168      0.25%     76.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           24      0.04%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        10167     14.92%     91.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         5771      8.47%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           99      0.15%     99.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           86      0.13%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        68121                       # Class of committed instruction
system.switch_cpus.commit.refs                  16123                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               35216                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 68121                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.460870                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.460870                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          7620                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         129219                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            15169                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             16602                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           2021                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          2561                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               12942                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    31                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                7197                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               17626                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             14310                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 27920                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  70949                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            4042                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.342612                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        14032                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         4081                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.379097                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        43973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.207582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.486446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            20114     45.74%     45.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             1904      4.33%     50.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1873      4.26%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             2012      4.58%     58.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             1624      3.69%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             1414      3.22%     65.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             1471      3.35%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             1519      3.45%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            12042     27.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        43973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               826                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              551                       # number of floating regfile writes
system.switch_cpus.idleCycles                    7473                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         2542                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             9928                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.744470                       # Inst execution rate
system.switch_cpus.iew.exec_refs                20129                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               7195                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            4357                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         15630                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          149                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          372                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         9266                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       106574                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         12934                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4670                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         89746                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              6                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           2021                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             7                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          787                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         5362                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         3409                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         2446                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           96                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             95640                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 88708                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.646957                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             61875                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.724293                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  89493                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           127561                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           71228                       # number of integer regfile writes
system.switch_cpus.ipc                       0.684524                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.684524                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          561      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         71936     76.19%     76.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           76      0.08%     76.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             2      0.00%     76.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           62      0.07%     76.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           16      0.02%     76.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.02%     76.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           58      0.06%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           36      0.04%     77.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          172      0.18%     77.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           24      0.03%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        13520     14.32%     91.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         7504      7.95%     99.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          238      0.25%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          194      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          94417                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             858                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         1707                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          742                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         1374                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                2168                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022962                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1818     83.86%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     83.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.05%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     83.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            179      8.26%     92.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           161      7.43%     99.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            4      0.18%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            5      0.23%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          95166                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       234043                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        87966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       143684                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             106272                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             94417                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          302                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        38454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          776                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          173                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        47812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        43973                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.147158                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.712776                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        23092     52.51%     52.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         2470      5.62%     58.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         2337      5.31%     63.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         2533      5.76%     69.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         2450      5.57%     74.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         3091      7.03%     81.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         3475      7.90%     89.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         2631      5.98%     95.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1894      4.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        43973                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.835264                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               14310                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    37                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          550                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          528                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        15630                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         9266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           43109                       # number of misc regfile reads
system.switch_cpus.numCycles                    51446                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles                57308                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles            5873                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         72726                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            143                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            16308                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              8                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           104                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        291097                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         121707                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       125291                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             17967                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents              7                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           2021                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           399                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            52558                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         1080                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       177436                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1405                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           72                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              1680                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           75                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               139789                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              219168                       # The number of ROB writes
system.switch_cpus.timesIdled                     187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean      7164500                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 8359999.282297                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value       214000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value     25675000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON     51438000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED     57316000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    108754000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    108754000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    108754000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       180224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.acc1_datapath        37632                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst     15862528                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      4174462                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      192012413                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst     15862528                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    166271328                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        62720                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           32                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc1_datapath           32                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc1_datapath.system.acc1_datapath.cache           16                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data      1644213                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     13610183                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath         5632                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.acc1_datapath         1176                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       495704                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       641315                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        23493990                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1960                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc1_datapath            1                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc1_datapath.system.acc1_datapath.cache            4                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       229703                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1882555                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   1657171230                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.acc1_datapath    346028652                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  1383018555639                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  196303280799                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 145856961583                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  38384445630                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      1765566443533                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 1383018555639                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 145856961583                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1528875517222                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    576714420                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       294242                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc1_datapath       294242                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc1_datapath.system.acc1_datapath.cache       147121                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 109450411019                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  15118643912                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     125146504956                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   2233885650                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       294242                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc1_datapath    346322894                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc1_datapath.system.acc1_datapath.cache       147121                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 1383018555639                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 305753691818                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 145856961583                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  53503089542                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     1890712948489                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    108754000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED    108754000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    108754000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       151104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             151104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0        12576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           12576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         4722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0          393                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                393                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0   1389410964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1389410964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0    115637126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            115637126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0   1505048090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1505048090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      4898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000424409500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5913                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                269                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4722                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        393                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4722                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      393                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   194                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    317029983                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   23495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               422757483                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     67467.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                89967.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4297                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     184                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  4722                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  393                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     12                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    745.251185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   523.915488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   401.327901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           62     14.69%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42      9.95%     24.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            8      1.90%     26.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      2.84%     29.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      1.90%     31.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      1.18%     32.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      2.61%     35.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.90%     36.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          266     63.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          422                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     255.400000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     11.757024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    554.916480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              4     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             40                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     33.502106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     24.072806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17             2     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1     20.00%     60.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1     20.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 300736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   12800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  151104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                12576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2765.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       117.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1389.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    115.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     108735000                       # Total gap between requests
system.mem_ctrls.avgGap                      21258.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       150368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0         6400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 1382643397.024477243423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 58848410.173418909311                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         4722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0          393                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    422757483                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0   5433190478                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     89529.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0  13824912.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         704398.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         344467.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            14133042                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2179497.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     6758174.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     3237600.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       27357179.850000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        251.551022                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     36905500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     66808500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         564733.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         279417.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9752358                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             796400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2179497.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     6168614.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     3747542.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       23488563.700000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        215.978849                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     43156500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     60557500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1466740000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31999886000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                32000007000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              529764826                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                964575513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.03                       # Real time elapsed on the host
host_tick_rate                                3829798                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16701884                       # Number of instructions simulated
sim_ops                                      30462294                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      121000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.Ack::total            1961                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         8769                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1961                      
system.ruby.DMA_Controller.Data          |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.Data::total           8769                      
system.ruby.DMA_Controller.READY.ReadRequest |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         8769                      
system.ruby.DMA_Controller.READY.WriteRequest |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1961                      
system.ruby.DMA_Controller.ReadRequest   |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         8769                      
system.ruby.DMA_Controller.WriteRequest  |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1961                      
system.ruby.Directory_Controller.DMA_READ         8769      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1961      0.00%      0.00%
system.ruby.Directory_Controller.Data            1960      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           8899      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         6809      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1961      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         8899      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         6809      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1961      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         8898      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ         1960      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data         1960      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack         1960      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         3921      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        15707      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           21                      
system.ruby.IFETCH.hit_latency_hist_seqr |          21    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total           21                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           29                      
system.ruby.IFETCH.latency_hist_seqr     |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           29                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            8                      
system.ruby.IFETCH.miss_latency_hist_seqr |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            8                      
system.ruby.L1Cache_Controller.Ack       |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           12                      
system.ruby.L1Cache_Controller.Ack_all   |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           25                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           12                      
system.ruby.L1Cache_Controller.Data_Exclusive |        4939    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4939                      
system.ruby.L1Cache_Controller.Data_all_Acks |       11071     99.89%     99.89% |           8      0.07%     99.96% |           4      0.04%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total        11083                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3612    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3612                      
system.ruby.L1Cache_Controller.E.Load    |      162903    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total       162903                      
system.ruby.L1Cache_Controller.E.Store   |         289    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          289                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           12                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         522    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          522                      
system.ruby.L1Cache_Controller.I.Load    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           12                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3860     99.69%     99.69% |           8      0.21%     99.90% |           4      0.10%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         3872                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           12                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        4939    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4939                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        7211    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         7211                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      495133    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       495133                      
system.ruby.L1Cache_Controller.Inv       |        1314     99.10%     99.10% |           8      0.60%     99.70% |           4      0.30%    100.00%
system.ruby.L1Cache_Controller.Inv::total         1326                      
system.ruby.L1Cache_Controller.L1_Replacement |       12949    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        12949                      
system.ruby.L1Cache_Controller.Load      |      585950    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       585950                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           12                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.M.Inv     |        1314    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total         1314                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2637    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2637                      
system.ruby.L1Cache_Controller.M.Load    |      417876    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       417876                      
system.ruby.L1Cache_Controller.M.Store   |      233663    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       233663                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           34                      
system.ruby.L1Cache_Controller.M_I.Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            1                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        6249    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         6249                      
system.ruby.L1Cache_Controller.NP.Ifetch |        7154    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         7154                      
system.ruby.L1Cache_Controller.NP.Load   |        4999    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4999                      
system.ruby.L1Cache_Controller.NP.Store  |        3860     99.74%     99.74% |           6      0.16%     99.90% |           4      0.10%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3870                      
system.ruby.L1Cache_Controller.S.Ifetch  |      487945    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       487945                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           12                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        6176    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         6176                      
system.ruby.L1Cache_Controller.S.Load    |         160    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          160                      
system.ruby.L1Cache_Controller.S.Store   |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           25                      
system.ruby.L1Cache_Controller.SM.Ack    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           12                      
system.ruby.L1Cache_Controller.SM.Ack_all |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           25                      
system.ruby.L1Cache_Controller.Store     |      237838     99.99%     99.99% |           8      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       237850                      
system.ruby.L1Cache_Controller.WB_Ack    |        6249    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         6249                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         8836      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         3696      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2513      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2689      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           5011      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3872      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         7153      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           6249      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         2251      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          152      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           35      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv          646      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv           3920      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         6249      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         8799      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           12      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv          646      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack         1960      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack           1960      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          8898      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2689      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3696      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2514      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           59      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         4604      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           25      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           37      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             12      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data           1326      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           33                      
system.ruby.LD.hit_latency_hist_seqr     |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           33                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           34                      
system.ruby.LD.latency_hist_seqr         |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            34                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            1                      
system.ruby.LD.miss_latency_hist_seqr::stdev          nan                      
system.ruby.LD.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     24                       # delay histogram for all message
system.ruby.delayHist                    |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       24                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            12                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              12                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            12                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              12                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           63                      
system.ruby.hit_latency_hist_seqr        |          63    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           63                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           44                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           42                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            2                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           30                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits           21                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            9                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.309923                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.066099                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.099173                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.041322                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3902.893365                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004132                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.016529                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.045462                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           10                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            8                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            2                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           10                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             8                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            2                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.074388                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   902.893365                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004132                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             72                      
system.ruby.latency_hist_seqr            |          72    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               72                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples            9                      
system.ruby.miss_latency_hist_seqr       |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total            9                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.049586                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.004132                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.041322                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1902.893365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers018.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers019.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers020.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers021.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.041322                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2902.893365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.049586                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.004132                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers046.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers047.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers049.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              312                      
system.ruby.network.msg_byte.Response_Control           48                      
system.ruby.network.msg_byte.Response_Data         1320                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_count.Control              39                      
system.ruby.network.msg_count.Response_Control            6                      
system.ruby.network.msg_count.Response_Data           33                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.routers0.msg_bytes.Control::0           88                      
system.ruby.network.routers0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_count.Control::0           11                      
system.ruby.network.routers0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Data::1            9                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.percent_links_utilized 14053.202479                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.041322                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3402.893365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.049586                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004132                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization 18124.380165                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1            9                      
system.ruby.network.routers0.throttle1.link_utilization  9982.024793                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           88                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           11                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0          104                      
system.ruby.network.routers1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_count.Control::0           13                      
system.ruby.network.routers1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_count.Response_Data::1           11                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.percent_links_utilized 20983.471074                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.049586                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004132                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.041322                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1402.893365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization 19989.049587                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           88                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           11                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            2                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle1.link_utilization 21977.892562                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           16                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            2                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            9                      
system.ruby.network.routers2.msg_bytes.Control::0           16                      
system.ruby.network.routers2.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers2.msg_count.Control::0            2                      
system.ruby.network.routers2.msg_count.Response_Data::1            2                      
system.ruby.network.routers2.percent_links_utilized 12773.243802                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization  6080.371901                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           16                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            2                      
system.ruby.network.routers2.throttle1.link_utilization 19466.115702                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers3.percent_links_utilized    16.528926                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization    11.570248                      
system.ruby.network.routers3.throttle1.link_utilization    21.487603                      
system.ruby.network.routers4.percent_links_utilized  5110.743802                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  8247.933884                      
system.ruby.network.routers4.throttle1.link_utilization  1973.553719                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized     8.264463                      
system.ruby.network.routers6.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     5.785124                      
system.ruby.network.routers6.throttle1.link_utilization    10.743802                      
system.ruby.network.routers7.percent_links_utilized   729.752066                      
system.ruby.network.routers7.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers7.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers7.throttle0.link_utilization  1216.115702                      
system.ruby.network.routers7.throttle1.link_utilization   243.388430                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0          104                      
system.ruby.network.routers9.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers9.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers9.msg_bytes.Response_Data::1          440                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.msg_count.Control::0           13                      
system.ruby.network.routers9.msg_count.Response_Control::1            1                      
system.ruby.network.routers9.msg_count.Response_Control::2            1                      
system.ruby.network.routers9.msg_count.Response_Data::1           11                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.percent_links_utilized  5963.911846                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.041322                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2402.893365                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.049586                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.004132                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.008264                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers19.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers20.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers22.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization 18124.380165                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1          360                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1            9                      
system.ruby.network.routers9.throttle1.link_utilization 19989.049587                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0           88                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           11                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.throttle2.link_utilization  6080.371901                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0           16                      
system.ruby.network.routers9.throttle2.msg_count.Control::0            2                      
system.ruby.network.routers9.throttle3.link_utilization    11.570248                      
system.ruby.network.routers9.throttle4.link_utilization  8247.933884                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization     5.785124                      
system.ruby.network.routers9.throttle7.link_utilization  1216.115702                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           75                      
system.ruby.outstanding_req_hist_seqr::mean     3.040000                      
system.ruby.outstanding_req_hist_seqr::gmean     2.914496                      
system.ruby.outstanding_req_hist_seqr::stdev     0.892007                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |           0      0.00%      0.00% |          23     30.67%     30.67% |          31     41.33%     72.00% |          16     21.33%     93.33% |           5      6.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           75                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           20                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            5                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted           12                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           20                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           20                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              26                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               6                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                47                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               34                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            5                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             9                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          121                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          101                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.950495                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.325409                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0           81     80.20%     80.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            1      0.99%     81.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            7      6.93%     88.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            3      2.97%     91.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            0      0.00%     91.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            0      0.00%     91.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            0      0.00%     91.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%     91.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            9      8.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          101                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.813953                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.813953                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles            18                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            291                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles               55                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                34                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              6                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles             8                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  39                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                  16                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  26                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                32                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    51                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             4                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                    134                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles              12                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.214876                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles           64                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            6                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.107438                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.471074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.406059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0               73     60.33%     60.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                5      4.13%     64.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                0      0.00%     64.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                1      0.83%     65.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                8      6.61%     71.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                0      0.00%     71.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                4      3.31%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                5      4.13%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               25     20.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                 1                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes                3                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts            6                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               17                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.661157                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   55                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                 16                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles              13                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            53                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts           24                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          260                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            39                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts           19                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           201                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              6                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            2                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           28                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           15                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            6                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               177                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   197                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.717514                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers               127                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.628099                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    200                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              305                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             162                       # number of integer regfile writes
system.switch_cpus.ipc                       0.355372                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.355372                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            1      0.47%      0.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu           152     71.36%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            2      0.94%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           38     17.84%     90.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite           16      7.51%     98.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            3      1.41%     99.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            1      0.47%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            213                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               6                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           12                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           18                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            206                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          542                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          388                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                259                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               213                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined          178                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          121                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.760331                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.309491                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0           61     50.41%     50.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           11      9.09%     59.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           11      9.09%     68.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           12      9.92%     78.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            9      7.44%     85.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            6      4.96%     90.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            2      1.65%     92.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            6      4.96%     97.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            3      2.48%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          121                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.760331                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  32                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            1                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           53                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores           24                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              96                       # number of misc regfile reads
system.switch_cpus.numCycles                      121                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles              15                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles               57                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups           673                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            287                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          268                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                39                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              6                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles             4                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps              162                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups            4                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups          470                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                16                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  309                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 489                       # The number of ROB writes
system.switch_cpus.pwrStateResidencyTicks::ON       121000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       121000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       121000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       121000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       180224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.acc1_datapath        37632                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst     15863520                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      4174729                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      192013672                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst     15863520                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    166272320                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        62720                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           32                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc1_datapath           32                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc1_datapath.system.acc1_datapath.cache           16                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data      1644285                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     13610255                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath         5632                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.acc1_datapath         1176                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       495735                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       641351                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        23494057                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1960                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc1_datapath            1                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc1_datapath.system.acc1_datapath.cache            4                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       229712                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1882564                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 1489454545455                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.acc1_datapath 311008264463                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  1243047933884298                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  176436090909091                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 131103471074380                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 34501892561983                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      1586889851239670                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 1243047933884298                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 131103471074380                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1374151404958678                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath 518347107438                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache    264462810                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc1_datapath    264462810                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc1_datapath.system.acc1_datapath.cache    132231405                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 98373305785124                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 13589132231405                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     112481446280992                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 2007801652893                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache    264462810                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc1_datapath 311272727273                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc1_datapath.system.acc1_datapath.cache    132231405                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 1243047933884298                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 274809396694215                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 131103471074380                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 48091024793388                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     1699371297520661                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       121000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED       121000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       121000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   2                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    528925620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             528925620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    528925620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            528925620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000040500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   4                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           2                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         2                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        36000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   81000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18000.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                    128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1057.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    528.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        117000                       # Total gap between requests
system.mem_ctrls.avgGap                      58500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 528925619.834710717201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0        81000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     40500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     11707.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       19826.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        163.852066                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       121000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     11707.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       19826.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        163.852066                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       121000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1466861000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  32000007000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Network end
final_tick                                32001184000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              423334172                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                771034382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                               29779501                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16702596                       # Number of instructions simulated
sim_ops                                      30463745                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1177000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.Ack::total            1961                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         8769                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1961                      
system.ruby.DMA_Controller.Data          |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.Data::total           8769                      
system.ruby.DMA_Controller.READY.ReadRequest |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         8769                      
system.ruby.DMA_Controller.READY.WriteRequest |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1961                      
system.ruby.DMA_Controller.ReadRequest   |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         8769                      
system.ruby.DMA_Controller.WriteRequest  |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1961                      
system.ruby.Directory_Controller.DMA_READ         8769      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1961      0.00%      0.00%
system.ruby.Directory_Controller.Data            1960      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           8903      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         6809      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1961      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         8903      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         6809      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1961      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         8901      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ         1960      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data         1960      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack         1960      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         3921      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        15710      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          289                      
system.ruby.IFETCH.hit_latency_hist_seqr |         289    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          289                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          343                      
system.ruby.IFETCH.latency_hist_seqr     |         343    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          343                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           54                      
system.ruby.IFETCH.miss_latency_hist_seqr |          54    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           54                      
system.ruby.L1Cache_Controller.Ack       |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           12                      
system.ruby.L1Cache_Controller.Ack_all   |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           25                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           12                      
system.ruby.L1Cache_Controller.Data_Exclusive |        4945    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4945                      
system.ruby.L1Cache_Controller.Data_all_Acks |       11126     99.89%     99.89% |           8      0.07%     99.96% |           4      0.04%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total        11138                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3614    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3614                      
system.ruby.L1Cache_Controller.E.Load    |      163032    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total       163032                      
system.ruby.L1Cache_Controller.E.Store   |         290    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          290                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           12                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         527    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          527                      
system.ruby.L1Cache_Controller.I.Load    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           12                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        3861     99.69%     99.69% |           8      0.21%     99.90% |           4      0.10%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         3873                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           12                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        4945    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4945                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        7265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         7265                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      495476    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       495476                      
system.ruby.L1Cache_Controller.Inv       |        1314     99.10%     99.10% |           8      0.60%     99.70% |           4      0.30%    100.00%
system.ruby.L1Cache_Controller.Inv::total         1326                      
system.ruby.L1Cache_Controller.L1_Replacement |       13010    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        13010                      
system.ruby.L1Cache_Controller.Load      |      586189    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       586189                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           12                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.M.Inv     |        1314    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total         1314                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2638    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2638                      
system.ruby.L1Cache_Controller.M.Load    |      417979    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       417979                      
system.ruby.L1Cache_Controller.M.Store   |      233800    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       233800                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          35    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           35                      
system.ruby.L1Cache_Controller.M_I.Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            1                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        6252    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         6252                      
system.ruby.L1Cache_Controller.NP.Ifetch |        7207    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         7207                      
system.ruby.L1Cache_Controller.NP.Load   |        5005    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         5005                      
system.ruby.L1Cache_Controller.NP.Store  |        3861     99.74%     99.74% |           6      0.15%     99.90% |           4      0.10%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         3871                      
system.ruby.L1Cache_Controller.S.Ifetch  |      488234    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       488234                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           12                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        6229    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         6229                      
system.ruby.L1Cache_Controller.S.Load    |         161    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          161                      
system.ruby.L1Cache_Controller.S.Store   |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           25                      
system.ruby.L1Cache_Controller.SM.Ack    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           12                      
system.ruby.L1Cache_Controller.SM.Ack_all |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           25                      
system.ruby.L1Cache_Controller.Store     |      237977     99.99%     99.99% |           8      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       237989                      
system.ruby.L1Cache_Controller.WB_Ack    |        6252    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         6252                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         8843      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         3697      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         2515      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2689      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           5017      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           3873      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         7207      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           6252      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         2256      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          152      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           36      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv          646      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv           3920      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         6252      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         8806      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           12      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv          646      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack         1960      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack           1960      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          8901      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2690      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3697      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         2516      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           59      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           12      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         4655      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           25      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           37      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             12      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data           1326      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          233                      
system.ruby.LD.hit_latency_hist_seqr     |         233    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          233                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          239                      
system.ruby.LD.latency_hist_seqr         |         239    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           239                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            6                      
system.ruby.LD.miss_latency_hist_seqr    |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            6                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            3                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            3                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            4                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            3                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            3                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            3                      
system.ruby.RMW_Read.latency_hist_seqr   |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            3                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          128                      
system.ruby.ST.hit_latency_hist_seqr     |         128    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          128                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          128                      
system.ruby.ST.latency_hist_seqr         |         128    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           128                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    138                       # delay histogram for all message
system.ruby.delayHist::mean                  0.028986                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.340503                       # delay histogram for all message
system.ruby.delayHist                    |         137     99.28%     99.28% |           0      0.00%     99.28% |           0      0.00%     99.28% |           0      0.00%     99.28% |           1      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      138                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            71                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.056338                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.474713                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          70     98.59%     98.59% |           0      0.00%     98.59% |           0      0.00%     98.59% |           0      0.00%     98.59% |           1      1.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              71                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            67                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          67    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              67                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001699                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4270.178190                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001274                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001274                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          660                      
system.ruby.hit_latency_hist_seqr        |         660    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          660                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          378                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          371                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            7                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          342                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          289                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           53                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            10                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.312236                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   503.186064                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.053526                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.027188                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3909.090986                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002974                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.003398                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.027188                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4009.345786                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           61                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           57                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            4                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           61                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            57                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            4                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.051402                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   909.090986                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001274                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002974                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            721                      
system.ruby.latency_hist_seqr            |         721    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              721                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           61                      
system.ruby.miss_latency_hist_seqr       |          61    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           61                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.026763                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.002974                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.001699                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2270.178190                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.027188                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1909.090986                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.001274                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers018.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers019.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers020.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers021.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.027188                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2909.090986                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.026763                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3009.345786                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.001274                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.002974                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.001699                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3270.178190                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers046.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers047.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers049.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             1536                      
system.ruby.network.msg_byte.Response_Control          240                      
system.ruby.network.msg_byte.Response_Data         7680                      
system.ruby.network.msg_byte.Writeback_Control           48                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control             192                      
system.ruby.network.msg_count.Response_Control           30                      
system.ruby.network.msg_count.Response_Data          192                      
system.ruby.network.msg_count.Writeback_Control            6                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0          480                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         2440                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0           60                      
system.ruby.network.routers0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.msg_count.Response_Control::2            7                      
system.ruby.network.routers0.msg_count.Response_Data::1           61                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized  1448.778675                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.027188                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3409.090986                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.026763                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002974                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  1869.796092                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         2440                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           61                      
system.ruby.network.routers0.throttle1.link_utilization  1027.761257                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          480                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           60                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            7                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0          512                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         2560                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0           64                      
system.ruby.network.routers1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.msg_count.Response_Control::2            7                      
system.ruby.network.routers1.msg_count.Response_Data::1           64                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized  2161.437978                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.026763                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3509.345786                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.001274                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002974                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.002549                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1770.178190                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.027188                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1409.090986                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  2056.839422                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          480                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           60                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            7                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            3                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization  2266.036534                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         2440                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           61                      
system.ruby.network.routers2.msg_bytes.Control::0           32                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers2.msg_count.Control::0            4                      
system.ruby.network.routers2.msg_count.Response_Data::1            3                      
system.ruby.network.routers2.percent_links_utilized  1313.338997                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.001699                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3770.178190                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.001274                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   625.169924                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           32                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            4                      
system.ruby.network.routers2.throttle1.link_utilization  2001.508071                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            3                      
system.ruby.network.routers3.percent_links_utilized     1.699235                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     1.189465                      
system.ruby.network.routers3.throttle1.link_utilization     2.209006                      
system.ruby.network.routers4.percent_links_utilized   525.403568                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization   847.918437                      
system.ruby.network.routers4.throttle1.link_utilization   202.888700                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized     0.849618                      
system.ruby.network.routers6.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     0.594732                      
system.ruby.network.routers6.throttle1.link_utilization     1.104503                      
system.ruby.network.routers7.percent_links_utilized    75.021240                      
system.ruby.network.routers7.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers7.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers7.throttle0.link_utilization   125.021240                      
system.ruby.network.routers7.throttle1.link_utilization    25.021240                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0          512                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers9.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         2560                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.msg_count.Control::0           64                      
system.ruby.network.routers9.msg_count.Response_Control::1            3                      
system.ruby.network.routers9.msg_count.Response_Control::2            7                      
system.ruby.network.routers9.msg_count.Response_Data::1           64                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.percent_links_utilized   614.058812                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.027188                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2409.090986                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.027613                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2509.345786                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.001274                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.002974                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.001699                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2770.178190                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers19.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers20.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers22.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization  1869.796092                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         2440                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           61                      
system.ruby.network.routers9.throttle1.link_utilization  2056.839422                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          480                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2           56                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           60                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2            7                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1            3                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.throttle2.link_utilization   625.169924                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0           32                      
system.ruby.network.routers9.throttle2.msg_count.Control::0            4                      
system.ruby.network.routers9.throttle3.link_utilization     1.189465                      
system.ruby.network.routers9.throttle4.link_utilization   847.918437                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization     0.594732                      
system.ruby.network.routers9.throttle7.link_utilization   125.021240                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples          719                      
system.ruby.outstanding_req_hist_seqr::mean     1.852573                      
system.ruby.outstanding_req_hist_seqr::gmean     1.617178                      
system.ruby.outstanding_req_hist_seqr::stdev     1.089564                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |         333     46.31%     46.31% |         247     34.35%     80.67% |          93     12.93%     93.60% |          23      3.20%     96.80% |           8      1.11%     97.91% |          12      1.67%     99.58% |           2      0.28%     99.86% |           1      0.14%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          719                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          477                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           65                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          411                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           59                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          477                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          418                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             519                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              38                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           63                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads               737                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              402                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           65                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                177                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events            82                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           13                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         1278                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts          712                       # Number of instructions committed
system.switch_cpus.commit.committedOps           1451                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          968                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.498967                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.533335                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          612     63.22%     63.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           73      7.54%     70.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           55      5.68%     76.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           66      6.82%     83.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           33      3.41%     86.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           13      1.34%     88.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           21      2.17%     90.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           13      1.34%     91.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8           82      8.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          968                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 17                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           21                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              1439                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   236                       # Number of loads committed
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1081     74.50%     74.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     74.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     74.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            1      0.07%     74.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            2      0.14%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          231     15.92%     90.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          123      8.48%     99.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            5      0.34%     99.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            8      0.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         1451                       # Class of committed instruction
system.switch_cpus.commit.refs                    367                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                 712                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  1451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.653090                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.653090                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           213                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           3492                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              393                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               404                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             65                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            96                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 315                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     5                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 174                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 519                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               342                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            34                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   1796                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             130                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.440952                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          352                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           97                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.525913                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         1171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.274125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.580694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              533     45.52%     45.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               75      6.40%     51.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               44      3.76%     55.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               35      2.99%     58.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               36      3.07%     61.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               15      1.28%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               40      3.42%     66.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               37      3.16%     69.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              356     30.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         1171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                30                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               25                       # number of floating regfile writes
system.switch_cpus.idleCycles                       6                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           86                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              250                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.814783                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  486                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                173                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             161                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           420                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          266                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         2683                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           313                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          185                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2136                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              1                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             65                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             2                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           15                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          189                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          137                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            2                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              2084                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2100                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.674184                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              1405                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.784197                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2127                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             2842                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            1637                       # number of integer regfile writes
system.switch_cpus.ipc                       0.604928                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.604928                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           35      1.51%      1.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          1740     74.94%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            8      0.34%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          322     13.87%     90.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          177      7.62%     98.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           23      0.99%     99.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           17      0.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           2322                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              50                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          100                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           41                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           97                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  60                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.025840                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              36     60.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     60.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             14     23.33%     83.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            10     16.67%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           2297                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         5803                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         3840                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               2667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              2322                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           16                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         1254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           29                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         1408                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         1171                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.982921                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.568990                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          622     53.12%     53.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           74      6.32%     59.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           68      5.81%     65.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           72      6.15%     71.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           86      7.34%     78.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           78      6.66%     85.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6           76      6.49%     91.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           54      4.61%     96.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           41      3.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         1171                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.972812                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 342                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           60                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           46                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          420                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1086                       # number of misc regfile reads
system.switch_cpus.numCycles                     1177                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             183                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          1474                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             29                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              428                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups          7393                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           3231                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         2954                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               462                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             65                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            33                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1483                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           52                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         4543                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                54                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 3615                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                5625                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON      1177000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      1177000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      1177000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      1177000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       180224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.acc1_datapath        37632                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst     15874496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      4176949                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      192026868                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst     15874496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    166283296                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        62720                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           32                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc1_datapath           32                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc1_datapath.system.acc1_datapath.cache           16                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data      1645267                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     13611237                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath         5632                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.acc1_datapath         1176                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       496078                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       641646                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        23494695                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1960                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc1_datapath            1                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc1_datapath.system.acc1_datapath.cache            4                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       229844                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1882696                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 153121495327                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.acc1_datapath  31972812234                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  127789974511470                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  18138289719626                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 13487252336449                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 3548809685641                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      163149420560748                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 127789974511470                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 13487252336449                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 141277226847918                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath  53288020391                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     27187766                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc1_datapath     27187766                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc1_datapath.system.acc1_datapath.cache     13593883                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 10113143585387                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 1397847918437                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     11564347493628                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 206409515718                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     27187766                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc1_datapath  32000000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc1_datapath.system.acc1_datapath.cache     13593883                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 127789974511470                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 28251433305013                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 13487252336449                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 4946657604078                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     174713768054376                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      1177000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED      1177000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      1177000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           96                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 96                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   3                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     81563297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81563297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     81563297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81563297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000040500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   8                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           4                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         4                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       111250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      20000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  201250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27812.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50312.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 25.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.851252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    90.509668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            1     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-207            1     50.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       217.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1197000                       # Total gap between requests
system.mem_ctrls.avgGap                     299250.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 108751062.022090062499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       201250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     50312.50                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    25.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          9108.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          2956.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               10164                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     113639.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       135868.450000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        115.436236                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1177000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113639.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       113639.050000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         96.549745                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1177000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1468038000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  32001184000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                32160734000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               18212185                       # Simulator instruction rate (inst/s)
host_mem_usage                               29500960                       # Number of bytes of host memory used
host_op_rate                                 33230719                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.92                       # Real time elapsed on the host
host_tick_rate                              173150387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16780314                       # Number of instructions simulated
sim_ops                                      30620111                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000160                       # Number of seconds simulated
sim_ticks                                   159550000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.acc1_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc1_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc1_datapath.cache_queue_reads              0                       # Number of reads to the acc1_datapath.cache_queue
system.acc1_datapath.cache_queue_writes             0                       # Number of writes to the acc1_datapath.cache_queue
system.acc1_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc1_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc1_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc1_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc1_datapath.tlb.hits                       0                       # TLB hits
system.acc1_datapath.tlb.misses                     0                       # TLB misses
system.acc1_datapath.tlb.reads                      0                       # TLB reads
system.acc1_datapath.tlb.updates                    0                       # TLB updates
system.acc1_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc1_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc1_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc1_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.ruby.DMA_Controller.Ack           |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.Ack::total            1961                      
system.ruby.DMA_Controller.BUSY_RD.Data  |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total         8769                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total         1961                      
system.ruby.DMA_Controller.Data          |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.Data::total           8769                      
system.ruby.DMA_Controller.READY.ReadRequest |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total         8769                      
system.ruby.DMA_Controller.READY.WriteRequest |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total         1961                      
system.ruby.DMA_Controller.ReadRequest   |        7592     86.58%     86.58% |        1177     13.42%    100.00%
system.ruby.DMA_Controller.ReadRequest::total         8769                      
system.ruby.DMA_Controller.WriteRequest  |        1960     99.95%     99.95% |           1      0.05%    100.00%
system.ruby.DMA_Controller.WriteRequest::total         1961                      
system.ruby.Directory_Controller.DMA_READ         8769      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE         1961      0.00%      0.00%
system.ruby.Directory_Controller.Data            1960      0.00%      0.00%
system.ruby.Directory_Controller.Fetch          11331      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ         6809      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE         1961      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch        11331      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data         6809      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack         1961      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data        11330      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ         1960      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data         1960      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack         1960      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack         3921      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        18139      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        34892                      
system.ruby.IFETCH.hit_latency_hist_seqr |       34892    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        34892                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples        35857                      
system.ruby.IFETCH.latency_hist_seqr     |       35857    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        35857                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          965                      
system.ruby.IFETCH.miss_latency_hist_seqr |         965    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          965                      
system.ruby.L1Cache_Controller.Ack       |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           12                      
system.ruby.L1Cache_Controller.Ack_all   |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           32                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           12                      
system.ruby.L1Cache_Controller.Data_Exclusive |        6714    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         6714                      
system.ruby.L1Cache_Controller.Data_all_Acks |       12255     99.90%     99.90% |           8      0.07%     99.97% |           4      0.03%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total        12267                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        4568    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         4568                      
system.ruby.L1Cache_Controller.E.Load    |      175929    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total       175929                      
system.ruby.L1Cache_Controller.E.Store   |        1026    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total         1026                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           12                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.I.L1_Replacement |        1104    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total         1104                      
system.ruby.L1Cache_Controller.I.Load    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           12                      
system.ruby.L1Cache_Controller.I.Store   |           1     33.33%     33.33% |           2     66.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total            3                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        4008     99.70%     99.70% |           8      0.20%     99.90% |           4      0.10%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         4020                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           12                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        6714    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         6714                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        8247    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         8247                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total            3                      
system.ruby.L1Cache_Controller.Ifetch    |      531336    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       531336                      
system.ruby.L1Cache_Controller.Inv       |        1314     99.10%     99.10% |           8      0.60%     99.70% |           4      0.30%    100.00%
system.ruby.L1Cache_Controller.Inv::total         1326                      
system.ruby.L1Cache_Controller.L1_Replacement |       15910    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        15910                      
system.ruby.L1Cache_Controller.Load      |      612457    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total       612457                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           12                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.M.Inv     |        1314    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total         1314                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        3034    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         3034                      
system.ruby.L1Cache_Controller.M.Load    |      429488    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total       429488                      
system.ruby.L1Cache_Controller.M.Store   |      243194    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       243194                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          38    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           38                      
system.ruby.L1Cache_Controller.M_I.Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            1                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        7602    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         7602                      
system.ruby.L1Cache_Controller.NP.Ifetch |        8172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         8172                      
system.ruby.L1Cache_Controller.NP.Load   |        6790    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         6790                      
system.ruby.L1Cache_Controller.NP.Store  |        4007     99.75%     99.75% |           6      0.15%     99.90% |           4      0.10%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         4017                      
system.ruby.L1Cache_Controller.S.Ifetch  |      523126    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       523126                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |           8     66.67%     66.67% |           4     33.33%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           12                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        7201    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         7201                      
system.ruby.L1Cache_Controller.S.Load    |         238    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          238                      
system.ruby.L1Cache_Controller.S.Store   |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           32                      
system.ruby.L1Cache_Controller.SM.Ack    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           12                      
system.ruby.L1Cache_Controller.SM.Ack_all |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           32                      
system.ruby.L1Cache_Controller.Store     |      248261    100.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total       248273                      
system.ruby.L1Cache_Controller.WB_Ack    |        7602    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         7602                      
system.ruby.L2Cache_Controller.Exclusive_Unblock        10766      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data         3807      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         3340      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         4183      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           6802      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX           4020      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         8172      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           7602      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           32      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         2531      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX          186      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           39      0.00%      0.00%
system.ruby.L2Cache_Controller.M.MEM_Inv          646      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv           3920      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         7602      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data         1314      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        10719      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           12      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.MEM_Inv          646      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack         1960      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack           1960      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data         11330      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         4183      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX         3807      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         3341      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           76      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           15      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR         4792      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           32      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           47      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             12      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data           1326      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        24483                      
system.ruby.LD.hit_latency_hist_seqr     |       24483    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        24483                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples        26269                      
system.ruby.LD.latency_hist_seqr         |       26269    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         26269                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples         1786                      
system.ruby.LD.miss_latency_hist_seqr    |        1786    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         1786                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          272                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         272    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          272                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          313                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         313    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          313                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           41                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           41                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          313                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         313    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          313                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          313                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         313    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          313                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          616                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         616    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          616                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          625                      
system.ruby.RMW_Read.latency_hist_seqr   |         625    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          625                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            9                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         8929                      
system.ruby.ST.hit_latency_hist_seqr     |        8929    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         8929                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         9033                      
system.ruby.ST.latency_hist_seqr         |        9033    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          9033                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples          104                      
system.ruby.ST.miss_latency_hist_seqr    |         104    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total          104                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                  12861                       # delay histogram for all message
system.ruby.delayHist::mean                  0.201073                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.962922                       # delay histogram for all message
system.ruby.delayHist                    |       12214     94.97%     94.97% |         149      1.16%     96.13% |         414      3.22%     99.35% |          55      0.43%     99.77% |           4      0.03%     99.81% |          20      0.16%     99.96% |           1      0.01%     99.97% |           3      0.02%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    12861                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          6177                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.395661                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.332692                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        5576     90.27%     90.27% |         126      2.04%     92.31% |         392      6.35%     98.66% |          55      0.89%     99.55% |           3      0.05%     99.60% |          20      0.32%     99.92% |           1      0.02%     99.94% |           3      0.05%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            6177                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          6684                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.021245                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.274886                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        6638     99.31%     99.31% |           0      0.00%     99.31% |          23      0.34%     99.66% |           0      0.00%     99.66% |          22      0.33%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            6684                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.007609                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4006.613914                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.007612                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.007866                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        69505                      
system.ruby.hit_latency_hist_seqr        |       69505    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        69505                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36552                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        34613                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         1939                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        35857                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        34892                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          965                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           907                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.228822                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   514.233782                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.026662                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.013334                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3561.696960                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.006026                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.015218                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.013331                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4182.176433                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         2904                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          476                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         2428                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         2904                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           476                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses         2428                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.014804                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   557.527421                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.007612                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.006026                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3500.031338                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          72410                      
system.ruby.latency_hist_seqr            |       72410    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            72410                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         2905                      
system.ruby.miss_latency_hist_seqr       |        2905    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         2905                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.013331                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2168.379817                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.006026                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.007609                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2006.613914                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.013334                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1561.690692                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.007612                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers018.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers019.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers020.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers021.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.013334                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2561.693826                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.013331                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3182.176433                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.007612                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.006026                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time  2500.031338                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.007609                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3006.613914                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers046.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers047.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers049.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control           127968                      
system.ruby.network.msg_byte.Response_Control        78720                      
system.ruby.network.msg_byte.Response_Data       639240                      
system.ruby.network.msg_byte.Writeback_Control        22896                      
system.ruby.network.msg_byte.Writeback_Data        47520                      
system.ruby.network.msg_count.Control           15996                      
system.ruby.network.msg_count.Response_Control         9840                      
system.ruby.network.msg_count.Response_Data        15981                      
system.ruby.network.msg_count.Writeback_Control         2862                      
system.ruby.network.msg_count.Writeback_Data         1188                      
system.ruby.network.routers0.msg_bytes.Control::0        23232                      
system.ruby.network.routers0.msg_bytes.Response_Control::1        10856                      
system.ruby.network.routers0.msg_bytes.Response_Control::2        15384                      
system.ruby.network.routers0.msg_bytes.Response_Data::1       115920                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0         7632                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0        15840                      
system.ruby.network.routers0.msg_count.Control::0         2904                      
system.ruby.network.routers0.msg_count.Response_Control::1         1357                      
system.ruby.network.routers0.msg_count.Response_Control::2         1923                      
system.ruby.network.routers0.msg_count.Response_Data::1         2898                      
system.ruby.network.routers0.msg_count.Writeback_Control::0          954                      
system.ruby.network.routers0.msg_count.Writeback_Data::0          396                      
system.ruby.network.routers0.percent_links_utilized    12.537214                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.013334                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3061.695393                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.016634                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1668.379817                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.006026                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    16.276559                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1        10856                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1       115920                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1         1357                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         2898                      
system.ruby.network.routers0.throttle1.link_utilization     8.797869                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        23232                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2        15384                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0         7632                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0        15840                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         2904                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2         1923                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0          954                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0          396                      
system.ruby.network.routers1.msg_bytes.Control::0        42656                      
system.ruby.network.routers1.msg_bytes.Response_Control::1        10856                      
system.ruby.network.routers1.msg_bytes.Response_Control::2        15384                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       213080                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0         7632                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0        15840                      
system.ruby.network.routers1.msg_count.Control::0         5332                      
system.ruby.network.routers1.msg_count.Response_Control::1         1357                      
system.ruby.network.routers1.msg_count.Response_Control::2         1923                      
system.ruby.network.routers1.msg_count.Response_Data::1         5327                      
system.ruby.network.routers1.msg_count.Writeback_Control::0          954                      
system.ruby.network.routers1.msg_count.Writeback_Data::0          396                      
system.ruby.network.routers1.percent_links_utilized    18.936227                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.013331                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3682.176433                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.007612                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.006026                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time  3000.031338                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.007741                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1506.613914                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.013557                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1061.689125                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    18.292385                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        23232                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2        15384                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        97160                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0         7632                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0        15840                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         2904                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2         1923                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         2429                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0          954                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0          396                      
system.ruby.network.routers1.throttle1.link_utilization    19.580069                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0        19424                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1        10856                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1       115920                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         2428                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1         1357                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         2898                      
system.ruby.network.routers2.msg_bytes.Control::0        19424                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        97160                      
system.ruby.network.routers2.msg_count.Control::0         2428                      
system.ruby.network.routers2.msg_count.Response_Data::1         2429                      
system.ruby.network.routers2.percent_links_utilized    10.830226                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.007609                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3506.613914                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.007612                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     4.992322                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0        19424                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         2428                      
system.ruby.network.routers2.throttle1.link_utilization    16.668129                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        97160                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         2429                      
system.ruby.network.routers3.percent_links_utilized     0.012535                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.008775                      
system.ruby.network.routers3.throttle1.link_utilization     0.016296                      
system.ruby.network.routers4.percent_links_utilized     3.875901                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     6.255092                      
system.ruby.network.routers4.throttle1.link_utilization     1.496709                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized     0.006268                      
system.ruby.network.routers6.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers6.throttle0.link_utilization     0.004387                      
system.ruby.network.routers6.throttle1.link_utilization     0.008148                      
system.ruby.network.routers7.percent_links_utilized     0.553432                      
system.ruby.network.routers7.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers7.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers7.throttle0.link_utilization     0.922281                      
system.ruby.network.routers7.throttle1.link_utilization     0.184582                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0        42656                      
system.ruby.network.routers9.msg_bytes.Response_Control::1        10856                      
system.ruby.network.routers9.msg_bytes.Response_Control::2        15384                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       213080                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0         7632                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0        15840                      
system.ruby.network.routers9.msg_count.Control::0         5332                      
system.ruby.network.routers9.msg_count.Response_Control::1         1357                      
system.ruby.network.routers9.msg_count.Response_Control::2         1923                      
system.ruby.network.routers9.msg_count.Response_Data::1         5327                      
system.ruby.network.routers9.msg_count.Writeback_Control::0          954                      
system.ruby.network.routers9.msg_count.Writeback_Data::0          396                      
system.ruby.network.routers9.percent_links_utilized     5.194645                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.013334                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2061.692259                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.013851                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2682.176433                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.007612                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.006033                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time  2000.031338                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.007609                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2506.613914                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers19.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers20.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers22.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    16.276559                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1        10856                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1       115920                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1         1357                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1         2898                      
system.ruby.network.routers9.throttle1.link_utilization    18.292385                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0        23232                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2        15384                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        97160                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0         7632                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0        15840                      
system.ruby.network.routers9.throttle1.msg_count.Control::0         2904                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2         1923                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1         2429                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0          954                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0          396                      
system.ruby.network.routers9.throttle2.link_utilization     4.992322                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0        19424                      
system.ruby.network.routers9.throttle2.msg_count.Control::0         2428                      
system.ruby.network.routers9.throttle3.link_utilization     0.008775                      
system.ruby.network.routers9.throttle4.link_utilization     6.255092                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization     0.004387                      
system.ruby.network.routers9.throttle7.link_utilization     0.922281                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        72259                      
system.ruby.outstanding_req_hist_seqr::mean     2.346905                      
system.ruby.outstanding_req_hist_seqr::gmean     1.938857                      
system.ruby.outstanding_req_hist_seqr::stdev     1.675811                      
system.ruby.outstanding_req_hist_seqr    |       26275     36.36%     36.36% |       33982     47.03%     83.39% |        8728     12.08%     95.47% |        1925      2.66%     98.13% |         706      0.98%     99.11% |         393      0.54%     99.65% |         182      0.25%     99.91% |          44      0.06%     99.97% |          24      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        72259                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc1.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        41682                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         3515                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        43523                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        11360                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        41682                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        30322                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           49486                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1729                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2675                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            120078                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            67630                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         3515                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              20521                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events         10880                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1013                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       119207                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        77718                       # Number of instructions committed
system.switch_cpus.commit.committedOps         156366                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       119768                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.305574                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.531877                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        85389     71.30%     71.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         6609      5.52%     76.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         3380      2.82%     79.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         6381      5.33%     84.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         2388      1.99%     86.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         2266      1.89%     88.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         1393      1.16%     90.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1082      0.90%     90.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        10880      9.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       119768                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts               1338                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          749                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            154895                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 21839                       # Number of loads committed
system.switch_cpus.commit.membars                 626                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          201      0.13%      0.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       124257     79.47%     79.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          123      0.08%     79.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           87      0.06%     79.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          128      0.08%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           56      0.04%     79.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           78      0.05%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          112      0.07%     79.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          140      0.09%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           10      0.01%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        21451     13.72%     93.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         9010      5.76%     99.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          388      0.25%     99.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          324      0.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       156366                       # Class of committed instruction
system.switch_cpus.commit.refs                  31173                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               77718                       # Number of Instructions Simulated
system.switch_cpus.committedOps                156366                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.052935                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.052935                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         65331                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         326777                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            23540                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             36717                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           3677                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          9424                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               31152                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   330                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               14187                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    34                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               49486                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             36040                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                116264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           626                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                 184533                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.SquashCycles            7354                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.310160                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        18698                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        13089                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.156584                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       138689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.729005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.380949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            74271     53.55%     53.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             4975      3.59%     57.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             4507      3.25%     60.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             6030      4.35%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             3975      2.87%     67.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             4016      2.90%     70.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             5903      4.26%     74.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             5090      3.67%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            29922     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       138689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads              1938                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1126                       # number of floating regfile writes
system.switch_cpus.idleCycles                   20861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         4615                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            26551                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.435130                       # Inst execution rate
system.switch_cpus.iew.exec_refs                45269                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              14155                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           31315                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         38277                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          987                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          541                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        19250                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       275639                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         31114                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         8849                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        228975                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            464                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           122                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           3677                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           762                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1430                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        16444                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         9916                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         4158                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          457                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            251524                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                226756                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.656009                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            165002                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.421222                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 228172                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           294906                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          183777                       # number of integer regfile writes
system.switch_cpus.ipc                       0.487107                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.487107                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         1747      0.73%      0.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        187653     78.90%     79.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     79.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.06%     79.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          116      0.05%     79.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          198      0.08%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           72      0.03%     79.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          157      0.07%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          152      0.06%     79.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          155      0.07%     80.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           30      0.01%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        31801     13.37%     93.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        14552      6.12%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          585      0.25%     99.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          464      0.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         237823                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            2030                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         4029                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         1826                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         3054                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                6502                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.027340                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            5001     76.91%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     76.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              2      0.03%     76.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              7      0.11%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            807     12.41%     89.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           612      9.41%     98.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           57      0.88%     99.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           16      0.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         240548                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       618675                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       224930                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       392041                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             272914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            237823                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2725                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       119293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1866                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1712                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       150347                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       138689                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.714794                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.454873                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        79550     57.36%     57.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         9933      7.16%     64.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         9244      6.67%     71.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         7336      5.29%     76.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         7196      5.19%     81.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         7337      5.29%     86.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         8223      5.93%     92.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         6373      4.60%     97.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         3497      2.52%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       138689                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.490586                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               36040                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    99                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         5616                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         3610                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        38277                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        19250                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          111966                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             72                       # number of misc regfile writes
system.switch_cpus.numCycles                   159550                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           50314                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        179493                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           7707                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            27568                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1077                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          1711                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        755577                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         308966                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       335776                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             41327                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           1753                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           3677                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         13525                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           156321                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         2623                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       423110                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2278                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          137                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             29795                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          136                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               384435                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              570326                       # The number of ROB writes
system.switch_cpus.timesIdled                     481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.pwrStateResidencyTicks::ON    159550000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    159550000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    159550000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    159550000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       180224                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.acc1_datapath        37632                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    150408800                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     21348767                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst     17027808                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data      4386075                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      193389306                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    150408800                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst     17027808                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    167436608                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath        62720                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           32                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc1_datapath           32                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc1_datapath.system.acc1_datapath.cache           16                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     11903170                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data      1713578                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     13679548                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath         5632                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.acc1_datapath         1176                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     18801100                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      3549063                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst       532119                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data       671265                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        23560355                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath         1960                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache            8                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc1_datapath            1                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc1_datapath.system.acc1_datapath.cache            4                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      1650879                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data       239190                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        1892042                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   1129576935                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.acc1_datapath    235863366                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  942706361642                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  133806123472                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 106723961141                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  27490285177                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      1212092171733                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 942706361642                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 106723961141                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1049430322783                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    393105610                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       200564                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc1_datapath       200564                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc1_datapath.system.acc1_datapath.cache       100282                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data  74604638045                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  10740068944                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total      85738314008                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   1522682545                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       200564                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc1_datapath    236063930                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc1_datapath.system.acc1_datapath.cache       100282                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 942706361642                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 208410761517                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 106723961141                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  38230354121                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     1297830485741                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    159550000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.acc1_datapath.pwrStateResidencyTicks::UNDEFINED    159550000                       # Cumulative time (in ticks) in various power states
system.acc1_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    159550000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        77728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              77728                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         2429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2429                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    487170166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             487170166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    487170166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            487170166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      2427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000444500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2428                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2428                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     47579243                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               102186743                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19604.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42104.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2428                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    166.082073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.755566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.134195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          467     50.43%     50.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          296     31.97%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           73      7.88%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      3.24%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      1.84%     95.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      1.30%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.86%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.76%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      1.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          926                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 155328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   77696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       973.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    486.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     159553000                       # Total gap between requests
system.mem_ctrls.avgGap                      65713.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        77664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 486769037.919147610664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         2428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    102186743                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     42086.80                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    61.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1338964.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         654931.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5651184                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3191407.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     14729564.150000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     585214.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       26151264.950000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        163.906393                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      5472000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    146698000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1475593.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         714067.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6692994                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3191407.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         14668671                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     637884.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       27380616.600000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        171.611511                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      6031500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    146138500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     30533146000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     1627588000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  32160734000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
