{
  "design_name": "RAM",
  "trial_num": 1,
  "created_at": "2026-02-03T17:08:35.679344",
  "total_layers": 3,
  "layer_outputs": {
    "0": [
      {
        "code": "module RAM (\n    input wire clk,\n    input wire rst_n,\n    input wire write_en,\n    input wire [5:0] write_addr,\n    input wire [5:0] write_data,\n    input wire read_en,\n    input wire [5:0] read_addr,\n    output reg [5:0] read_data\n);\n\n    parameter WIDTH = 6;\n    parameter DEPTH = 8;\n\n    reg [WIDTH - 1 : 0] RAM [DEPTH - 1 : 0];\n\n    always @(posedge clk or negedge rst_n) begin\n        if (!rst_n) begin\n            for (integer i = 0; i < DEPTH; i = i + 1) begin\n                RAM[i] <= 6'b0;\n            end\n        end else if (write_en) begin\n            RAM[write_addr] <= write_data;\n        end\n    end\n\n    always @(posedge clk or negedge rst_n) begin\n        if (!rst_n) begin\n            read_data <= 6'b0;\n        end else if (read_en) begin\n            read_data <= RAM[read_addr];\n        end else begin\n            read_data <= 6'b0;\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 0,
        "cached_at": "2026-02-03T17:08:44.619824",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T17:08:38.492022"
        }
      },
      {
        "code": "module RAM (\n    input wire clk,\n    input wire rst_n,\n    input wire write_en,\n    input wire [5:0] write_addr,\n    input wire [5:0] write_data,\n    input wire read_en,\n    input wire [5:0] read_addr,\n    output reg [5:0] read_data\n);\n\nparameter WIDTH = 6;\nparameter DEPTH = 8;\n\nreg [WIDTH-1:0] RAM [DEPTH-1:0];\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        for (int i = 0; i < DEPTH; i++) begin\n            RAM[i] <= 6'b000000;\n        end\n        read_data <= 6'b000000;\n    end else begin\n        if (write_en) begin\n            RAM[write_addr] <= write_data;\n        end\n        if (read_en) begin\n            read_data <= RAM[read_addr];\n        end else begin\n            read_data <= 6'b000000;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 0,
        "cached_at": "2026-02-03T17:08:44.619826",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T17:08:39.852925"
        }
      },
      {
        "code": "module RAM (\n    input wire clk,\n    input wire rst_n,\n    input wire write_en,\n    input wire [5:0] write_addr,\n    input wire [5:0] write_data,\n    input wire read_en,\n    input wire [5:0] read_addr,\n    output reg [5:0] read_data\n);\n\nparameter WIDTH = 6;\nparameter DEPTH = 8;\n\nreg [WIDTH-1:0] RAM [DEPTH-1:0];\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        integer i;\n        for (i = 0; i < DEPTH; i = i + 1) begin\n            RAM[i] <= 6'b0;\n        end\n        read_data <= 6'b0;\n    end else begin\n        if (write_en) begin\n            RAM[write_addr] <= write_data;\n        end\n        if (read_en) begin\n            read_data <= RAM[read_addr];\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.75,
        "layer_idx": 0,
        "cached_at": "2026-02-03T17:08:44.619827",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T17:08:44.619810"
        }
      }
    ],
    "1": [
      {
        "code": "module RAM (\n    input wire clk,\n    input wire rst_n,\n    input wire write_en,\n    input wire [5:0] write_addr,\n    input wire [5:0] write_data,\n    input wire read_en,\n    input wire [5:0] read_addr,\n    output reg [5:0] read_data\n);\n\nparameter WIDTH = 6;\nparameter DEPTH = 8;\n\nreg [WIDTH-1:0] RAM [DEPTH-1:0];\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        for (integer i = 0; i < DEPTH; i = i + 1) begin\n            RAM[i] <= 6'b0;\n        end\n        read_data <= 6'b0;\n    end else begin\n        if (write_en) begin\n            RAM[write_addr] <= write_data;\n        end\n        if (read_en) begin\n            read_data <= RAM[read_addr];\n        end else begin\n            read_data <= 6'b0; // Clear read_data when not reading\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 1,
        "cached_at": "2026-02-03T17:08:51.497466",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            0.75
          ],
          "generation_time": "2026-02-03T17:08:47.320272"
        }
      },
      {
        "code": "module RAM (\n    input wire clk,\n    input wire rst_n,\n    input wire write_en,\n    input wire [5:0] write_addr,\n    input wire [5:0] write_data,\n    input wire read_en,\n    input wire [5:0] read_addr,\n    output reg [5:0] read_data\n);\n\nparameter WIDTH = 6;\nparameter DEPTH = 8;\n\nreg [WIDTH-1:0] RAM [DEPTH-1:0];\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        for (integer i = 0; i < DEPTH; i = i + 1) begin\n            RAM[i] <= 6'b0;\n        end\n        read_data <= 6'b0;\n    end else begin\n        if (write_en && write_addr < DEPTH) begin\n            RAM[write_addr] <= write_data;\n        end\n        if (read_en && read_addr < DEPTH) begin\n            read_data <= RAM[read_addr];\n        end else begin\n            read_data <= 6'b0;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 1,
        "cached_at": "2026-02-03T17:08:51.497469",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            0.75
          ],
          "generation_time": "2026-02-03T17:08:50.037290"
        }
      },
      {
        "code": "module RAM (\n    input wire clk,\n    input wire rst_n,\n    input wire write_en,\n    input wire [5:0] write_addr,\n    input wire [5:0] write_data,\n    input wire read_en,\n    input wire [5:0] read_addr,\n    output reg [5:0] read_data\n);\n\nparameter WIDTH = 6;\nparameter DEPTH = 8;\n\nreg [WIDTH-1:0] RAM [DEPTH-1:0];\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        integer i;\n        for (i = 0; i < DEPTH; i = i + 1) begin\n            RAM[i] <= 6'b000000;\n        end\n        read_data <= 6'b000000;\n    end else begin\n        if (write_en) begin\n            RAM[write_addr] <= write_data;\n        end\n        if (read_en) begin\n            read_data <= RAM[read_addr];\n        end else begin\n            read_data <= 6'b000000;\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 1,
        "cached_at": "2026-02-03T17:08:51.497470",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            0.75
          ],
          "generation_time": "2026-02-03T17:08:51.497452"
        }
      }
    ],
    "2": [
      {
        "code": "module RAM (\n    input wire clk,\n    input wire rst_n,\n    input wire write_en,\n    input wire [5:0] write_addr,\n    input wire [5:0] write_data,\n    input wire read_en,\n    input wire [5:0] read_addr,\n    output reg [5:0] read_data\n);\n\nparameter WIDTH = 6;\nparameter DEPTH = 8;\n\nreg [WIDTH-1:0] RAM [DEPTH-1:0];\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        for (integer i = 0; i < DEPTH; i = i + 1) begin\n            RAM[i] <= 6'b0;\n        end\n        read_data <= 6'b0;\n    end else begin\n        if (write_en) begin\n            RAM[write_addr] <= write_data;\n        end\n        if (read_en) begin\n            read_data <= RAM[read_addr];\n        end else begin\n            read_data <= 6'b0; // Clear read_data when not reading\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 2,
        "cached_at": "2026-02-03T17:08:55.409048",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T17:08:52.824404"
        }
      },
      {
        "code": "module RAM (\n    input wire clk,\n    input wire rst_n,\n    input wire write_en,\n    input wire [5:0] write_addr,\n    input wire [5:0] write_data,\n    input wire read_en,\n    input wire [5:0] read_addr,\n    output reg [5:0] read_data\n);\n\nparameter WIDTH = 6;\nparameter DEPTH = 8;\n\nreg [WIDTH - 1 : 0] RAM [DEPTH - 1 : 0];\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        for (integer i = 0; i < DEPTH; i = i + 1) begin\n            RAM[i] <= 6'b0;\n        end\n        read_data <= 6'b0;\n    end else begin\n        if (write_en) begin\n            RAM[write_addr] <= write_data;\n        end\n        if (read_en) begin\n            read_data <= RAM[read_addr];\n        end else begin\n            read_data <= 6'b0; // Clear read_data when not reading\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 2,
        "cached_at": "2026-02-03T17:08:55.409051",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T17:08:54.112644"
        }
      },
      {
        "code": "module RAM (\n    input wire clk,\n    input wire rst_n,\n    input wire write_en,\n    input wire [5:0] write_addr,\n    input wire [5:0] write_data,\n    input wire read_en,\n    input wire [5:0] read_addr,\n    output reg [5:0] read_data\n);\n\nparameter WIDTH = 6;\nparameter DEPTH = 8;\n\nreg [WIDTH-1:0] RAM [DEPTH-1:0];\n\nalways @(posedge clk or negedge rst_n) begin\n    if (!rst_n) begin\n        for (integer i = 0; i < DEPTH; i = i + 1) begin\n            RAM[i] <= 6'b0;\n        end\n        read_data <= 6'b0;\n    end else begin\n        if (write_en) begin\n            RAM[write_addr] <= write_data;\n        end\n        if (read_en) begin\n            read_data <= RAM[read_addr];\n        end else begin\n            read_data <= 6'b0; // Clear read_data when not reading\n        end\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 1.0,
        "layer_idx": 2,
        "cached_at": "2026-02-03T17:08:55.409052",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            1.0,
            1.0,
            1.0
          ],
          "generation_time": "2026-02-03T17:08:55.409036"
        }
      }
    ]
  },
  "metadata": {
    "last_updated": "2026-02-03T17:08:55.409058",
    "total_hdl_codes": 9
  }
}