# CPU
UWaterloo ECE320 lab, a single-cylce piplining CPU implemented by Verilog

# Design diagram

[click to see the diagram we drew for helping us design the CPU ](https://github.com/Breten6/CPU/blob/main/cpu_design.pdf)
