// Seed: 2305230599
`timescale 1ps / 1ps
module module_0 ();
  assign id_1 = 1;
  logic id_2;
  logic id_3;
  always @(id_2 or posedge id_2) begin
    id_3 = (id_2);
  end
endmodule
