######################################################################
#
# File name : eink_controller_img_demo_tb_compile.do
# Created on: Sun Oct 02 01:33:42 +0800 2022
#
# Auto generated by Vivado for 'behavioral' simulation
#
######################################################################
C:\\questasim64_2020.1\\win64\\vlib questa_lib/work
C:\\questasim64_2020.1\\win64\\vlib questa_lib/msim

C:\\questasim64_2020.1\\win64\\vlib questa_lib/msim/xil_defaultlib

C:\\questasim64_2020.1\\win64\\vmap xil_defaultlib questa_lib/msim/xil_defaultlib

C:\\questasim64_2020.1\\win64\\vlog  -incr -work xil_defaultlib  "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll_ed052tc4" "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll_et047tc1" "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll_ed097tc2" "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll_es108fc1" "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll_et017qc4" "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/ip/clock_pll_et073tc1" "+incdir+../../../../Eink_controller_V1.0.gen/sources_1/ip/rgb_clk" "+incdir+C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../Eink_controller_V1.0.gen/sources_1/ip/blk_line_buf/sim/blk_line_buf.v" \
"../../../../Eink_controller_V1.0.gen/sources_1/ip/blk_mem_gen_rgb/sim/blk_mem_gen_rgb.v" \
"../../../../Eink_controller_V1.0.gen/sources_1/ip/blk_mem_gen_gray/sim/blk_mem_gen_gray.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/CTM.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/addr_sw.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/config_reg_es108fc1.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/data_mgr.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/delay_cnt.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/display_mgr.v" \
"../../../../Eink_controller_V1.0.srcs/sim_1/new/div_2.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/eink_controller_et073tc1_img_demo.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/fdma_clear.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/fdma_r_data.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/fdma_r_gray.v" \
"../../../../Eink_controller_V1.0.srcs/sim_1/new/fdma_sim_slave.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/fdma_w_data.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/fdma_w_gray.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/frame_ctrl.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/frame_processor.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/frame_timing.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/i2c_top.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/iic_config.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/level2pulse.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/outRGB.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/rd_image.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/rgb2gray.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/sync_h2lck.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/system_mgr.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/tps65185_ctrl.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/v_algo.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/vga_shift.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/xpm_cdc_async_rst_n.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/xpm_fifo_rdata_buf.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/xpm_fifo_rgray_buf.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/xpm_fifo_wdata_buf.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/xpm_fifo_wgray_buf.v" \
"../../../../Eink_controller_V1.0.srcs/sources_1/new/eink_controller_img_demo_tb.v" \


# compile glbl module
C:\\questasim64_2020.1\\win64\\vlog -work xil_defaultlib "glbl.v"

quit -force

