# James Sharman Pipelined CPU in Verilog
## ALU Output (ALU Result)
ALU Output. Performs Adds, Generates flags, carry, etc.

![Simulation Waveform](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/ALU/ALU_Output/ALU_Output_sim.png "Simulation Waveform")