

*** CYCLE 0
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000000
ifid:
	instr	NOP
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 1
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000004
ifid:
	instr	flw f0 (96)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 2
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000008
ifid:
	instr	flw f2 (100)x0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, flw f0 (96)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 3
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000000C
ifid:
	instr	flw f4 (104)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f0 (96)x0
		name 'INT', stage 1 (from end), cycle 0/1, flw f2 (100)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 4
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=0         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000010
ifid:
	instr	lw x1 (112)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f2 (100)x0
		name 'INT', stage 1 (from end), cycle 0/1, flw f4 (104)x0
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f0 (96)x0


*** CYCLE 5
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=0         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000014
ifid:
	instr	flw f6 (108)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f4 (104)x0
		name 'INT', stage 1 (from end), cycle 0/1, lw x1 (112)x0
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f2 (100)x0


*** CYCLE 6
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000018
ifid:
	instr	flw f10 (116)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, lw x1 (112)x0
		name 'INT', stage 1 (from end), cycle 0/1, flw f6 (108)x0
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f4 (104)x0


*** CYCLE 7
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f8 f6 f2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f6 (108)x0
		name 'INT', stage 1 (from end), cycle 0/1, flw f10 (116)x0
ADD fu:
MULT fu:
DIV fu:
wb:
		lw x1 (112)x0


*** CYCLE 8
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=0         	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000001C
ifid:
	instr	fmult.s f8 f6 f2
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, flw f10 (116)x0
ADD fu:
MULT fu:
DIV fu:
wb:
		flw f6 (108)x0


*** CYCLE 9
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=0         	f9=0         	f10=0         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fdiv.s f8 f8 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f8 f6 f2
DIV fu:
wb:
		flw f10 (116)x0


*** CYCLE 10
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=0         	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fdiv.s f8 f8 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f8 f6 f2
DIV fu:
wb:



*** CYCLE 11
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=0         	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fdiv.s f8 f8 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f8 f6 f2
DIV fu:
wb:



*** CYCLE 12
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=0         	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fdiv.s f8 f8 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f8 f6 f2
DIV fu:
wb:



*** CYCLE 13
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=0         	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000020
ifid:
	instr	fdiv.s f8 f8 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f8 f6 f2


*** CYCLE 14
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fadd.s f8 f8 f6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f8 f8 f0
wb:



*** CYCLE 15
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fadd.s f8 f8 f6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f8 f8 f0
wb:



*** CYCLE 16
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fadd.s f8 f8 f6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f8 f8 f0
wb:



*** CYCLE 17
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fadd.s f8 f8 f6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f8 f8 f0
wb:



*** CYCLE 18
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fadd.s f8 f8 f6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f8 f8 f0
wb:



*** CYCLE 19
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fadd.s f8 f8 f6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f8 f8 f0
wb:



*** CYCLE 20
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fadd.s f8 f8 f6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f8 f8 f0
wb:



*** CYCLE 21
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fadd.s f8 f8 f6
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f8 f8 f0
wb:



*** CYCLE 22
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000024
ifid:
	instr	fadd.s f8 f8 f6
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f8 f8 f0


*** CYCLE 23
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	beq x1 x0 #52
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f8 f8 f6
MULT fu:
DIV fu:
wb:



*** CYCLE 24
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #52
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f8 f8 f6
MULT fu:
DIV fu:
wb:



*** CYCLE 25
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #52
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f8 f8 f6
MULT fu:
DIV fu:
wb:



*** CYCLE 26
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #52		fadd.s f8 f8 f6


*** CYCLE 27
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fmult.s f12 f8 f8
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 28
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:



*** CYCLE 29
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000003	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 30
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:



*** CYCLE 31
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:



*** CYCLE 32
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=0         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f12 f8 f8


*** CYCLE 33
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f14 f8 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f12 f12 f0
DIV fu:
wb:



*** CYCLE 34
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f12 f12 f0
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:



*** CYCLE 35
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f12 f12 f0
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:



*** CYCLE 36
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f12 f12 f0
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:



*** CYCLE 37
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:
		fmult.s f12 f12 f0


*** CYCLE 38
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=0         	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f12 f12 f4
MULT fu:
DIV fu:
wb:
		fmult.s f14 f8 f2


*** CYCLE 39
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f12 f12 f4
MULT fu:
DIV fu:
wb:



*** CYCLE 40
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f12 f12 f4
MULT fu:
DIV fu:
wb:



*** CYCLE 41
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f12 f12 f4


*** CYCLE 42
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	fmult.s f14 f0 f8
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f12 f12 f14
MULT fu:
DIV fu:
wb:



*** CYCLE 43
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f12 f12 f14
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:



*** CYCLE 44
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f12 f12 f14
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:



*** CYCLE 45
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=9         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:
		fadd.s f12 f12 f14


*** CYCLE 46
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:



*** CYCLE 47
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f14 f0 f8


*** CYCLE 48
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-3        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 49
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-3        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 50
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-3        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 51
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-3        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 52
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-3        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f14 f10 f14


*** CYCLE 53
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f14 f14 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 54
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f14 f14 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 55
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f14 f14 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 56
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-6        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f14 f14 f2


*** CYCLE 57
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 58
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 59
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 60
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 61
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 62
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 63
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 64
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 65
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=3         	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f12 f12 f14


*** CYCLE 66
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000058
ifid:
	instr	jal x0 #-48
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fsub.s f8 f8 f12
MULT fu:
DIV fu:
wb:



*** CYCLE 67
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-48
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fsub.s f8 f8 f12
MULT fu:
DIV fu:
wb:



*** CYCLE 68
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-48
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fsub.s f8 f8 f12
MULT fu:
DIV fu:
wb:



*** CYCLE 69
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-3        	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-48		fsub.s f8 f8 f12


*** CYCLE 70
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	beq x1 x0 #52
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 71
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #52
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 72
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #52
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 73
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #52


*** CYCLE 74
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fmult.s f12 f8 f8
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 75
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:



*** CYCLE 76
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000002	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 77
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:



*** CYCLE 78
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:



*** CYCLE 79
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.75     	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f12 f8 f8


*** CYCLE 80
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f14 f8 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f12 f12 f0
DIV fu:
wb:



*** CYCLE 81
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f12 f12 f0
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:



*** CYCLE 82
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f12 f12 f0
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:



*** CYCLE 83
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f12 f12 f0
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:



*** CYCLE 84
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:
		fmult.s f12 f12 f0


*** CYCLE 85
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4        	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f12 f12 f4
MULT fu:
DIV fu:
wb:
		fmult.s f14 f8 f2


*** CYCLE 86
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f12 f12 f4
MULT fu:
DIV fu:
wb:



*** CYCLE 87
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f12 f12 f4
MULT fu:
DIV fu:
wb:



*** CYCLE 88
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f12 f12 f4


*** CYCLE 89
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	fmult.s f14 f0 f8
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f12 f12 f14
MULT fu:
DIV fu:
wb:



*** CYCLE 90
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f12 f12 f14
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:



*** CYCLE 91
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f12 f12 f14
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:



*** CYCLE 92
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=5.0625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:
		fadd.s f12 f12 f14


*** CYCLE 93
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:



*** CYCLE 94
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f14 f0 f8


*** CYCLE 95
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.25     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 96
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.25     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 97
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.25     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 98
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.25     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 99
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.25     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f14 f10 f14


*** CYCLE 100
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f14 f14 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 101
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f14 f14 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 102
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f14 f14 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 103
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-4.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f14 f14 f2


*** CYCLE 104
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 105
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 106
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 107
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 108
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 109
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 110
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 111
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 112
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=0.5625    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f12 f12 f14


*** CYCLE 113
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000058
ifid:
	instr	jal x0 #-48
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fsub.s f8 f8 f12
MULT fu:
DIV fu:
wb:



*** CYCLE 114
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-48
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fsub.s f8 f8 f12
MULT fu:
DIV fu:
wb:



*** CYCLE 115
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-48
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fsub.s f8 f8 f12
MULT fu:
DIV fu:
wb:



*** CYCLE 116
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.25     	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-48		fsub.s f8 f8 f12


*** CYCLE 117
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	beq x1 x0 #52
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 118
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #52
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 119
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #52
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 120
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #52


*** CYCLE 121
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000030
ifid:
	instr	fmult.s f12 f8 f8
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 122
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, addi x1 x1 #-1
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:



*** CYCLE 123
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000001	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:
		addi x1 x1 #-1


*** CYCLE 124
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:



*** CYCLE 125
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f12 f8 f8
DIV fu:
wb:



*** CYCLE 126
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.225    	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000034
ifid:
	instr	fmult.s f12 f12 f0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f12 f8 f8


*** CYCLE 127
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000038
ifid:
	instr	fmult.s f14 f8 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f12 f12 f0
DIV fu:
wb:



*** CYCLE 128
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f12 f12 f0
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:



*** CYCLE 129
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f12 f12 f0
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:



*** CYCLE 130
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f12 f12 f0
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:



*** CYCLE 131
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000003C
ifid:
	instr	fadd.s f12 f12 f4
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f14 f8 f2
DIV fu:
wb:
		fmult.s f12 f12 f0


*** CYCLE 132
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-2.5      	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f12 f12 f4
MULT fu:
DIV fu:
wb:
		fmult.s f14 f8 f2


*** CYCLE 133
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f12 f12 f4
MULT fu:
DIV fu:
wb:



*** CYCLE 134
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f12 f12 f4
MULT fu:
DIV fu:
wb:



*** CYCLE 135
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000040
ifid:
	instr	fadd.s f12 f12 f14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f12 f12 f4


*** CYCLE 136
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000044
ifid:
	instr	fmult.s f14 f0 f8
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f12 f12 f14
MULT fu:
DIV fu:
wb:



*** CYCLE 137
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f12 f12 f14
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:



*** CYCLE 138
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f12 f12 f14
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:



*** CYCLE 139
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=4.10063   	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:
		fadd.s f12 f12 f14


*** CYCLE 140
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f14 f0 f8
DIV fu:
wb:



*** CYCLE 141
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000048
ifid:
	instr	fmult.s f14 f10 f14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f14 f0 f8


*** CYCLE 142
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.025    	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 3 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 143
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.025    	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 2 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 144
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.025    	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 1 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 145
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.025    	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
		name 'MULT', stage 0 (from end), cycle 0/1, fmult.s f14 f10 f14
DIV fu:
wb:



*** CYCLE 146
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.025    	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000004C
ifid:
	instr	fadd.s f14 f14 f2
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fmult.s f14 f10 f14


*** CYCLE 147
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fadd.s f14 f14 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 148
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fadd.s f14 f14 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 149
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fadd.s f14 f14 f2
MULT fu:
DIV fu:
wb:



*** CYCLE 150
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-4.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000050
ifid:
	instr	fdiv.s f12 f12 f14
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fadd.s f14 f14 f2


*** CYCLE 151
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 7 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 152
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 6 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 153
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 5 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 154
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 4 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 155
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 3 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 156
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 2 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 157
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 1 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 158
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
		name 'DIV', stage 0 (from end), cycle 0/1, fdiv.s f12 f12 f14
wb:



*** CYCLE 159
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=0.0506253 	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000054
ifid:
	instr	fsub.s f8 f8 f12
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fdiv.s f12 f12 f14


*** CYCLE 160
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000058
ifid:
	instr	jal x0 #-48
INT fu:
ADD fu:
		name 'ADD', stage 2 (from end), cycle 0/1, fsub.s f8 f8 f12
MULT fu:
DIV fu:
wb:



*** CYCLE 161
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, jal x0 #-48
ADD fu:
		name 'ADD', stage 1 (from end), cycle 0/1, fsub.s f8 f8 f12
MULT fu:
DIV fu:
wb:



*** CYCLE 162
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, jal x0 #-48
ADD fu:
		name 'ADD', stage 0 (from end), cycle 0/1, fsub.s f8 f8 f12
MULT fu:
DIV fu:
wb:



*** CYCLE 163
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.025    	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		jal x0 #-48		fsub.s f8 f8 f12


*** CYCLE 164
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.0003   	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000028
ifid:
	instr	beq x1 x0 #52
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 165
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.0003   	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, beq x1 x0 #52
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 166
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.0003   	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, beq x1 x0 #52
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 167
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.0003   	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000002C
ifid:
	instr	addi x1 x1 #-1
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		beq x1 x0 #52


*** CYCLE 168
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.0003   	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x0000005C
ifid:
	instr	fsw f8 (120)x0
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 169
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.0003   	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000060
ifid:
	instr	halt
INT fu:
		name 'INT', stage 1 (from end), cycle 0/1, fsw f8 (120)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 170
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.0003   	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
INT fu:
		name 'INT', stage 0 (from end), cycle 0/1, fsw f8 (120)x0
ADD fu:
MULT fu:
DIV fu:
wb:



*** CYCLE 171
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 00 00 00 00
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.0003   	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:
		fsw f8 (120)x0


*** CYCLE 172
Memory
	Address		Data
	0x00000000	07 10 00 06 07 11 40 06 07 12 80 06 87 00 00 07
	0x00000010	07 13 C0 06 07 15 40 07 01 14 23 04 01 14 04 06
	0x00000020	01 14 64 00 05 8A 00 02 86 80 F0 FF 01 16 84 04
	0x00000030	01 16 06 04 01 17 24 04 01 16 46 00 01 16 E6 00
	0x00000040	01 17 80 04 01 17 E5 04 01 17 27 00 01 16 E6 06
	0x00000050	01 14 C4 02 03 00 FD FF 08 1C 80 06 3F 00 00 00
	0x00000060	00 00 80 3F 00 00 00 40 00 00 00 00 00 00 80 BF
	0x00000070	03 00 00 00 00 00 00 40 FE 04 00 C0
Registers (integer):
	x0=0x00000000	x1=0x00000000	x2=0x00000000	x3=0x00000000
	x4=0x00000000	x5=0x00000000	x6=0x00000000	x7=0x00000000
	x8=0x00000000	x9=0x00000000	x10=0x00000000	x11=0x00000000
	x12=0x00000000	x13=0x00000000	x14=0x00000000	x15=0x00000000
	x16=0x00000000	x17=0x00000000	x18=0x00000000	x19=0x00000000
	x20=0x00000000	x21=0x00000000	x22=0x00000000	x23=0x00000000
	x24=0x00000000	x25=0x00000000	x26=0x00000000	x27=0x00000000
	x28=0x00000000	x29=0x00000000	x30=0x00000000	x31=0x00000000
Registers (floating point):
	f0=1         	f1=0         	f2=2         	f3=0         
	f4=0         	f5=0         	f6=-1        	f7=0         
	f8=-2.0003   	f9=0         	f10=2         	f11=0         
	f12=-0.0246953	f13=0         	f14=-2.05     	f15=0         
	f16=0         	f17=0         	f18=0         	f19=0         
	f20=0         	f21=0         	f22=0         	f23=0         
	f24=0         	f25=0         	f26=0         	f27=0         
	f28=0         	f29=0         	f30=0         	f31=0         
pc:
	pc	0x00000064
ifid:
	instr	add x0 x0 x24
INT fu:
ADD fu:
MULT fu:
DIV fu:
wb:

SIMULATION COMPLETE!
EXECUTED 51 INSTRUCTIONS IN 172 CYCLES
CPI:  3.37
