// Seed: 2777380938
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  tri id_5, id_6 = {id_1, 1, 1'h0 != id_6, id_1}, id_7 = 1 - id_3, id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri0 id_11;
  module_0(
      id_1, id_6, id_1
  );
  wire id_12;
  always id_11 = 1;
endmodule
