	#HD: Parsing log file "./Synth/ma_ram/create_project.log":


	#HD: Parsing log file "./Synth/ma_ram/ma_ram_generate.log":


	#HD: Parsing log file "./Synth/ma_ram/ma_ram_synth_design.rds":
	CRITICAL WARNING: [Common 17-69] Command failed: HD.CLK_SRC can only be set on clock nets: '<const0>' is not a clock net [/shares/bulk/jianyuchen/capi_development_kit2/alphadata/adv7_capi_1_1_release/Sources/afu/ip_ma_ram/ma_ram_ooc.xdc:57]


	#HD: Parsing log file "./Synth/ma_ram/temp.log":


	#HD: Parsing log file "./Synth/ma_ram/temp.log":


