Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 25 23:48:40 2022
| Host         : Colourful running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.815        0.000                      0                  607        0.038        0.000                      0                  607        1.102        0.000                       0                   369  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
sys_clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_adda_pll       {0.000 15.625}       31.250          32.000          
  clk_out1_video_pll      {0.000 6.737}        13.474          74.219          
    rgb2dvi/U0/SerialClk  {0.000 1.347}        2.695           371.094         
  clk_out2_adda_pll       {0.000 10.000}       20.000          50.000          
  clk_out2_video_pll      {0.000 1.347}        2.695           371.094         
  clkfbout_adda_pll       {0.000 10.000}       20.000          50.000          
  clkfbout_video_pll      {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                     7.000        0.000                       0                     2  
  clk_out1_adda_pll            27.439        0.000                      0                  108        0.158        0.000                      0                  108       15.125        0.000                       0                    57  
  clk_out1_video_pll            8.815        0.000                      0                  396        0.108        0.000                      0                  396        5.883        0.000                       0                   261  
    rgb2dvi/U0/SerialClk                                                                                                                                                    1.224        0.000                       0                     8  
  clk_out2_adda_pll            17.252        0.000                      0                  103        0.038        0.000                      0                  103        9.500        0.000                       0                    33  
  clk_out2_video_pll                                                                                                                                                        1.102        0.000                       0                     2  
  clkfbout_adda_pll                                                                                                                                                        18.408        0.000                       0                     3  
  clkfbout_video_pll                                                                                                                                                       20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_adda_pll
  To Clock:  clk_out1_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack       27.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.439ns  (required time - arrival time)
  Source:                 ad9280_sample/sample_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.694ns (18.894%)  route 2.979ns (81.106%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.020ns = ( 30.230 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.417    -0.510    ad9280_sample/CLK
    SLICE_X58Y65         FDCE                                         r  ad9280_sample/sample_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.379    -0.131 r  ad9280_sample/sample_cnt_reg[4]/Q
                         net (fo=5, routed)           1.285     1.154    ad9280_sample/Q[4]
    SLICE_X58Y65         LUT5 (Prop_lut5_I3_O)        0.105     1.259 r  ad9280_sample/sample_cnt[9]_i_2/O
                         net (fo=6, routed)           0.587     1.847    ad9280_sample/sample_cnt[9]_i_2_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.105     1.952 r  ad9280_sample/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           1.107     3.059    ad9280_sample/FSM_onehot_state[2]_i_5_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I4_O)        0.105     3.164 r  ad9280_sample/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.164    ad9280_sample/FSM_onehot_state[2]_i_1_n_0
    SLICE_X54Y68         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.242    30.230    ad9280_sample/CLK
    SLICE_X54Y68         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.402    30.631    
                         clock uncertainty           -0.101    30.530    
    SLICE_X54Y68         FDCE (Setup_fdce_C_D)        0.072    30.602    ad9280_sample/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         30.602    
                         arrival time                          -3.164    
  -------------------------------------------------------------------
                         slack                                 27.439    

Slack (MET) :             27.452ns  (required time - arrival time)
  Source:                 ad9280_sample/sample_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.694ns (18.940%)  route 2.970ns (81.060%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.020ns = ( 30.230 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.417    -0.510    ad9280_sample/CLK
    SLICE_X58Y65         FDCE                                         r  ad9280_sample/sample_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.379    -0.131 r  ad9280_sample/sample_cnt_reg[4]/Q
                         net (fo=5, routed)           1.285     1.154    ad9280_sample/Q[4]
    SLICE_X58Y65         LUT5 (Prop_lut5_I3_O)        0.105     1.259 r  ad9280_sample/sample_cnt[9]_i_2/O
                         net (fo=6, routed)           0.587     1.847    ad9280_sample/sample_cnt[9]_i_2_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.105     1.952 r  ad9280_sample/FSM_onehot_state[2]_i_5/O
                         net (fo=2, routed)           1.098     3.050    ad9280_sample/FSM_onehot_state[2]_i_5_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I3_O)        0.105     3.155 r  ad9280_sample/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.155    ad9280_sample/FSM_onehot_state[1]_i_1_n_0
    SLICE_X54Y68         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.242    30.230    ad9280_sample/CLK
    SLICE_X54Y68         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.402    30.631    
                         clock uncertainty           -0.101    30.530    
    SLICE_X54Y68         FDCE (Setup_fdce_C_D)        0.076    30.606    ad9280_sample/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         30.606    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 27.452    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 ad9280_sample/sample_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/sample_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.878ns (23.738%)  route 2.821ns (76.262%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 30.300 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.417    -0.510    ad9280_sample/CLK
    SLICE_X58Y65         FDCE                                         r  ad9280_sample/sample_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.379    -0.131 r  ad9280_sample/sample_cnt_reg[4]/Q
                         net (fo=5, routed)           1.285     1.154    ad9280_sample/Q[4]
    SLICE_X58Y65         LUT5 (Prop_lut5_I3_O)        0.105     1.259 r  ad9280_sample/sample_cnt[9]_i_2/O
                         net (fo=6, routed)           0.869     2.129    ad9280_sample/sample_cnt[9]_i_2_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I3_O)        0.119     2.248 r  ad9280_sample/sample_cnt[10]_i_3/O
                         net (fo=1, routed)           0.667     2.914    ad9280_sample/sample_cnt[10]_i_3_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.275     3.189 r  ad9280_sample/sample_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     3.189    ad9280_sample/sample_cnt__0[10]
    SLICE_X58Y63         FDCE                                         r  ad9280_sample/sample_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.312    30.300    ad9280_sample/CLK
    SLICE_X58Y63         FDCE                                         r  ad9280_sample/sample_cnt_reg[10]/C
                         clock pessimism              0.417    30.716    
                         clock uncertainty           -0.101    30.615    
    SLICE_X58Y63         FDCE (Setup_fdce_C_D)        0.030    30.645    ad9280_sample/sample_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         30.645    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.754ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 2.094ns (60.583%)  route 1.362ns (39.417%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 30.232 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.355    -0.572    ad9280_sample/CLK
    SLICE_X54Y64         FDCE                                         r  ad9280_sample/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.433    -0.139 r  ad9280_sample/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.516     0.378    ad9280_sample/wait_cnt[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     0.923 r  ad9280_sample/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.923    ad9280_sample/wait_cnt0_carry_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.021 r  ad9280_sample/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.021    ad9280_sample/wait_cnt0_carry__0_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.119 r  ad9280_sample/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.119    ad9280_sample/wait_cnt0_carry__1_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.217 r  ad9280_sample/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.217    ad9280_sample/wait_cnt0_carry__2_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.315 r  ad9280_sample/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.315    ad9280_sample/wait_cnt0_carry__3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.413 r  ad9280_sample/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.413    ad9280_sample/wait_cnt0_carry__4_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.511 r  ad9280_sample/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.511    ad9280_sample/wait_cnt0_carry__5_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.776 r  ad9280_sample/wait_cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.846     2.622    ad9280_sample/wait_cnt0_carry__6_n_6
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.263     2.885 r  ad9280_sample/wait_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     2.885    ad9280_sample/wait_cnt__0[30]
    SLICE_X56Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.244    30.232    ad9280_sample/CLK
    SLICE_X56Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[30]/C
                         clock pessimism              0.402    30.633    
                         clock uncertainty           -0.101    30.532    
    SLICE_X56Y65         FDCE (Setup_fdce_C_D)        0.106    30.638    ad9280_sample/wait_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         30.638    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                 27.754    

Slack (MET) :             27.808ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.983ns (58.496%)  route 1.407ns (41.504%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 30.232 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.355    -0.572    ad9280_sample/CLK
    SLICE_X54Y64         FDCE                                         r  ad9280_sample/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.433    -0.139 r  ad9280_sample/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.516     0.378    ad9280_sample/wait_cnt[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     0.923 r  ad9280_sample/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.923    ad9280_sample/wait_cnt0_carry_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.021 r  ad9280_sample/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.021    ad9280_sample/wait_cnt0_carry__0_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.119 r  ad9280_sample/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.119    ad9280_sample/wait_cnt0_carry__1_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.217 r  ad9280_sample/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.217    ad9280_sample/wait_cnt0_carry__2_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.315 r  ad9280_sample/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.315    ad9280_sample/wait_cnt0_carry__3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.413 r  ad9280_sample/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.413    ad9280_sample/wait_cnt0_carry__4_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.678 r  ad9280_sample/wait_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.891     2.568    ad9280_sample/wait_cnt0_carry__5_n_6
    SLICE_X54Y65         LUT3 (Prop_lut3_I0_O)        0.250     2.818 r  ad9280_sample/wait_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     2.818    ad9280_sample/wait_cnt__0[26]
    SLICE_X54Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.244    30.232    ad9280_sample/CLK
    SLICE_X54Y65         FDCE                                         r  ad9280_sample/wait_cnt_reg[26]/C
                         clock pessimism              0.420    30.651    
                         clock uncertainty           -0.101    30.550    
    SLICE_X54Y65         FDCE (Setup_fdce_C_D)        0.076    30.626    ad9280_sample/wait_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         30.626    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 27.808    

Slack (MET) :             27.808ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.840ns (24.942%)  route 2.528ns (75.058%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 30.232 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.355    -0.572    ad9280_sample/CLK
    SLICE_X54Y64         FDCE                                         r  ad9280_sample/wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.398    -0.174 r  ad9280_sample/wait_cnt_reg[4]/Q
                         net (fo=2, routed)           0.596     0.422    ad9280_sample/wait_cnt[4]
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.232     0.654 f  ad9280_sample/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.902     1.556    ad9280_sample/FSM_onehot_state[2]_i_7_n_0
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.105     1.661 f  ad9280_sample/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          1.030     2.691    ad9280_sample/FSM_onehot_state[2]_i_4_n_0
    SLICE_X56Y66         LUT3 (Prop_lut3_I2_O)        0.105     2.796 r  ad9280_sample/wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.796    ad9280_sample/wait_cnt__0[0]
    SLICE_X56Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.244    30.232    ad9280_sample/CLK
    SLICE_X56Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[0]/C
                         clock pessimism              0.402    30.633    
                         clock uncertainty           -0.101    30.532    
    SLICE_X56Y66         FDCE (Setup_fdce_C_D)        0.072    30.604    ad9280_sample/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         30.604    
                         arrival time                          -2.796    
  -------------------------------------------------------------------
                         slack                                 27.808    

Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.840ns (24.986%)  route 2.522ns (75.014%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 30.232 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.355    -0.572    ad9280_sample/CLK
    SLICE_X54Y64         FDCE                                         r  ad9280_sample/wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.398    -0.174 r  ad9280_sample/wait_cnt_reg[4]/Q
                         net (fo=2, routed)           0.596     0.422    ad9280_sample/wait_cnt[4]
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.232     0.654 f  ad9280_sample/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.902     1.556    ad9280_sample/FSM_onehot_state[2]_i_7_n_0
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.105     1.661 f  ad9280_sample/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          1.024     2.685    ad9280_sample/FSM_onehot_state[2]_i_4_n_0
    SLICE_X56Y66         LUT3 (Prop_lut3_I2_O)        0.105     2.790 r  ad9280_sample/wait_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.790    ad9280_sample/wait_cnt__0[10]
    SLICE_X56Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.244    30.232    ad9280_sample/CLK
    SLICE_X56Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[10]/C
                         clock pessimism              0.402    30.633    
                         clock uncertainty           -0.101    30.532    
    SLICE_X56Y66         FDCE (Setup_fdce_C_D)        0.076    30.608    ad9280_sample/wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         30.608    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                 27.818    

Slack (MET) :             27.826ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 2.039ns (59.931%)  route 1.363ns (40.069%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 30.232 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.355    -0.572    ad9280_sample/CLK
    SLICE_X54Y64         FDCE                                         r  ad9280_sample/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.433    -0.139 r  ad9280_sample/wait_cnt_reg[1]/Q
                         net (fo=2, routed)           0.516     0.378    ad9280_sample/wait_cnt[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     0.923 r  ad9280_sample/wait_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.923    ad9280_sample/wait_cnt0_carry_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.021 r  ad9280_sample/wait_cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.021    ad9280_sample/wait_cnt0_carry__0_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.119 r  ad9280_sample/wait_cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.119    ad9280_sample/wait_cnt0_carry__1_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.217 r  ad9280_sample/wait_cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.217    ad9280_sample/wait_cnt0_carry__2_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.315 r  ad9280_sample/wait_cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.315    ad9280_sample/wait_cnt0_carry__3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.413 r  ad9280_sample/wait_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.413    ad9280_sample/wait_cnt0_carry__4_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.511 r  ad9280_sample/wait_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.511    ad9280_sample/wait_cnt0_carry__5_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.711 r  ad9280_sample/wait_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.847     2.558    ad9280_sample/wait_cnt0_carry__6_n_5
    SLICE_X54Y66         LUT3 (Prop_lut3_I0_O)        0.273     2.831 r  ad9280_sample/wait_cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     2.831    ad9280_sample/wait_cnt__0[31]
    SLICE_X54Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.244    30.232    ad9280_sample/CLK
    SLICE_X54Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[31]/C
                         clock pessimism              0.420    30.651    
                         clock uncertainty           -0.101    30.550    
    SLICE_X54Y66         FDCE (Setup_fdce_C_D)        0.106    30.656    ad9280_sample/wait_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         30.656    
                         arrival time                          -2.831    
  -------------------------------------------------------------------
                         slack                                 27.826    

Slack (MET) :             27.832ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.850ns (25.164%)  route 2.528ns (74.836%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 30.232 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.355    -0.572    ad9280_sample/CLK
    SLICE_X54Y64         FDCE                                         r  ad9280_sample/wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.398    -0.174 r  ad9280_sample/wait_cnt_reg[4]/Q
                         net (fo=2, routed)           0.596     0.422    ad9280_sample/wait_cnt[4]
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.232     0.654 f  ad9280_sample/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.902     1.556    ad9280_sample/FSM_onehot_state[2]_i_7_n_0
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.105     1.661 f  ad9280_sample/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          1.030     2.691    ad9280_sample/FSM_onehot_state[2]_i_4_n_0
    SLICE_X56Y66         LUT3 (Prop_lut3_I2_O)        0.115     2.806 r  ad9280_sample/wait_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     2.806    ad9280_sample/wait_cnt__0[20]
    SLICE_X56Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.244    30.232    ad9280_sample/CLK
    SLICE_X56Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[20]/C
                         clock pessimism              0.402    30.633    
                         clock uncertainty           -0.101    30.532    
    SLICE_X56Y66         FDCE (Setup_fdce_C_D)        0.106    30.638    ad9280_sample/wait_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         30.638    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                 27.832    

Slack (MET) :             27.837ns  (required time - arrival time)
  Source:                 ad9280_sample/wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.851ns (25.231%)  route 2.522ns (74.769%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.018ns = ( 30.232 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.355    -0.572    ad9280_sample/CLK
    SLICE_X54Y64         FDCE                                         r  ad9280_sample/wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.398    -0.174 r  ad9280_sample/wait_cnt_reg[4]/Q
                         net (fo=2, routed)           0.596     0.422    ad9280_sample/wait_cnt[4]
    SLICE_X56Y66         LUT6 (Prop_lut6_I0_O)        0.232     0.654 f  ad9280_sample/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.902     1.556    ad9280_sample/FSM_onehot_state[2]_i_7_n_0
    SLICE_X54Y65         LUT5 (Prop_lut5_I0_O)        0.105     1.661 f  ad9280_sample/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          1.024     2.685    ad9280_sample/FSM_onehot_state[2]_i_4_n_0
    SLICE_X56Y66         LUT3 (Prop_lut3_I2_O)        0.116     2.801 r  ad9280_sample/wait_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     2.801    ad9280_sample/wait_cnt__0[28]
    SLICE_X56Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    Y18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    32.611 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    33.614    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    27.553 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    28.911    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    28.988 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          1.244    30.232    ad9280_sample/CLK
    SLICE_X56Y66         FDCE                                         r  ad9280_sample/wait_cnt_reg[28]/C
                         clock pessimism              0.402    30.633    
                         clock uncertainty           -0.101    30.532    
    SLICE_X56Y66         FDCE (Setup_fdce_C_D)        0.106    30.638    ad9280_sample/wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         30.638    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 27.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 ad9280_sample/adc_data_d0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.676%)  route 0.388ns (73.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.556    -0.588    ad9280_sample/CLK
    SLICE_X55Y69         FDCE                                         r  ad9280_sample/adc_data_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  ad9280_sample/adc_data_d0_reg[7]/Q
                         net (fo=1, routed)           0.388    -0.060    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.787    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.513    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.217    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ad9280_sample/adc_data_d0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.164ns (30.709%)  route 0.370ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.554    -0.590    ad9280_sample/CLK
    SLICE_X54Y72         FDCE                                         r  ad9280_sample/adc_data_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDCE (Prop_fdce_C_Q)         0.164    -0.426 r  ad9280_sample/adc_data_d0_reg[2]/Q
                         net (fo=1, routed)           0.370    -0.056    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.787    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.513    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.217    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ad9280_sample/sample_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/sample_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.910%)  route 0.101ns (35.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.556    ad9280_sample/CLK
    SLICE_X59Y64         FDCE                                         r  ad9280_sample/sample_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  ad9280_sample/sample_cnt_reg[8]/Q
                         net (fo=6, routed)           0.101    -0.315    ad9280_sample/Q[8]
    SLICE_X58Y64         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  ad9280_sample/sample_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    ad9280_sample/sample_cnt__0[9]
    SLICE_X58Y64         FDCE                                         r  ad9280_sample/sample_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.794    ad9280_sample/CLK
    SLICE_X58Y64         FDCE                                         r  ad9280_sample/sample_cnt_reg[9]/C
                         clock pessimism              0.251    -0.543    
    SLICE_X58Y64         FDCE (Hold_fdce_C_D)         0.092    -0.451    ad9280_sample/sample_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ad9280_sample/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.246ns (78.539%)  route 0.067ns (21.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.587    ad9280_sample/CLK
    SLICE_X54Y68         FDPE                                         r  ad9280_sample/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.148    -0.439 r  ad9280_sample/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.372    ad9280_sample/state__0[0]
    SLICE_X54Y68         LUT6 (Prop_lut6_I4_O)        0.098    -0.274 r  ad9280_sample/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    ad9280_sample/FSM_onehot_state[1]_i_1_n_0
    SLICE_X54Y68         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.825    ad9280_sample/CLK
    SLICE_X54Y68         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X54Y68         FDCE (Hold_fdce_C_D)         0.121    -0.466    ad9280_sample/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ad9280_sample/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.246ns (78.041%)  route 0.069ns (21.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.587    ad9280_sample/CLK
    SLICE_X54Y68         FDPE                                         r  ad9280_sample/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDPE (Prop_fdpe_C_Q)         0.148    -0.439 r  ad9280_sample/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.370    ad9280_sample/state__0[0]
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.098    -0.272 r  ad9280_sample/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    ad9280_sample/FSM_onehot_state[2]_i_1_n_0
    SLICE_X54Y68         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.825    -0.825    ad9280_sample/CLK
    SLICE_X54Y68         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X54Y68         FDCE (Hold_fdce_C_D)         0.120    -0.467    ad9280_sample/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ad9280_sample/adc_data_d0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.847%)  route 0.450ns (76.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.556    -0.588    ad9280_sample/CLK
    SLICE_X55Y69         FDCE                                         r  ad9280_sample/adc_data_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  ad9280_sample/adc_data_d0_reg[0]/Q
                         net (fo=1, routed)           0.450     0.003    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.787    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.513    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.217    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ad9280_sample/adc_data_d0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.635%)  route 0.456ns (76.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.556    -0.588    ad9280_sample/CLK
    SLICE_X55Y69         FDCE                                         r  ad9280_sample/adc_data_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  ad9280_sample/adc_data_d0_reg[6]/Q
                         net (fo=1, routed)           0.456     0.008    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.787    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.513    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.217    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ad9280_sample/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.242%)  route 0.234ns (58.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.557    -0.587    ad9280_sample/CLK
    SLICE_X54Y68         FDCE                                         r  ad9280_sample/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.423 r  ad9280_sample/FSM_onehot_state_reg[1]/Q
                         net (fo=15, routed)          0.234    -0.190    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.787    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.513    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.417    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ad9280_sample/sample_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.604%)  route 0.320ns (69.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.556    ad9280_sample/CLK
    SLICE_X58Y65         FDCE                                         r  ad9280_sample/sample_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  ad9280_sample/sample_cnt_reg[5]/Q
                         net (fo=9, routed)           0.320    -0.095    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.864    -0.787    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.273    -0.513    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.330    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ad9280_sample/sample_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ad9280_sample/sample_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.417%)  route 0.150ns (44.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.588    -0.556    ad9280_sample/CLK
    SLICE_X59Y64         FDCE                                         r  ad9280_sample/sample_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  ad9280_sample/sample_cnt_reg[6]/Q
                         net (fo=8, routed)           0.150    -0.266    ad9280_sample/Q[6]
    SLICE_X59Y64         LUT6 (Prop_lut6_I4_O)        0.045    -0.221 r  ad9280_sample/sample_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    ad9280_sample/sample_cnt__0[8]
    SLICE_X59Y64         FDCE                                         r  ad9280_sample/sample_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout1_buf/O
                         net (fo=56, routed)          0.856    -0.794    ad9280_sample/CLK
    SLICE_X59Y64         FDCE                                         r  ad9280_sample/sample_cnt_reg[8]/C
                         clock pessimism              0.238    -0.556    
    SLICE_X59Y64         FDCE (Hold_fdce_C_D)         0.092    -0.464    ad9280_sample/sample_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_adda_pll
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { adda_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         31.250      29.080     RAMB18_X2Y26     wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         31.250      29.658     BUFGCTRL_X0Y0    adda_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         31.250      30.001     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         31.250      30.250     SLICE_X54Y68     ad9280_sample/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X54Y68     ad9280_sample/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X54Y68     ad9280_sample/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X55Y69     ad9280_sample/adc_data_d0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X55Y66     ad9280_sample/adc_data_d0_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X54Y72     ad9280_sample/adc_data_d0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X55Y66     ad9280_sample/adc_data_d0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.250      182.110    MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X58Y63     ad9280_sample/sample_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X58Y65     ad9280_sample/sample_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X58Y65     ad9280_sample/sample_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X58Y65     ad9280_sample/sample_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X58Y65     ad9280_sample/sample_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y64     ad9280_sample/wait_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y64     ad9280_sample/wait_cnt_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y64     ad9280_sample/wait_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y64     ad9280_sample/wait_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y64     ad9280_sample/wait_cnt_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X54Y68     ad9280_sample/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y68     ad9280_sample/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y68     ad9280_sample/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X55Y69     ad9280_sample/adc_data_d0_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y72     ad9280_sample/adc_data_d0_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y72     ad9280_sample/adc_data_d0_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y72     ad9280_sample/adc_data_d0_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y72     ad9280_sample/adc_data_d0_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X54Y68     ad9280_sample/adc_data_d0_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X55Y69     ad9280_sample/adc_data_d0_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/v_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 2.792ns (62.802%)  route 1.654ns (37.198%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 12.622 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.389    -0.431    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.694 r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.918     2.611    wav_display/timing_gen_xy/doutb[5]
    SLICE_X58Y66         LUT6 (Prop_lut6_I3_O)        0.105     2.716 r  wav_display/timing_gen_xy/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.716    wav_display/timing_gen_xy_n_10
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.173 f  wav_display/v_data1_carry/CO[3]
                         net (fo=4, routed)           0.736     3.909    wav_display/timing_gen_xy/CO[0]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.105     4.014 r  wav_display/timing_gen_xy/v_data[15]_i_1/O
                         net (fo=1, routed)           0.000     4.014    wav_display/p_0_in__0[15]
    SLICE_X63Y66         FDRE                                         r  wav_display/v_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.309    12.622    wav_display/i_data_d1_reg[22]
    SLICE_X63Y66         FDRE                                         r  wav_display/v_data_reg[15]/C
                         clock pessimism              0.406    13.028    
                         clock uncertainty           -0.230    12.798    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)        0.032    12.830    wav_display/v_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/v_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 2.792ns (62.884%)  route 1.648ns (37.116%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 12.622 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.389    -0.431    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.694 r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.918     2.611    wav_display/timing_gen_xy/doutb[5]
    SLICE_X58Y66         LUT6 (Prop_lut6_I3_O)        0.105     2.716 r  wav_display/timing_gen_xy/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.716    wav_display/timing_gen_xy_n_10
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.173 f  wav_display/v_data1_carry/CO[3]
                         net (fo=4, routed)           0.730     3.904    wav_display/timing_gen_xy/CO[0]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.105     4.009 r  wav_display/timing_gen_xy/v_data[14]_i_1/O
                         net (fo=1, routed)           0.000     4.009    wav_display/p_0_in__0[14]
    SLICE_X63Y66         FDRE                                         r  wav_display/v_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.309    12.622    wav_display/i_data_d1_reg[22]
    SLICE_X63Y66         FDRE                                         r  wav_display/v_data_reg[14]/C
                         clock pessimism              0.406    13.028    
                         clock uncertainty           -0.230    12.798    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)        0.030    12.828    wav_display/v_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/v_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 2.813ns (63.059%)  route 1.648ns (36.941%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 12.622 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.389    -0.431    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.694 r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.918     2.611    wav_display/timing_gen_xy/doutb[5]
    SLICE_X58Y66         LUT6 (Prop_lut6_I3_O)        0.105     2.716 r  wav_display/timing_gen_xy/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.716    wav_display/timing_gen_xy_n_10
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.173 r  wav_display/v_data1_carry/CO[3]
                         net (fo=4, routed)           0.730     3.904    wav_display/timing_gen_xy/CO[0]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.126     4.030 r  wav_display/timing_gen_xy/v_data[22]_i_1/O
                         net (fo=1, routed)           0.000     4.030    wav_display/p_0_in__0[22]
    SLICE_X63Y66         FDRE                                         r  wav_display/v_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.309    12.622    wav_display/i_data_d1_reg[22]
    SLICE_X63Y66         FDRE                                         r  wav_display/v_data_reg[22]/C
                         clock pessimism              0.406    13.028    
                         clock uncertainty           -0.230    12.798    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)        0.069    12.867    wav_display/v_data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/v_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 2.795ns (62.827%)  route 1.654ns (37.173%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 12.622 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.389    -0.431    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y26         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.694 r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           0.918     2.611    wav_display/timing_gen_xy/doutb[5]
    SLICE_X58Y66         LUT6 (Prop_lut6_I3_O)        0.105     2.716 r  wav_display/timing_gen_xy/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.716    wav_display/timing_gen_xy_n_10
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.173 r  wav_display/v_data1_carry/CO[3]
                         net (fo=4, routed)           0.736     3.909    wav_display/timing_gen_xy/CO[0]
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.108     4.017 r  wav_display/timing_gen_xy/v_data[23]_i_1/O
                         net (fo=1, routed)           0.000     4.017    wav_display/p_0_in__0[23]
    SLICE_X63Y66         FDRE                                         r  wav_display/v_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.309    12.622    wav_display/i_data_d1_reg[22]
    SLICE_X63Y66         FDRE                                         r  wav_display/v_data_reg[23]/C
                         clock pessimism              0.406    13.028    
                         clock uncertainty           -0.230    12.798    
    SLICE_X63Y66         FDRE (Setup_fdre_C_D)        0.069    12.867    wav_display/v_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.867    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.872ns (24.612%)  route 2.671ns (75.388%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 12.622 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.416    -0.404    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X62Y65         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.379    -0.025 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.966     0.941    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X63Y65         LUT5 (Prop_lut5_I3_O)        0.114     1.055 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.603     1.658    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X65Y65         LUT3 (Prop_lut3_I0_O)        0.274     1.932 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1/O
                         net (fo=7, routed)           0.615     2.547    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__1_n_0
    SLICE_X63Y65         LUT4 (Prop_lut4_I3_O)        0.105     2.652 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__1/O
                         net (fo=1, routed)           0.487     3.139    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__1_n_0
    SLICE_X62Y65         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.309    12.622    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X62Y65         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.448    13.070    
                         clock uncertainty           -0.230    12.840    
    SLICE_X62Y65         FDRE (Setup_fdre_C_D)       -0.047    12.793    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.790ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.935ns (29.085%)  route 2.280ns (70.915%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns = ( 12.620 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.414    -0.406    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y67         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.398    -0.008 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=7, routed)           1.084     1.076    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X63Y67         LUT5 (Prop_lut5_I1_O)        0.249     1.325 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.687     2.013    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I0_O)        0.288     2.301 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[5]_i_1__1/O
                         net (fo=1, routed)           0.508     2.809    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[5]_i_1__1_n_0
    SLICE_X62Y68         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.307    12.620    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X62Y68         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                         clock pessimism              0.422    13.042    
                         clock uncertainty           -0.230    12.812    
    SLICE_X62Y68         FDRE (Setup_fdre_C_D)       -0.213    12.599    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                  9.790    

Slack (MET) :             9.795ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.026ns (29.138%)  route 2.495ns (70.862%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.853ns = ( 12.621 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.414    -0.406    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y67         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.398    -0.008 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=7, routed)           1.084     1.076    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X63Y67         LUT5 (Prop_lut5_I1_O)        0.249     1.325 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.687     2.013    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X62Y68         LUT4 (Prop_lut4_I0_O)        0.274     2.286 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1/O
                         net (fo=6, routed)           0.724     3.010    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.105     3.115 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.115    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__1_n_0
    SLICE_X64Y67         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.308    12.621    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y67         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                         clock pessimism              0.447    13.068    
                         clock uncertainty           -0.230    12.838    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)        0.072    12.910    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.910    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                  9.795    

Slack (MET) :             9.808ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.026ns (29.213%)  route 2.486ns (70.787%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.853ns = ( 12.621 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.414    -0.406    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y67         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.398    -0.008 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=7, routed)           1.084     1.076    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X63Y67         LUT5 (Prop_lut5_I1_O)        0.249     1.325 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1/O
                         net (fo=7, routed)           0.687     2.013    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1_n_0
    SLICE_X62Y68         LUT4 (Prop_lut4_I0_O)        0.274     2.286 f  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1/O
                         net (fo=6, routed)           0.715     3.001    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[3]_i_3__1_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.105     3.106 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.106    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2[3]_i_1__1_n_0
    SLICE_X64Y67         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.308    12.621    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y67         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]/C
                         clock pessimism              0.447    13.068    
                         clock uncertainty           -0.230    12.838    
    SLICE_X64Y67         FDRE (Setup_fdre_C_D)        0.076    12.914    rgb2dvi/U0/DataEncoders[2].DataEncoder/n0q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -3.106    
  -------------------------------------------------------------------
                         slack                                  9.808    

Slack (MET) :             9.814ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.920ns (26.772%)  route 2.516ns (73.228%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 12.624 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.417    -0.403    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X64Y64         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.433     0.030 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=11, routed)          1.073     1.103    rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.208 f  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_9__0/O
                         net (fo=4, routed)           0.786     1.994    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_9__0_n_0
    SLICE_X62Y62         LUT5 (Prop_lut5_I1_O)        0.115     2.109 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0/O
                         net (fo=1, routed)           0.657     2.766    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_3__0_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I1_O)        0.267     3.033 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.033    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X62Y63         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.311    12.624    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X62Y63         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.422    13.046    
                         clock uncertainty           -0.230    12.816    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)        0.032    12.848    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  9.814    

Slack (MET) :             9.871ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.748ns (22.146%)  route 2.630ns (77.854%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns = ( 12.624 - 13.474 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.582    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.326 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -1.901    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.820 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.417    -0.403    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X64Y64         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.433     0.030 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=11, routed)          1.073     1.103    rgb2dvi/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.105     1.208 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_9__0/O
                         net (fo=4, routed)           0.786     1.994    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_9__0_n_0
    SLICE_X62Y62         LUT2 (Prop_lut2_I1_O)        0.105     2.099 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_2__1/O
                         net (fo=1, routed)           0.770     2.869    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_2__1_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I0_O)        0.105     2.974 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.974    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X62Y63         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    Y18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    14.835 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.090    15.924    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046     9.879 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    11.236    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.313 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         1.311    12.624    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X62Y63         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.422    13.046    
                         clock uncertainty           -0.230    12.816    
    SLICE_X62Y63         FDRE (Setup_fdre_C_D)        0.030    12.846    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  9.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 color_bar/hs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/timing_gen_xy/hs_d0_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.577    -0.531    color_bar/clk_out1
    SLICE_X59Y75         FDCE                                         r  color_bar/hs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  color_bar/hs_reg_d0_reg/Q
                         net (fo=1, routed)           0.098    -0.293    wav_display/timing_gen_xy/hs_reg_d0
    SLICE_X60Y76         SRL16E                                       r  wav_display/timing_gen_xy/hs_d0_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.845    -0.765    wav_display/timing_gen_xy/i_data_d1_reg[22]_0
    SLICE_X60Y76         SRL16E                                       r  wav_display/timing_gen_xy/hs_d0_reg_srl3/CLK
                         clock pessimism              0.248    -0.517    
    SLICE_X60Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.400    wav_display/timing_gen_xy/hs_d0_reg_srl3
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.581    -0.527    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y71         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDPE (Prop_fdpe_C_Q)         0.141    -0.386 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.331    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y71         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.850    -0.760    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y71         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.527    
    SLICE_X65Y71         FDPE (Hold_fdpe_C_D)         0.075    -0.452    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.832%)  route 0.101ns (35.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.587    -0.521    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y65         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.101    -0.279    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X64Y65         LUT5 (Prop_lut5_I4_O)        0.045    -0.234 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X64Y65         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.855    -0.754    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X64Y65         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.246    -0.508    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.121    -0.387    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 color_bar/video_active_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            grid_display/timing_gen_xy/de_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.554    -0.554    color_bar/clk_out1
    SLICE_X57Y72         FDCE                                         r  color_bar/video_active_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  color_bar/video_active_d0_reg/Q
                         net (fo=1, routed)           0.108    -0.305    grid_display/timing_gen_xy/video_active_d0
    SLICE_X57Y71         FDRE                                         r  grid_display/timing_gen_xy/de_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.821    -0.789    grid_display/timing_gen_xy/clk_out1
    SLICE_X57Y71         FDRE                                         r  grid_display/timing_gen_xy/de_d0_reg/C
                         clock pessimism              0.249    -0.540    
    SLICE_X57Y71         FDRE (Hold_fdre_C_D)         0.070    -0.470    grid_display/timing_gen_xy/de_d0_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 wav_display/rdaddress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.327%)  route 0.258ns (64.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.583    -0.525    wav_display/i_data_d1_reg[22]
    SLICE_X58Y68         FDRE                                         r  wav_display/rdaddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  wav_display/rdaddress_reg[3]/Q
                         net (fo=5, routed)           0.258    -0.126    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.864    -0.746    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.478    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.295    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 wav_display/rdaddress_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.225%)  route 0.259ns (64.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.583    -0.525    wav_display/i_data_d1_reg[22]
    SLICE_X58Y68         FDRE                                         r  wav_display/rdaddress_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  wav_display/rdaddress_reg[5]/Q
                         net (fo=3, routed)           0.259    -0.125    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.864    -0.746    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y26         RAMB18E1                                     r  wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.268    -0.478    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.295    wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 grid_display/timing_gen_xy/de_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            wav_display/timing_gen_xy/de_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.019%)  route 0.120ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.583    -0.525    grid_display/timing_gen_xy/clk_out1
    SLICE_X59Y68         FDRE                                         r  grid_display/timing_gen_xy/de_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  grid_display/timing_gen_xy/de_d1_reg/Q
                         net (fo=3, routed)           0.120    -0.264    wav_display/timing_gen_xy/grid_de
    SLICE_X59Y67         FDRE                                         r  wav_display/timing_gen_xy/de_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.852    -0.758    wav_display/timing_gen_xy/i_data_d1_reg[22]_0
    SLICE_X59Y67         FDRE                                         r  wav_display/timing_gen_xy/de_d0_reg/C
                         clock pessimism              0.248    -0.510    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.070    -0.440    wav_display/timing_gen_xy/de_d0_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 wav_display/v_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.586    -0.522    wav_display/i_data_d1_reg[22]
    SLICE_X63Y66         FDRE                                         r  wav_display/v_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  wav_display/v_data_reg[14]/Q
                         net (fo=17, routed)          0.129    -0.252    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X65Y65         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.855    -0.754    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y65         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.247    -0.507    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.075    -0.432    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 wav_display/v_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.082%)  route 0.141ns (49.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.586    -0.522    wav_display/i_data_d1_reg[22]
    SLICE_X63Y66         FDRE                                         r  wav_display/v_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  wav_display/v_data_reg[14]/Q
                         net (fo=17, routed)          0.141    -0.241    rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X63Y65         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.855    -0.754    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X63Y65         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.247    -0.507    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.075    -0.432    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.199%)  route 0.117ns (35.801%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.736    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.623 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.134    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.108 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.582    -0.526    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y70         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.117    -0.246    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X64Y71         LUT5 (Prop_lut5_I1_O)        0.045    -0.201 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.201    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X64Y71         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.969    video_pll/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.172 r  video_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.639    video_pll/inst/clk_out1_video_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.610 r  video_pll/inst/clkout1_buf/O
                         net (fo=259, routed)         0.850    -0.760    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y71         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.247    -0.513    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.121    -0.392    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { video_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.474      11.304     RAMB18_X2Y26     wav_display/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.474      11.881     BUFGCTRL_X0Y16   video_pll/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y68     rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y67     rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y72     rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y71     rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y74     rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y73     rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y64     rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y63     rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y67     wav_display/timing_gen_xy/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y67     wav_display/timing_gen_xy/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y67     wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y67     wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y76     wav_display/timing_gen_xy/hs_d0_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y76     wav_display/timing_gen_xy/hs_d0_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X59Y71     grid_display/timing_gen_xy/vs_d0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.737       6.237      SLICE_X59Y71     grid_display/timing_gen_xy/vs_d1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X58Y71     grid_display/timing_gen_xy/y_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X58Y71     grid_display/timing_gen_xy/y_cnt_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y76     wav_display/timing_gen_xy/hs_d0_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y76     wav_display/timing_gen_xy/hs_d0_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y67     wav_display/timing_gen_xy/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y67     wav_display/timing_gen_xy/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y67     wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X60Y67     wav_display/timing_gen_xy/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X55Y72     color_bar/h_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X55Y72     color_bar/h_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X55Y72     color_bar/h_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.737       6.237      SLICE_X55Y73     color_bar/h_cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgb2dvi/U0/SerialClk
  To Clock:  rgb2dvi/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgb2dvi/U0/SerialClk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { rgb2dvi/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y68  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y67  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y72  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y71  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y74  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y73  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y64  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y63  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_adda_pll
  To Clock:  clk_out2_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack       17.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.252ns  (required time - arrival time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_adda_pll rise@20.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.433ns (22.435%)  route 1.497ns (77.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.522    -0.405    ad9708_clk_OBUF
    SLICE_X8Y104         FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.433     0.028 r  rom_addr_reg[2]/Q
                         net (fo=8, routed)           1.497     1.525    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    22.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.281    19.019    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343    19.361    
                         clock uncertainty           -0.094    19.267    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490    18.777    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                 17.252    

Slack (MET) :             17.265ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_adda_pll rise@20.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.433ns (22.584%)  route 1.484ns (77.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.522    -0.405    ad9708_clk_OBUF
    SLICE_X8Y104         FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.433     0.028 r  rom_addr_reg[3]/Q
                         net (fo=8, routed)           1.484     1.512    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    22.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.281    19.019    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343    19.361    
                         clock uncertainty           -0.094    19.267    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    18.777    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                 17.265    

Slack (MET) :             17.304ns  (required time - arrival time)
  Source:                 rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_adda_pll rise@20.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.433ns (21.849%)  route 1.549ns (78.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.521    -0.406    ad9708_clk_OBUF
    SLICE_X8Y107         FDRE                                         r  rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.433     0.027 r  rom_addr_reg[12]/Q
                         net (fo=10, routed)          1.549     1.576    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    22.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.281    19.019    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343    19.361    
                         clock uncertainty           -0.094    19.267    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.880    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                 17.304    

Slack (MET) :             17.366ns  (required time - arrival time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_adda_pll rise@20.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.433ns (23.853%)  route 1.382ns (76.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.522    -0.405    ad9708_clk_OBUF
    SLICE_X8Y105         FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.433     0.028 r  rom_addr_reg[4]/Q
                         net (fo=8, routed)           1.382     1.411    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    22.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.281    19.019    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343    19.361    
                         clock uncertainty           -0.094    19.267    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    18.777    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 17.366    

Slack (MET) :             17.373ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_adda_pll rise@20.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.433ns (23.938%)  route 1.376ns (76.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.522    -0.405    ad9708_clk_OBUF
    SLICE_X8Y105         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.433     0.028 r  rom_addr_reg[6]/Q
                         net (fo=7, routed)           1.376     1.404    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    22.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.281    19.019    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343    19.361    
                         clock uncertainty           -0.094    19.267    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    18.777    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                 17.373    

Slack (MET) :             17.375ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_adda_pll rise@20.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.433ns (23.962%)  route 1.374ns (76.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.522    -0.405    ad9708_clk_OBUF
    SLICE_X8Y104         FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.433     0.028 r  rom_addr_reg[1]/Q
                         net (fo=8, routed)           1.374     1.402    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    22.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.281    19.019    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343    19.361    
                         clock uncertainty           -0.094    19.267    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.490    18.777    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                 17.375    

Slack (MET) :             17.384ns  (required time - arrival time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_adda_pll rise@20.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.433ns (24.089%)  route 1.365ns (75.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.522    -0.405    ad9708_clk_OBUF
    SLICE_X8Y105         FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.433     0.028 r  rom_addr_reg[5]/Q
                         net (fo=8, routed)           1.365     1.393    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    22.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.281    19.019    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343    19.361    
                         clock uncertainty           -0.094    19.267    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    18.777    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                 17.384    

Slack (MET) :             17.384ns  (required time - arrival time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_adda_pll rise@20.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.433ns (24.091%)  route 1.364ns (75.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.522    -0.405    ad9708_clk_OBUF
    SLICE_X8Y105         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.433     0.028 r  rom_addr_reg[7]/Q
                         net (fo=7, routed)           1.364     1.393    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    22.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.281    19.019    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343    19.361    
                         clock uncertainty           -0.094    19.267    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.490    18.777    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                 17.384    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_adda_pll rise@20.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.433ns (24.115%)  route 1.363ns (75.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.521    -0.406    ad9708_clk_OBUF
    SLICE_X8Y106         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.027 r  rom_addr_reg[11]/Q
                         net (fo=7, routed)           1.363     1.390    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    22.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.281    19.019    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343    19.361    
                         clock uncertainty           -0.094    19.267    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.490    18.777    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_adda_pll rise@20.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.433ns (24.117%)  route 1.362ns (75.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 19.019 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.065     2.492    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.433 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.008    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.927 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.521    -0.406    ad9708_clk_OBUF
    SLICE_X8Y106         FDRE                                         r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.433     0.027 r  rom_addr_reg[9]/Q
                         net (fo=7, routed)           1.362     1.390    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           1.004    22.364    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.303 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.661    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    17.738 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          1.281    19.019    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.343    19.361    
                         clock uncertainty           -0.094    19.267    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490    18.777    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                 17.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.041%)  route 0.279ns (62.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.646    -0.498    ad9708_clk_OBUF
    SLICE_X8Y104         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.279    -0.055    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y19         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.873    -0.778    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.502    -0.276    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.093    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.833%)  route 0.165ns (50.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.646    -0.498    ad9708_clk_OBUF
    SLICE_X8Y106         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  rom_addr_reg[10]/Q
                         net (fo=7, routed)           0.165    -0.169    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.959    -0.692    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.248    -0.444    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.261    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.701%)  route 0.173ns (51.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.646    -0.498    ad9708_clk_OBUF
    SLICE_X8Y104         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.173    -0.161    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y20         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.960    -0.691    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.248    -0.443    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.260    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rom_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.164ns (30.309%)  route 0.377ns (69.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.646    -0.498    ad9708_clk_OBUF
    SLICE_X8Y106         FDRE                                         r  rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  rom_addr_reg[10]/Q
                         net (fo=7, routed)           0.377     0.043    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y19         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.873    -0.778    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.502    -0.276    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.093    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.361%)  route 0.214ns (56.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.646    -0.498    ad9708_clk_OBUF
    SLICE_X8Y106         FDRE                                         r  rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  rom_addr_reg[8]/Q
                         net (fo=7, routed)           0.214    -0.120    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.959    -0.692    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.248    -0.444    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.261    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.886%)  route 0.385ns (70.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.646    -0.498    ad9708_clk_OBUF
    SLICE_X8Y104         FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.385     0.051    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.872    -0.779    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.502    -0.277    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.094    sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.892%)  route 0.218ns (57.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.646    -0.498    ad9708_clk_OBUF
    SLICE_X8Y105         FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  rom_addr_reg[7]/Q
                         net (fo=7, routed)           0.218    -0.115    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.959    -0.692    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.248    -0.444    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.261    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.472%)  route 0.222ns (57.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.646    -0.498    ad9708_clk_OBUF
    SLICE_X8Y106         FDRE                                         r  rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  rom_addr_reg[11]/Q
                         net (fo=7, routed)           0.222    -0.112    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.959    -0.692    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.248    -0.444    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.261    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.381%)  route 0.223ns (57.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.646    -0.498    ad9708_clk_OBUF
    SLICE_X8Y106         FDRE                                         r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  rom_addr_reg[9]/Q
                         net (fo=7, routed)           0.223    -0.111    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.959    -0.692    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.248    -0.444    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.261    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.327%)  route 0.223ns (57.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.704    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.659 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.170    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.144 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.646    -0.498    ad9708_clk_OBUF
    SLICE_X8Y105         FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  rom_addr_reg[6]/Q
                         net (fo=7, routed)           0.223    -0.110    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.932    adda_pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.214 r  adda_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.680    adda_pll/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.651 r  adda_pll/inst/clkout2_buf/O
                         net (fo=32, routed)          0.959    -0.692    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.248    -0.444    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.261    saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_adda_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { adda_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y21     saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y21     saw_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y18     sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y18     sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y23     tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y23     tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y19     sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y19     sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y22     tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y22     tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y97      sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y97      sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y97      sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y97      sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y113     tri_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y104     rom_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y106     rom_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y97      sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y97      sin_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y104     rom_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y106     rom_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y106     rom_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y104     rom_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y104     rom_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y104     rom_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y105     rom_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y105     rom_addr_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { video_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.695       1.102      BUFGCTRL_X0Y17   video_pll/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adda_pll
  To Clock:  clkfbout_adda_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adda_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { adda_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    adda_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  adda_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { video_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y18   video_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y1  video_pll/inst/mmcm_adv_inst/CLKFBOUT



