\doxysection{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if\texorpdfstring{$<$}{<} sc\+\_\+dt\+::sc\+\_\+logic \texorpdfstring{$>$}{>} Class Reference}
\hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4}{}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4}\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}


{\ttfamily \#include $<$sc\+\_\+signal\+\_\+ifs.\+h$>$}



Inheritance diagram for sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if\texorpdfstring{$<$}{<} sc\+\_\+dt\+::sc\+\_\+logic \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=203pt]{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if\texorpdfstring{$<$}{<} sc\+\_\+dt\+::sc\+\_\+logic \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=203pt]{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a9269799419be1b62ce8c6a83746c278e}{value\+\_\+changed\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_afab620d3eca96ac6900fb13e987cff6a}{posedge\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_aacc3cf1d33e865984add81bc8570334a}{negedge\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_ae156e958883b25c1531acdffbf34ee32}{read}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a5b92f40e8db9ad2bbe67a226bb9f673a}{get\+\_\+data\+\_\+ref}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a8088cf00767db75ee84ed68d2048b980}{event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a96fcd1858fce429c75a507574d435f83}{posedge}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a58e94044738deea44313006f04b15e5e}{negedge}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{classsc__core_1_1sc__interface_a7c93074c41900149ab2ac84bd6787ae6}{register\+\_\+port}} (\mbox{\hyperlink{classsc__core_1_1sc__port__base}{sc\+\_\+port\+\_\+base}} \&\mbox{\hyperlink{class_sysc_add__pv}{port\+\_\+}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{class_sysc_add__pv}{char}} \texorpdfstring{$\ast$}{*}\mbox{\hyperlink{class_sysc_add__pv}{if\+\_\+typename\+\_\+}})
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__interface_a831ba56976468161cc7967baaead1045}{default\+\_\+event}} () \mbox{\hyperlink{class_sysc_add__pv}{const}}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__interface_adbe820669c3473b5f6605a842b0b0835}{\texorpdfstring{$\sim$}{\string~}sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a0b0e5b4b8fafc8198f6f08bcda0d77ba}{sc\+\_\+signal\+\_\+in\+\_\+if}} ()
\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions inherited from \mbox{\hyperlink{classsc__core_1_1sc__interface}{sc\+\_\+core\+::sc\+\_\+interface}}}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__interface_a683561f63d51dc7665a0d205ecbbdf43}{sc\+\_\+interface}} ()
\end{DoxyCompactItemize}
\doxysubsubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_aafa3aa5f71601b279959ed6f03a58c55}{sc\+\_\+signal\+\_\+in\+\_\+if}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$ \&)
\item 
\mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$ \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a7d33812433918e7f14333aa87136d553}{operator=}} (\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$ \&)
\end{DoxyCompactItemize}


\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a0b0e5b4b8fafc8198f6f08bcda0d77ba}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a0b0e5b4b8fafc8198f6f08bcda0d77ba} 
\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}!sc\_signal\_in\_if@{sc\_signal\_in\_if}}
\index{sc\_signal\_in\_if@{sc\_signal\_in\_if}!sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}
\doxysubsubsection{\texorpdfstring{sc\_signal\_in\_if()}{sc\_signal\_in\_if()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$\+::sc\+\_\+signal\+\_\+in\+\_\+if (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [protected]}}

\Hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_aafa3aa5f71601b279959ed6f03a58c55}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_aafa3aa5f71601b279959ed6f03a58c55} 
\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}!sc\_signal\_in\_if@{sc\_signal\_in\_if}}
\index{sc\_signal\_in\_if@{sc\_signal\_in\_if}!sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}
\doxysubsubsection{\texorpdfstring{sc\_signal\_in\_if()}{sc\_signal\_in\_if()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$\+::sc\+\_\+signal\+\_\+in\+\_\+if (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$ \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}



\doxysubsection{Member Function Documentation}
\Hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a8088cf00767db75ee84ed68d2048b980}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a8088cf00767db75ee84ed68d2048b980} 
\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}!event@{event}}
\index{event@{event}!sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}
\doxysubsubsection{\texorpdfstring{event()}{event()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$\+::event (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}

\Hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a5b92f40e8db9ad2bbe67a226bb9f673a}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a5b92f40e8db9ad2bbe67a226bb9f673a} 
\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}!get\_data\_ref@{get\_data\_ref}}
\index{get\_data\_ref@{get\_data\_ref}!sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}
\doxysubsubsection{\texorpdfstring{get\_data\_ref()}{get\_data\_ref()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$\+::get\+\_\+data\+\_\+ref (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}

\Hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a58e94044738deea44313006f04b15e5e}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a58e94044738deea44313006f04b15e5e} 
\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}!negedge@{negedge}}
\index{negedge@{negedge}!sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}
\doxysubsubsection{\texorpdfstring{negedge()}{negedge()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$\+::negedge (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}

\Hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_aacc3cf1d33e865984add81bc8570334a}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_aacc3cf1d33e865984add81bc8570334a} 
\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}!negedge\_event@{negedge\_event}}
\index{negedge\_event@{negedge\_event}!sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}
\doxysubsubsection{\texorpdfstring{negedge\_event()}{negedge\_event()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$\+::negedge\+\_\+event (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}

\Hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a7d33812433918e7f14333aa87136d553}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a7d33812433918e7f14333aa87136d553} 
\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}!operator=@{operator=}}
\index{operator=@{operator=}!sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}
\doxysubsubsection{\texorpdfstring{operator=()}{operator=()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$ \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$\mbox{\hyperlink{class_sysc_add__pv}{\+::operator}}= (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$ \&}]{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [private]}}

\Hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a96fcd1858fce429c75a507574d435f83}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a96fcd1858fce429c75a507574d435f83} 
\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}!posedge@{posedge}}
\index{posedge@{posedge}!sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}
\doxysubsubsection{\texorpdfstring{posedge()}{posedge()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{bool}} \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$\+::posedge (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}

\Hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_afab620d3eca96ac6900fb13e987cff6a}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_afab620d3eca96ac6900fb13e987cff6a} 
\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}!posedge\_event@{posedge\_event}}
\index{posedge\_event@{posedge\_event}!sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}
\doxysubsubsection{\texorpdfstring{posedge\_event()}{posedge\_event()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$\+::posedge\+\_\+event (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}

\Hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_ae156e958883b25c1531acdffbf34ee32}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_ae156e958883b25c1531acdffbf34ee32} 
\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}!read@{read}}
\index{read@{read}!sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}
\doxysubsubsection{\texorpdfstring{read()}{read()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$\+::read (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}

\Hypertarget{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a9269799419be1b62ce8c6a83746c278e}\label{classsc__core_1_1sc__signal__in__if_3_01sc__dt_1_1sc__logic_01_4_a9269799419be1b62ce8c6a83746c278e} 
\index{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}!value\_changed\_event@{value\_changed\_event}}
\index{value\_changed\_event@{value\_changed\_event}!sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$@{sc\_core::sc\_signal\_in\_if$<$ sc\_dt::sc\_logic $>$}}
\doxysubsubsection{\texorpdfstring{value\_changed\_event()}{value\_changed\_event()}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__event}{sc\+\_\+event}} \& \mbox{\hyperlink{classsc__core_1_1sc__signal__in__if}{sc\+\_\+core\+::sc\+\_\+signal\+\_\+in\+\_\+if}}$<$ \mbox{\hyperlink{classsc__dt_1_1sc__logic}{sc\+\_\+dt\+::sc\+\_\+logic}} $>$\+::value\+\_\+changed\+\_\+event (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/sysc/communication/\mbox{\hyperlink{sc__signal__ifs_8h}{sc\+\_\+signal\+\_\+ifs.\+h}}\end{DoxyCompactItemize}
