{
  "design": {
    "design_info": {
      "boundary_crc": "0xAEF61EFEAEF61EFE",
      "device": "xc7a35tcpg236-2L",
      "gen_directory": "../../../../Lab11.gen/sources_1/bd/design_adder",
      "name": "design_adder",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "c_addsub_0": "",
      "sim_clk_gen_0": ""
    },
    "ports": {
      "A_0": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_0": {
        "type": "data",
        "direction": "I",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "S_0": {
        "type": "data",
        "direction": "O",
        "left": "8",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": [
              "xilinx.com:interface:datatypes:1.0 {",
              "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
              "{} maximum {}} value 9} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
              "bool minimum {} maximum {}} value FALSE}}}} DATA_WIDTH 9",
              "}"
            ],
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "design_adder_c_addsub_0_0",
        "xci_path": "ip\\design_adder_c_addsub_0_0\\design_adder_c_addsub_0_0.xci",
        "inst_hier_path": "c_addsub_0",
        "parameters": {
          "A_Type": {
            "value": "Unsigned"
          },
          "A_Width": {
            "value": "8"
          },
          "B_Type": {
            "value": "Unsigned"
          },
          "B_Value": {
            "value": "00000000"
          },
          "B_Width": {
            "value": "8"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "9"
          }
        }
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "design_adder_sim_clk_gen_0_0",
        "xci_path": "ip\\design_adder_sim_clk_gen_0_0\\design_adder_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0"
      }
    },
    "nets": {
      "A_0_1": {
        "ports": [
          "A_0",
          "c_addsub_0/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "B_0",
          "c_addsub_0/B"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "S_0"
        ]
      },
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "c_addsub_0/CLK"
        ]
      }
    }
  }
}