<profile>

<section name = "Vivado HLS Report for 'conv'" level="0">
<item name = "Date">Mon Mar 25 16:43:16 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">fpga_test</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2083334, 2088034, 2083323, 2088026, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="Filter2D_U0">Filter2D, 145, 2088025, 145, 2088025, none</column>
<column name="AXIM2Mat_U0">AXIM2Mat, 2, 2085482, 2, 2085482, none</column>
<column name="Mat2AXIM_U0">Mat2AXIM, 2083322, 2083322, 2083322, 2083322, none</column>
<column name="Block_proc19_U0">Block_proc19, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 32</column>
<column name="FIFO">0, -, 40, 224</column>
<column name="Instance">5, -, 1738, 3088</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 36</column>
<column name="Register">-, -, 6, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 6</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="AXIM2Mat_U0">AXIM2Mat, 0, 0, 311, 425</column>
<column name="Block_proc19_U0">Block_proc19, 0, 0, 3, 56</column>
<column name="Filter2D_U0">Filter2D, 3, 0, 606, 1398</column>
<column name="Mat2AXIM_U0">Mat2AXIM, 0, 0, 158, 341</column>
<column name="conv_CRTL_BUS_m_axi_U">conv_CRTL_BUS_m_axi, 2, 0, 548, 700</column>
<column name="conv_CRTL_BUS_s_axi_U">conv_CRTL_BUS_s_axi, 0, 0, 112, 168</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="dst_data_stream_0_V_U">0, 5, 20, 2, 8, 16</column>
<column name="image_in_c_U">0, 5, 44, 2, 32, 64</column>
<column name="image_out_c_U">0, 5, 44, 4, 32, 128</column>
<column name="src_cols_V_c11_U">0, 5, 24, 2, 12, 24</column>
<column name="src_cols_V_c_U">0, 5, 24, 2, 12, 24</column>
<column name="src_data_stream_0_V_U">0, 5, 20, 2, 8, 16</column>
<column name="src_rows_V_c10_U">0, 5, 24, 2, 12, 24</column>
<column name="src_rows_V_c_U">0, 5, 24, 2, 12, 24</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="AXIM2Mat_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Block_proc19_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="AXIM2Mat_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Block_proc19_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_AXIM2Mat_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_proc19_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AXIM2Mat_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Block_proc19_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_AXIM2Mat_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Block_proc19_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="AXIM2Mat_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Block_proc19_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_AXIM2Mat_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_proc19_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 5, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 5, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, scalar</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, conv, return value</column>
<column name="m_axi_CRTL_BUS_AWVALID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWREADY">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWADDR">out, 32, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWLEN">out, 8, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWSIZE">out, 3, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWBURST">out, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWLOCK">out, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWCACHE">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWPROT">out, 3, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWQOS">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWREGION">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_AWUSER">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WVALID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WREADY">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WDATA">out, 32, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WSTRB">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WLAST">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_WUSER">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARVALID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARREADY">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARADDR">out, 32, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARID">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARLEN">out, 8, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARSIZE">out, 3, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARBURST">out, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARLOCK">out, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARCACHE">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARPROT">out, 3, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARQOS">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARREGION">out, 4, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_ARUSER">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RVALID">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RREADY">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RDATA">in, 32, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RLAST">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RID">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RUSER">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_RRESP">in, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_BVALID">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_BREADY">out, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_BRESP">in, 2, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_BID">in, 1, m_axi, CRTL_BUS, pointer</column>
<column name="m_axi_CRTL_BUS_BUSER">in, 1, m_axi, CRTL_BUS, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.63</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'image_out', HLS/core.cpp:4">read, 1.00, 1.00, -, -, -, s_axi, read, &apos;image_out&apos;, -, -, -, -, -</column>
<column name="HLS/core.cpp:4">call, 3.63, 4.63, -, -, -, -, -, -, -, -, -, Block__proc19, -</column>
</table>
</item>
</section>
</profile>
