(pcb /home/issalig/Descargas/ghaire/toshiba_air_cond/airpcb/airpcb.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.6-c6e7f7d~87~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  109172 -65257.5  50725 -65257.5  50725 -13028.5  109172 -13028.5
            109172 -65257.5)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (place J8 73660 -55245 front 0 (PN WS2812))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x02_P2.54mm_Vertical
      (place J6 99060 -46990 front 0 (PN PSU_OUT))
      (place J5 81280 -59055 front 0 (PN PSU_IN))
      (place J3 77470 -46990 front 0 (PN "DC Switch"))
    )
    (component "Diode_THT:D_A-405_P2.54mm_Vertical_AnodeUp"
      (place D5 63500 -60960 front 180 (PN 1N4001))
      (place D4 57150 -50800 front 180 (PN 1N4001))
      (place D3 62865 -50800 front 180 (PN 13))
      (place D2 69215 -17145 front 180 (PN 1N4001))
      (place D1 59690 -24130 front 180 (PN 13))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical::1
      (place J7 77470 -55245 front 0 (PN PWR))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x08_P2.54mm_Vertical
      (place J10 81280 -44450 front 90 (PN Wemos_header_right))
      (place J9 99060 -16510 front 270 (PN Wemos_header_left))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical
      (place J2 70485 -60325 front 180 (PN DHT))
      (place J1 67310 -60325 front 180 (PN SPI))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x02_P2.54mm_Vertical::1
      (place J4 53340 -19050 front 0 (PN AB))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place Q1 54610 -44450 front 0 (PN PN2222A))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline::1"
      (place Q2 60960 -44450 front 0 (PN PN2222A))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R1 56515 -38735 front 90 (PN 1k))
      (place R2 57150 -20320 front 0 (PN 10k))
      (place R3 62230 -17145 front 180 (PN 100))
      (place R5 62230 -27940 front 180 (PN 1k))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal::1
      (place R4 59690 -38735 front 90 (PN 200))
      (place R6 62865 -38735 front 90 (PN 1k))
      (place R8 52070 -60960 front 0 (PN 100))
      (place R7 68580 -47625 front 0 (PN 10k))
    )
    (component "Package_DIP:DIP-4_W7.62mm"
      (place U1 69850 -21590 front 270 (PN PC817))
    )
    (component "Package_DIP:DIP-4_W7.62mm::1"
      (place U2 69850 -33655 front 270 (PN PC817))
    )
    (component Module:WEMOS_D1_mini_light
      (place U3 81280 -41910 front 90 (PN WeMos_D1_mini))
    )
    (component "RF_Module:ESP-12E"
      (place U4 86360 -30480 front 90 (PN "ESP-12E"))
    )
  )
  (library
    (image Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -6850))
      (outline (path signal 50  1750 -6850  -1800 -6850))
      (outline (path signal 50  -1800 -6850  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x02_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -4300))
      (outline (path signal 50  1750 -4300  -1800 -4300))
      (outline (path signal 50  -1800 -4300  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Diode_THT:D_A-405_P2.54mm_Vertical_AnodeUp"
      (outline (path signal 100  1350 0  1268.59 -461.727  1034.16 -867.763  675 -1169.13
            234.425 -1329.49  -234.425 -1329.49  -675 -1169.13  -1034.16 -867.763
            -1268.59 -461.727  -1350 0  -1268.59 461.727  -1034.16 867.763
            -675 1169.13  -234.425 1329.49  234.425 1329.49  675 1169.13
            1034.16 867.763  1268.59 461.727  1350 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 50  -1600 1600  -1600 -1600))
      (outline (path signal 50  -1600 -1600  3690 -1600))
      (outline (path signal 50  3690 -1600  3690 1600))
      (outline (path signal 50  3690 1600  -1600 1600))
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical::1
      (outline (path signal 50  -1800 -6850  -1800 1800))
      (outline (path signal 50  1750 -6850  -1800 -6850))
      (outline (path signal 50  1750 1800  1750 -6850))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -6350  -1270 1270))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 635  1270 -6350))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x08_P2.54mm_Vertical
      (outline (path signal 50  -1800 -19550  -1800 1800))
      (outline (path signal 50  1750 -19550  -1800 -19550))
      (outline (path signal 50  1750 1800  1750 -19550))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -19050  -1270 1270))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  1270 635  1270 -19050))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical
      (outline (path signal 50  -1800 -9400  -1800 1800))
      (outline (path signal 50  1750 -9400  -1800 -9400))
      (outline (path signal 50  1750 1800  1750 -9400))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -8890  -1270 1270))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  1270 635  1270 -8890))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x02_P2.54mm_Vertical::1
      (outline (path signal 50  -1800 -4300  -1800 1800))
      (outline (path signal 50  1750 -4300  -1800 -4300))
      (outline (path signal 50  1750 1800  1750 -4300))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -3810  -1270 1270))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 635  1270 -3810))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline::1"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 50  6030 1050  -950 1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  740 800  740 -800))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal::1
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  6030 1050  -950 1050))
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image "Package_DIP:DIP-4_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -3810))
      (outline (path signal 100  6985 -3810  635 -3810))
      (outline (path signal 100  635 -3810  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -3870))
      (outline (path signal 120  1160 -3870  6460 -3870))
      (outline (path signal 120  6460 -3870  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -4100))
      (outline (path signal 50  -1100 -4100  8700 -4100))
      (outline (path signal 50  8700 -4100  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 7620 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-4_W7.62mm::1"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -4100  8700 1550))
      (outline (path signal 50  -1100 -4100  8700 -4100))
      (outline (path signal 50  -1100 1550  -1100 -4100))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -3870  6460 1330))
      (outline (path signal 120  1160 -3870  6460 -3870))
      (outline (path signal 120  1160 1330  1160 -3870))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -3810  635 270))
      (outline (path signal 100  6985 -3810  635 -3810))
      (outline (path signal 100  6985 1270  6985 -3810))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 3 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
    )
    (image Module:WEMOS_D1_mini_light
      (outline (path signal 120  1040 -19220  1040 -26120))
      (outline (path signal 120  -1500 -19220  1040 -19220))
      (outline (path signal 100  -370 0  -1370 1000))
      (outline (path signal 100  -1370 -1000  -370 0))
      (outline (path signal 100  -1370 6210  -1370 1000))
      (outline (path signal 100  1170 -19090  1170 -25990))
      (outline (path signal 100  -1370 -19090  1170 -19090))
      (outline (path signal 100  -1350 7400  -550 8200))
      (outline (path signal 100  -1300 5450  1450 8200))
      (outline (path signal 100  -1350 3400  3450 8200))
      (outline (path signal 100  22650 1400  24250 3000))
      (outline (path signal 100  20650 1400  24250 5000))
      (outline (path signal 100  18650 1400  24250 7000))
      (outline (path signal 100  16650 1400  23450 8200))
      (outline (path signal 100  14650 1400  21450 8200))
      (outline (path signal 100  12650 1400  19450 8200))
      (outline (path signal 100  10650 1400  17450 8200))
      (outline (path signal 100  8650 1400  15450 8200))
      (outline (path signal 100  6650 1400  13450 8200))
      (outline (path signal 100  4650 1400  11450 8200))
      (outline (path signal 100  2650 1400  9450 8200))
      (outline (path signal 100  650 1400  7450 8200))
      (outline (path signal 100  -1350 1400  5450 8200))
      (outline (path signal 100  -1350 8200  -1350 1400))
      (outline (path signal 100  24250 8200  -1350 8200))
      (outline (path signal 100  24250 1400  24250 8200))
      (outline (path signal 100  -1350 1400  24250 1400))
      (outline (path signal 50  -1620 -26240  -1620 8460))
      (outline (path signal 50  24480 -26240  -1620 -26240))
      (outline (path signal 50  24480 8410  24480 -26240))
      (outline (path signal 50  -1620 8460  24480 8460))
      (outline (path signal 100  -1370 -1000  -1370 -19090))
      (outline (path signal 100  22230 8210  630 8210))
      (outline (path signal 100  24230 -25990  24230 6210))
      (outline (path signal 100  1170 -25990  24230 -25990))
      (outline (path signal 120  22240 8340  630 8340))
      (outline (path signal 120  24360 -26120  24360 6210))
      (outline (path signal 120  -1500 -19220  -1500 6210))
      (outline (path signal 120  1040 -26120  24360 -26120))
      (pin Oval[A]Pad_2000x1600_um 2 0 -2540)
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
      (pin Oval[A]Pad_2000x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2000x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2000x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2000x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2000x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2000x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2000x1600_um 9 22860 -17780)
      (pin Oval[A]Pad_2000x1600_um 10 22860 -15240)
      (pin Oval[A]Pad_2000x1600_um 11 22860 -12700)
      (pin Oval[A]Pad_2000x1600_um 12 22860 -10160)
      (pin Oval[A]Pad_2000x1600_um 13 22860 -7620)
      (pin Oval[A]Pad_2000x1600_um 14 22860 -5080)
      (pin Oval[A]Pad_2000x1600_um 15 22860 -2540)
      (pin Oval[A]Pad_2000x1600_um 16 22860 0)
    )
    (image "RF_Module:ESP-12E"
      (outline (path signal 120  5560 4800  8120 7360))
      (outline (path signal 120  2560 4800  8120 10360))
      (outline (path signal 120  -440 4800  6880 12120))
      (outline (path signal 120  -3440 4800  3880 12120))
      (outline (path signal 120  -6440 4800  880 12120))
      (outline (path signal 120  -8120 6120  -2120 12120))
      (outline (path signal 120  -8120 9120  -5120 12120))
      (outline (path signal 120  -8120 4800  -8120 12120))
      (outline (path signal 120  8120 4800  -8120 4800))
      (outline (path signal 120  8120 12120  8120 4800))
      (outline (path signal 120  -8120 12120  8120 12120))
      (outline (path signal 120  -8120 4500  -8730 4500))
      (outline (path signal 120  -8120 4500  -8120 12120))
      (outline (path signal 120  -8120 -12120  -8120 -11500))
      (outline (path signal 120  -6000 -12120  -8120 -12120))
      (outline (path signal 120  8120 -12120  6000 -12120))
      (outline (path signal 120  8120 -11500  8120 -12120))
      (outline (path signal 120  8120 12120  8120 4500))
      (outline (path signal 120  -8120 12120  8120 12120))
      (outline (path signal 50  -9050 -13100  -9050 12200))
      (outline (path signal 50  9050 -13100  -9050 -13100))
      (outline (path signal 50  9050 12200  9050 -13100))
      (outline (path signal 50  -9050 12200  9050 12200))
      (outline (path signal 120  -8000 4000  -8000 12000))
      (outline (path signal 120  -7500 3500  -8000 4000))
      (outline (path signal 120  -8000 3000  -7500 3500))
      (outline (path signal 120  -8000 -12000  -8000 3000))
      (outline (path signal 120  8000 -12000  -8000 -12000))
      (outline (path signal 120  8000 12000  8000 -12000))
      (outline (path signal 120  -8000 12000  8000 12000))
      (pin Rect[T]Pad_2500x1000_um 1 -7600 3500)
      (pin Rect[T]Pad_2500x1000_um 2 -7600 1500)
      (pin Rect[T]Pad_2500x1000_um 3 -7600 -500)
      (pin Rect[T]Pad_2500x1000_um 4 -7600 -2500)
      (pin Rect[T]Pad_2500x1000_um 5 -7600 -4500)
      (pin Rect[T]Pad_2500x1000_um 6 -7600 -6500)
      (pin Rect[T]Pad_2500x1000_um 7 -7600 -8500)
      (pin Rect[T]Pad_2500x1000_um 8 -7600 -10500)
      (pin Rect[T]Pad_1000x1800_um 9 -5000 -12000)
      (pin Rect[T]Pad_1000x1800_um 10 -3000 -12000)
      (pin Rect[T]Pad_1000x1800_um 11 -1000 -12000)
      (pin Rect[T]Pad_1000x1800_um 12 1000 -12000)
      (pin Rect[T]Pad_1000x1800_um 13 3000 -12000)
      (pin Rect[T]Pad_1000x1800_um 14 5000 -12000)
      (pin Rect[T]Pad_2500x1000_um 15 7600 -10500)
      (pin Rect[T]Pad_2500x1000_um 16 7600 -8500)
      (pin Rect[T]Pad_2500x1000_um 17 7600 -6500)
      (pin Rect[T]Pad_2500x1000_um 18 7600 -4500)
      (pin Rect[T]Pad_2500x1000_um 19 7600 -2500)
      (pin Rect[T]Pad_2500x1000_um 20 7600 -500)
      (pin Rect[T]Pad_2500x1000_um 21 7600 1500)
      (pin Rect[T]Pad_2500x1000_um 22 7600 3500)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x1600_um
      (shape (path F.Cu 1600  -200 0  200 0))
      (shape (path B.Cu 1600  -200 0  200 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_2500x1000_um
      (shape (rect F.Cu -1250 -500 1250 500))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x1800_um
      (shape (rect F.Cu -500 -900 500 900))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net B
      (pins J5-2 D1-2 J4-2 Q2-1)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 R2-2 U1-2)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 U1-1)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 R3-1)
    )
    (net "Net-(D3-Pad1)"
      (pins D4-1 D3-1 U2-4)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2 Q2-3)
    )
    (net A
      (pins D4-2 J4-1 R2-1 R3-2 R8-2)
    )
    (net "Net-(D5-Pad1)"
      (pins D5-1 J3-1)
    )
    (net "Net-(D5-Pad2)"
      (pins D5-2 R8-1)
    )
    (net 3V3
      (pins J7-2 J10-8 J2-1 J1-1 R4-2 R7-2 U1-4 U3-8 U4-8)
    )
    (net GND
      (pins J8-3 J6-2 J7-3 J9-2 J2-4 J1-2 Q1-1 R5-2 U2-2 U3-10 U4-15)
    )
    (net SCL
      (pins J9-6 J1-3 U3-14 U4-20)
    )
    (net SDA
      (pins J9-5 J1-4 U3-13 U4-19)
    )
    (net 5V
      (pins J8-1 J6-1 J7-1 J9-1 U3-9)
    )
    (net D3
      (pins J9-4 J2-2 R7-1 U3-12 U4-18)
    )
    (net ESP_TX
      (pins J9-8 U3-16 U4-22)
    )
    (net ESP_RX
      (pins J9-7 U3-15 U4-21)
    )
    (net D4
      (pins J8-2 J9-3 U3-11 U4-17)
    )
    (net RST
      (pins J10-1 U3-1 U4-1)
    )
    (net A0
      (pins J10-2 U3-2 U4-2)
    )
    (net D0
      (pins J10-3 U3-3 U4-4)
    )
    (net D5
      (pins J10-4 U3-4 U4-5)
    )
    (net D6
      (pins J10-5 U3-5 U4-6)
    )
    (net D7
      (pins J10-6 U4-7)
    )
    (net D8
      (pins J10-7 U4-16)
    )
    (net "Net-(Q1-Pad2)"
      (pins Q1-2 R1-1)
    )
    (net "Net-(Q1-Pad3)"
      (pins Q1-3 R4-1 U2-1)
    )
    (net "Net-(Q2-Pad2)"
      (pins Q2-2 R6-1)
    )
    (net TX
      (pins R1-2 U3-7)
    )
    (net RX
      (pins R5-1 U1-3 U3-6)
    )
    (net "Net-(R6-Pad2)"
      (pins R6-2 U2-3)
    )
    (net "Net-(U4-Pad3)"
      (pins U4-3)
    )
    (net "Net-(U4-Pad11)"
      (pins U4-11)
    )
    (net "Net-(U4-Pad12)"
      (pins U4-12)
    )
    (net "Net-(U4-Pad14)"
      (pins U4-14)
    )
    (net "Net-(U4-Pad9)"
      (pins U4-9)
    )
    (net "Net-(U4-Pad10)"
      (pins U4-10)
    )
    (net "Net-(U4-Pad13)"
      (pins U4-13)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3)
    )
    (net "Net-(J3-Pad2)"
      (pins J5-1 J3-2)
    )
    (class kicad_default "" 3V3 5V A A0 B D0 D3 D4 D5 D6 D7 D8 ESP_RX ESP_TX
      GND "Net-(D1-Pad1)" "Net-(D2-Pad1)" "Net-(D2-Pad2)" "Net-(D3-Pad1)"
      "Net-(D3-Pad2)" "Net-(D5-Pad1)" "Net-(D5-Pad2)" "Net-(J2-Pad3)" "Net-(J3-Pad1)"
      "Net-(J3-Pad2)" "Net-(J4-Pad3)" "Net-(Q1-Pad2)" "Net-(Q1-Pad3)" "Net-(Q2-Pad2)"
      "Net-(R6-Pad2)" "Net-(U4-Pad10)" "Net-(U4-Pad11)" "Net-(U4-Pad12)" "Net-(U4-Pad13)"
      "Net-(U4-Pad14)" "Net-(U4-Pad3)" "Net-(U4-Pad9)" RST RX SCL SDA TX
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
