#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 19 13:55:10 2020
# Process ID: 13998
# Current directory: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/vivado.log
# Journal file: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Wrote  : </home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
Wrote  : </home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sun Apr 19 13:55:23 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sun Apr 19 13:55:24 2020] Launched synth_1...
Run output will be captured here: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sun Apr 19 13:55:24 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14649 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.984 ; gain = 36.918 ; free physical = 532 ; free virtual = 3248
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-14634-Cu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-14634-Cu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.734 ; gain = 82.668 ; free physical = 545 ; free virtual = 3261
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.734 ; gain = 82.668 ; free physical = 547 ; free virtual = 3263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.734 ; gain = 82.668 ; free physical = 547 ; free virtual = 3263
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/top.xdc]
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/top.xdc]
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.766 ; gain = 0.000 ; free physical = 272 ; free virtual = 2987
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.766 ; gain = 0.000 ; free physical = 272 ; free virtual = 2987
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1767.766 ; gain = 1.000 ; free physical = 271 ; free virtual = 2987
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.766 ; gain = 378.699 ; free physical = 351 ; free virtual = 3067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.766 ; gain = 378.699 ; free physical = 351 ; free virtual = 3067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.766 ; gain = 378.699 ; free physical = 352 ; free virtual = 3068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.766 ; gain = 378.699 ; free physical = 351 ; free virtual = 3067
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1767.766 ; gain = 378.699 ; free physical = 340 ; free virtual = 3058
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1778.750 ; gain = 389.684 ; free physical = 211 ; free virtual = 2929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1778.750 ; gain = 389.684 ; free physical = 211 ; free virtual = 2929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `bd_0`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `bd_0' done


INFO: [Synth 8-5816] Retiming module `bd_0_wrapper`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `bd_0_wrapper' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1788.766 ; gain = 399.699 ; free physical = 211 ; free virtual = 2929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.766 ; gain = 399.699 ; free physical = 211 ; free virtual = 2929
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.766 ; gain = 399.699 ; free physical = 211 ; free virtual = 2929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.766 ; gain = 399.699 ; free physical = 211 ; free virtual = 2929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.766 ; gain = 399.699 ; free physical = 211 ; free virtual = 2929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.766 ; gain = 399.699 ; free physical = 211 ; free virtual = 2929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.766 ; gain = 399.699 ; free physical = 211 ; free virtual = 2929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   621|
|2     |  bd_0_i |bd_0   |   621|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.766 ; gain = 399.699 ; free physical = 211 ; free virtual = 2929
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1788.766 ; gain = 103.668 ; free physical = 268 ; free virtual = 2987
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1788.773 ; gain = 399.699 ; free physical = 268 ; free virtual = 2987
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1794.766 ; gain = 0.000 ; free physical = 206 ; free virtual = 2924
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1794.766 ; gain = 405.781 ; free physical = 252 ; free virtual = 2971
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1794.766 ; gain = 0.000 ; free physical = 253 ; free virtual = 2971
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 13:58:45 2020...
[Sun Apr 19 13:58:45 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:18 ; elapsed = 00:03:22 . Memory (MB): peak = 1588.145 ; gain = 0.000 ; free physical = 876 ; free virtual = 3592
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 1005 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/top.xdc]
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1860.129 ; gain = 0.000 ; free physical = 609 ; free virtual = 3325
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1860.129 ; gain = 271.984 ; free physical = 609 ; free virtual = 3325
Running report: report_utilization -file ./report/top_utilization_synth.rpt
Contents of report file './report/top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 13:58:52 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs*             |  8275 |     0 |     53200 | 15.55 |
|   LUT as Logic          |  8275 |     0 |     53200 | 15.55 |
|   LUT as Memory         |     0 |     0 |     17400 |  0.00 |
| Slice Registers         | 12104 |     0 |    106400 | 11.38 |
|   Register as Flip Flop | 12104 |     0 |    106400 | 11.38 |
|   Register as Latch     |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                |     0 |     0 |     26600 |  0.00 |
| F8 Muxes                |     0 |     0 |     13300 |  0.00 |
+-------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 17    |          Yes |         Set |            - |
| 12087 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    4 |     0 |       220 |  1.82 |
|   DSP48E1 only |    4 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 12087 |        Flop & Latch |
| LUT6     |  3076 |                 LUT |
| LUT4     |  2657 |                 LUT |
| LUT3     |  2227 |                 LUT |
| LUT2     |  1429 |                 LUT |
| CARRY4   |  1001 |          CarryLogic |
| LUT5     |   833 |                 LUT |
| LUT1     |    37 |                 LUT |
| FDSE     |    17 |        Flop & Latch |
| DSP48E1  |     4 |    Block Arithmetic |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2409.750 ; gain = 549.621 ; free physical = 152 ; free virtual = 2895
Contents of report file './report/top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 13:59:02 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/top_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 566 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 553 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.073     -699.655                   1208                23933        0.252        0.000                      0                23933        2.000        0.000                       0                 12108  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.073     -699.655                   1208                23933        0.252        0.000                      0                23933        2.000        0.000                       0                 12108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         1208  Failing Endpoints,  Worst Slack       -1.073ns,  Total Violation     -699.655ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.073ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_2_reg_1470_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 2.716ns (46.900%)  route 3.075ns (53.100%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12107, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_2_reg_1470_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_2_reg_1470_reg[0]/Q
                         net (fo=3, unplaced)         0.759     2.250    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_2_reg_1470[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.545 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[131]_i_10/O
                         net (fo=1, unplaced)         0.639     3.184    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[131]_i_10_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629     3.813 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[131]_i_3/O[3]
                         net (fo=4, unplaced)         0.642     4.455    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[131]_i_3_n_4
                         LUT3 (Prop_lut3_I0_O)        0.307     4.762 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[131]_i_2/O
                         net (fo=1, unplaced)         0.473     5.235    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[131]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.631 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[131]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     5.640    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[131]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.757 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[135]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.757    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[135]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.874 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[139]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     5.874    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[139]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.211 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[143]_i_1/O[1]
                         net (fo=5, unplaced)         0.553     6.764    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123_ap_return[141]
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12107, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[141]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)       -0.198     5.691    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[141]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 -1.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_1_reg_1465_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12107, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[16]/Q
                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_3_V_5_fu_84[16]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.803 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_1_reg_1465[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_4_fu_316_p6[16]
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_1_reg_1465_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12107, unset)        0.432     0.432    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_1_reg_1465_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_1_reg_1465_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846                bd_0_i/hls_inst/inst/AddLast_512_200u_U0/top_mul_32s_9ns_32_5_1_U88/top_mul_32s_9ns_32_5_1_MulnS_0_U/buff2_reg__0/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         2.500       2.000                bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         2.500       2.000                bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2409.750 ; gain = 0.000 ; free physical = 151 ; free virtual = 2894
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.766 ; gain = 0.000 ; free physical = 129 ; free virtual = 2881
[Sun Apr 19 13:59:06 2020] Launched impl_1...
Run output will be captured here: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sun Apr 19 13:59:06 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1381.977 ; gain = 0.000 ; free physical = 177 ; free virtual = 2748
INFO: [Netlist 29-17] Analyzing 1005 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2134.688 ; gain = 0.000 ; free physical = 119 ; free virtual = 1946
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2134.688 ; gain = 752.711 ; free physical = 117 ; free virtual = 1945
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2232.727 ; gain = 74.031 ; free physical = 139 ; free virtual = 1902

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 83616473

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2232.727 ; gain = 0.000 ; free physical = 138 ; free virtual = 1901

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 83616473

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2266.711 ; gain = 0.000 ; free physical = 171 ; free virtual = 1891
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f3b3eda6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2266.711 ; gain = 0.000 ; free physical = 167 ; free virtual = 1892
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7b3ff18f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2266.711 ; gain = 0.000 ; free physical = 160 ; free virtual = 1889
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7b3ff18f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2266.711 ; gain = 0.000 ; free physical = 160 ; free virtual = 1889
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 97c0cb9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2290.723 ; gain = 24.012 ; free physical = 152 ; free virtual = 1890
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 97c0cb9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2290.723 ; gain = 24.012 ; free physical = 150 ; free virtual = 1891
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2290.723 ; gain = 0.000 ; free physical = 150 ; free virtual = 1891
Ending Logic Optimization Task | Checksum: 97c0cb9d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2290.723 ; gain = 24.012 ; free physical = 150 ; free virtual = 1891

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 97c0cb9d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2290.723 ; gain = 0.000 ; free physical = 150 ; free virtual = 1891

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 97c0cb9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2290.723 ; gain = 0.000 ; free physical = 150 ; free virtual = 1891

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2290.723 ; gain = 0.000 ; free physical = 150 ; free virtual = 1891
Ending Netlist Obfuscation Task | Checksum: 97c0cb9d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2290.723 ; gain = 0.000 ; free physical = 150 ; free virtual = 1891
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2290.723 ; gain = 133.027 ; free physical = 150 ; free virtual = 1892
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2290.723 ; gain = 0.000 ; free physical = 149 ; free virtual = 1893
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2322.738 ; gain = 0.000 ; free physical = 134 ; free virtual = 1870
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2357.754 ; gain = 0.000 ; free physical = 129 ; free virtual = 1846
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 46c1be81

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2357.754 ; gain = 0.000 ; free physical = 129 ; free virtual = 1846
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2357.754 ; gain = 0.000 ; free physical = 129 ; free virtual = 1846

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: faf3b01f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2357.754 ; gain = 0.000 ; free physical = 125 ; free virtual = 1839

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12f8143a2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2399.039 ; gain = 41.285 ; free physical = 171 ; free virtual = 1811

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12f8143a2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2399.039 ; gain = 41.285 ; free physical = 171 ; free virtual = 1811
Phase 1 Placer Initialization | Checksum: 12f8143a2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2399.039 ; gain = 41.285 ; free physical = 170 ; free virtual = 1812

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13f4515ed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 120 ; free virtual = 1786

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.633 ; gain = 0.000 ; free physical = 126 ; free virtual = 1769

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c6bfcb93

Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 127 ; free virtual = 1769
Phase 2 Global Placement | Checksum: 24b68157e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 131 ; free virtual = 1775

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24b68157e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:22 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 131 ; free virtual = 1775

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16c52226b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 123 ; free virtual = 1769

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ad0b6492

Time (s): cpu = 00:00:56 ; elapsed = 00:00:25 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 124 ; free virtual = 1768

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fc08cb07

Time (s): cpu = 00:00:57 ; elapsed = 00:00:25 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 121 ; free virtual = 1766

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14e0259dd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:31 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 122 ; free virtual = 1764

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22c7627a9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 127 ; free virtual = 1750

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25e07a0fd

Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 118 ; free virtual = 1750

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18c534a52

Time (s): cpu = 00:01:12 ; elapsed = 00:00:38 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 118 ; free virtual = 1751

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cc88bda0

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 122 ; free virtual = 1747
Phase 3 Detail Placement | Checksum: 1cc88bda0

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 2426.633 ; gain = 68.879 ; free physical = 122 ; free virtual = 1747

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1767a2046

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1767a2046

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 2433.801 ; gain = 76.047 ; free physical = 131 ; free virtual = 1758
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.968. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16ae0f861

Time (s): cpu = 00:02:10 ; elapsed = 00:01:27 . Memory (MB): peak = 2433.801 ; gain = 76.047 ; free physical = 127 ; free virtual = 1750
Phase 4.1 Post Commit Optimization | Checksum: 16ae0f861

Time (s): cpu = 00:02:11 ; elapsed = 00:01:27 . Memory (MB): peak = 2433.801 ; gain = 76.047 ; free physical = 123 ; free virtual = 1752

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16ae0f861

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2433.801 ; gain = 76.047 ; free physical = 125 ; free virtual = 1753

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16ae0f861

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2433.801 ; gain = 76.047 ; free physical = 125 ; free virtual = 1753

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.801 ; gain = 0.000 ; free physical = 125 ; free virtual = 1753
Phase 4.4 Final Placement Cleanup | Checksum: 14d7d69e8

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2433.801 ; gain = 76.047 ; free physical = 125 ; free virtual = 1753
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14d7d69e8

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2433.801 ; gain = 76.047 ; free physical = 127 ; free virtual = 1755
Ending Placer Task | Checksum: f2ce6f5c

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 2433.801 ; gain = 76.047 ; free physical = 151 ; free virtual = 1780
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:30 . Memory (MB): peak = 2433.801 ; gain = 76.047 ; free physical = 151 ; free virtual = 1780
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.801 ; gain = 0.000 ; free physical = 151 ; free virtual = 1780
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.801 ; gain = 0.000 ; free physical = 140 ; free virtual = 1774
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2433.801 ; gain = 0.000 ; free physical = 118 ; free virtual = 1772
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2433.801 ; gain = 0.000 ; free physical = 138 ; free virtual = 1757
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2433.801 ; gain = 0.000 ; free physical = 150 ; free virtual = 1770
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2444.801 ; gain = 0.000 ; free physical = 132 ; free virtual = 1748

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.384 | TNS=-862.129 |
Phase 1 Physical Synthesis Initialization | Checksum: 10abcd8bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2448.840 ; gain = 4.039 ; free physical = 127 ; free virtual = 1742
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.384 | TNS=-862.129 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 10abcd8bd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 122 ; free virtual = 1738

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 40 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_1_reg_1765[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_1_reg_1765_reg[1]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_14_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_14
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_5_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84[236].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[236]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_1_reg_1765[0].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_1_reg_1765_reg[0]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_18_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_18
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760[6].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760_reg[6]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_17_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_17
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_4_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760[8].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760_reg[8]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_2_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[239]_i_24_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[239]_i_24
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_6_fu_88[236].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_6_fu_88_reg[236]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760[5].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760_reg[5]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_18_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_18
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_1_reg_1640[3].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_1_reg_1640_reg[3]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[87]_i_2_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[87]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[91]_i_18_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[91]_i_18
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_6_fu_88[93].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_6_fu_88_reg[93]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_17_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_17
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_1_1_reg_1645[2].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_1_1_reg_1645_reg[2]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[83]_i_11_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[83]_i_11
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760[0].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760_reg[0]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_4_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_14_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_14
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[91]_i_14_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[91]_i_14
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760[7].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760_reg[7]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[239]_i_29_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[239]_i_29
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[239]_i_3_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[239]_i_3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84[238].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[238]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_2_3_reg_1515[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_2_3_reg_1515_reg[1]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_1_reg_1765[2].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_1_reg_1765_reg[2]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_16_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_16
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[219]_i_8_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[219]_i_8
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_3_3_reg_1695_reg[15]_bret__19_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_3_3_reg_1695_reg[15]_bret__19
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84[219].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[219]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_1_reg_1640[2].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_1_reg_1640_reg[2]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_13_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[231]_i_13
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[91]_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[91]_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_3_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[235]_i_3
INFO: [Physopt 32-661] Optimized 26 nets.  Re-placed 26 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 26 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.152 | TNS=-838.614 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.852 ; gain = 0.000 ; free physical = 125 ; free virtual = 1742
Phase 3 Placement Based Optimization | Checksum: 17b80da32

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 125 ; free virtual = 1742

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2472.852 ; gain = 0.000 ; free physical = 125 ; free virtual = 1742
Phase 4 Rewire | Checksum: 17b80da32

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 126 ; free virtual = 1743

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 26 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_reg_1820[4]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_reg_1820_reg[4] was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_reg_1820[3]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_reg_1820_reg[3] was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_1_reg_1825[3]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_1_reg_1825_reg[3] was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760[6]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760_reg[6] was replaced.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_reg_1820[5] was not replicated.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_1_reg_1825[2]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_1_reg_1825_reg[2] was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_reg_1700[0]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_reg_1700_reg[0] was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_reg_1820[6]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_reg_1820_reg[6] was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_1_reg_1825[4]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_1_reg_1825_reg[4] was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_0_1_reg_1705[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_reg_1820[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_1_1_reg_1485[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_reg_1820[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_2_reg_1500[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_1_reg_1825[1]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_2_1_reg_1825_reg[1] was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_reg_1780[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_0_1_reg_1705[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_0_1_reg_1785[0]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_1_reg_1640[5]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_1_reg_1640_reg[5] was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_3_reg_1520[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_1_reg_1640[1]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_1_1_reg_1640_reg[1] was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_3_reg_1760[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_reg_1540[5] was not replicated.
INFO: [Physopt 32-232] Optimized 15 nets. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.058 | TNS=-830.738 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2472.852 ; gain = 0.000 ; free physical = 122 ; free virtual = 1740
Phase 5 Critical Cell Optimization | Checksum: d5907069

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 122 ; free virtual = 1740

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: d5907069

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 122 ; free virtual = 1740

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: d5907069

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 122 ; free virtual = 1740

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: d5907069

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 122 ; free virtual = 1740

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: d5907069

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 122 ; free virtual = 1740

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 42 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 20 nets.  Swapped 428 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 428 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.940 | TNS=-795.721 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2472.852 ; gain = 0.000 ; free physical = 120 ; free virtual = 1739
Phase 10 Critical Pin Optimization | Checksum: d5907069

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 120 ; free virtual = 1739

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: d5907069

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 121 ; free virtual = 1739

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: d5907069

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 121 ; free virtual = 1739
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.852 ; gain = 0.000 ; free physical = 123 ; free virtual = 1740
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.940 | TNS=-795.721 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.232  |         23.515  |            0  |              0  |                    26  |           0  |           1  |  00:00:02  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.094  |          7.875  |            4  |              0  |                    15  |           0  |           1  |  00:00:02  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.118  |         35.017  |            0  |              0  |                    20  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.444  |         66.407  |            4  |              0  |                    61  |           0  |          11  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.852 ; gain = 0.000 ; free physical = 123 ; free virtual = 1740
Ending Physical Synthesis Task | Checksum: 1383934cd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.852 ; gain = 28.051 ; free physical = 123 ; free virtual = 1740
INFO: [Common 17-83] Releasing license: Implementation
163 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2472.852 ; gain = 39.051 ; free physical = 132 ; free virtual = 1750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2472.852 ; gain = 0.000 ; free physical = 132 ; free virtual = 1750
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2472.852 ; gain = 0.000 ; free physical = 123 ; free virtual = 1747
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2472.852 ; gain = 0.000 ; free physical = 125 ; free virtual = 1748
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 73c6961e ConstDB: 0 ShapeSum: 357d9083 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_r_tdata[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[396]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[396]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[397]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[397]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[400]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[400]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[401]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[401]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[208]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[208]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[209]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[209]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[217]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[217]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[446]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[446]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[447]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[447]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[472]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[472]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[473]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[473]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[408]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[408]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[409]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[409]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[430]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[430]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[431]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[431]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[464]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[464]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[465]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[465]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[478]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[478]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[479]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[479]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[268]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[268]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[269]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[269]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[312]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[312]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[313]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[313]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[222]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[222]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[272]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[272]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[273]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[273]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[302]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[302]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[303]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[303]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[438]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[438]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[439]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[439]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[336]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[336]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[337]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[337]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[406]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[406]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[407]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[407]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[184]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[184]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[247]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[247]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[297]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[297]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[304]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[304]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[305]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[305]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[425]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[425]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[310]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[310]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[311]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[311]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[318]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[318]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[319]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[319]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[270]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[270]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[271]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[271]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[344]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[344]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[345]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[345]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[342]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[342]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[440]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[440]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[441]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[441]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[326]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[326]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[327]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[327]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[374]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[374]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 8d27b1b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2551.016 ; gain = 68.660 ; free physical = 128 ; free virtual = 1618
Post Restoration Checksum: NetGraph: 56080308 NumContArr: 371faeb1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8d27b1b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2551.016 ; gain = 68.660 ; free physical = 126 ; free virtual = 1618

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8d27b1b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2573.012 ; gain = 90.656 ; free physical = 152 ; free virtual = 1587

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8d27b1b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2573.012 ; gain = 90.656 ; free physical = 151 ; free virtual = 1587
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18fee537e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2584.066 ; gain = 101.711 ; free physical = 139 ; free virtual = 1577
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.848 | TNS=-580.828| WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1e8637555

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2600.066 ; gain = 117.711 ; free physical = 134 ; free virtual = 1573

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 236d34d0e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 2626.066 ; gain = 143.711 ; free physical = 134 ; free virtual = 1557

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5761
 Number of Nodes with overlaps = 2510
 Number of Nodes with overlaps = 1339
 Number of Nodes with overlaps = 656
 Number of Nodes with overlaps = 318
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.323 | TNS=-1310.464| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26915ad26

Time (s): cpu = 00:03:21 ; elapsed = 00:01:12 . Memory (MB): peak = 2626.066 ; gain = 143.711 ; free physical = 126 ; free virtual = 1562

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 474
 Number of Nodes with overlaps = 340
 Number of Nodes with overlaps = 274
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.174 | TNS=-1260.519| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17c040e90

Time (s): cpu = 00:04:28 ; elapsed = 00:01:46 . Memory (MB): peak = 2626.066 ; gain = 143.711 ; free physical = 148 ; free virtual = 1565

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 263
 Number of Nodes with overlaps = 221
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 37
Phase 4.3 Global Iteration 2 | Checksum: 20b9880db

Time (s): cpu = 00:05:14 ; elapsed = 00:02:08 . Memory (MB): peak = 2626.066 ; gain = 143.711 ; free physical = 151 ; free virtual = 1570
Phase 4 Rip-up And Reroute | Checksum: 20b9880db

Time (s): cpu = 00:05:14 ; elapsed = 00:02:08 . Memory (MB): peak = 2626.066 ; gain = 143.711 ; free physical = 151 ; free virtual = 1570

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20b9880db

Time (s): cpu = 00:05:16 ; elapsed = 00:02:08 . Memory (MB): peak = 2626.066 ; gain = 143.711 ; free physical = 151 ; free virtual = 1570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.174 | TNS=-1260.519| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 25b9afa68

Time (s): cpu = 00:05:18 ; elapsed = 00:02:09 . Memory (MB): peak = 2632.066 ; gain = 149.711 ; free physical = 132 ; free virtual = 1557

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25b9afa68

Time (s): cpu = 00:05:18 ; elapsed = 00:02:09 . Memory (MB): peak = 2632.066 ; gain = 149.711 ; free physical = 132 ; free virtual = 1557
Phase 5 Delay and Skew Optimization | Checksum: 25b9afa68

Time (s): cpu = 00:05:18 ; elapsed = 00:02:09 . Memory (MB): peak = 2632.066 ; gain = 149.711 ; free physical = 132 ; free virtual = 1557

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 212927116

Time (s): cpu = 00:05:20 ; elapsed = 00:02:10 . Memory (MB): peak = 2632.066 ; gain = 149.711 ; free physical = 131 ; free virtual = 1556
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.174 | TNS=-1243.415| WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 212927116

Time (s): cpu = 00:05:20 ; elapsed = 00:02:10 . Memory (MB): peak = 2632.066 ; gain = 149.711 ; free physical = 131 ; free virtual = 1557
Phase 6 Post Hold Fix | Checksum: 212927116

Time (s): cpu = 00:05:20 ; elapsed = 00:02:10 . Memory (MB): peak = 2632.066 ; gain = 149.711 ; free physical = 131 ; free virtual = 1557

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.6588 %
  Global Horizontal Routing Utilization  = 7.30646 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y20 -> INT_L_X44Y20
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y34 -> INT_R_X39Y34
   INT_R_X39Y33 -> INT_R_X39Y33
   INT_R_X43Y32 -> INT_R_X43Y32
   INT_R_X39Y30 -> INT_R_X39Y30
   INT_R_X41Y30 -> INT_R_X41Y30
West Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y19 -> INT_L_X32Y19

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 18f6a1e43

Time (s): cpu = 00:05:20 ; elapsed = 00:02:10 . Memory (MB): peak = 2632.066 ; gain = 149.711 ; free physical = 129 ; free virtual = 1556

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18f6a1e43

Time (s): cpu = 00:05:20 ; elapsed = 00:02:10 . Memory (MB): peak = 2634.066 ; gain = 151.711 ; free physical = 128 ; free virtual = 1555

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17141e680

Time (s): cpu = 00:05:21 ; elapsed = 00:02:11 . Memory (MB): peak = 2634.066 ; gain = 151.711 ; free physical = 127 ; free virtual = 1556

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.174 | TNS=-1243.415| WHS=0.095  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17141e680

Time (s): cpu = 00:05:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2634.066 ; gain = 151.711 ; free physical = 126 ; free virtual = 1556
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2634.066 ; gain = 151.711 ; free physical = 177 ; free virtual = 1608

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
182 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:26 ; elapsed = 00:02:13 . Memory (MB): peak = 2634.066 ; gain = 161.215 ; free physical = 168 ; free virtual = 1609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.066 ; gain = 0.000 ; free physical = 164 ; free virtual = 1609
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.066 ; gain = 0.000 ; free physical = 143 ; free virtual = 1599
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2634.066 ; gain = 0.000 ; free physical = 115 ; free virtual = 1599
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
194 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 14:04:06 2020...
[Sun Apr 19 14:04:11 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:05:05 . Memory (MB): peak = 2453.727 ; gain = 4.000 ; free physical = 1435 ; free virtual = 2890
INFO: [Netlist 29-17] Analyzing 1005 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2693.648 ; gain = 24.719 ; free physical = 1207 ; free virtual = 2682
Restored from archive | CPU: 1.240000 secs | Memory: 21.340698 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2693.648 ; gain = 24.719 ; free physical = 1207 ; free virtual = 2682
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2693.648 ; gain = 0.000 ; free physical = 1208 ; free virtual = 2683
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2693.648 ; gain = 239.922 ; free physical = 1208 ; free virtual = 2683
Running report: report_route_status -file ./report/top_status_routed.rpt
Contents of report file './report/top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       27359 :
       # of nets not needing routing.......... :        8024 :
           # of internally routed nets........ :        6911 :
           # of implicitly routed ports....... :        1113 :
       # of routable nets..................... :       19335 :
           # of fully routed nets............. :       19335 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 14:04:19 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.170ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 2.214ns (37.869%)  route 3.632ns (62.131%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
    SLICE_X37Y28         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/Q
                         net (fo=3, routed)           1.285     2.714    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740[7]
    SLICE_X23Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.838 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_25/O
                         net (fo=1, routed)           0.663     3.501    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_25_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.051 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.051    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_12_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_9/O[1]
                         net (fo=3, routed)           0.509     4.884    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_9_n_6
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.306     5.190 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_2/O
                         net (fo=1, routed)           0.496     5.685    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.455     6.140 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_1/O[3]
                         net (fo=5, routed)           0.679     6.819    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123_ap_return__0__0[175]
    SLICE_X21Y30         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X21Y30         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[175]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)       -0.240     5.649    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[175]
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                 -1.170    

Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_7_fu_92_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 2.214ns (37.638%)  route 3.668ns (62.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
    SLICE_X37Y28         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/Q
                         net (fo=3, routed)           1.285     2.714    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740[7]
    SLICE_X23Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.838 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_25/O
                         net (fo=1, routed)           0.663     3.501    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_25_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.051 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.051    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_12_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_9/O[1]
                         net (fo=3, routed)           0.509     4.884    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_9_n_6
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.306     5.190 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_2/O
                         net (fo=1, routed)           0.496     5.685    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.455     6.140 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_1/O[3]
                         net (fo=5, routed)           0.715     6.855    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123_ap_return__0__0[175]
    SLICE_X22Y34         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_7_fu_92_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X22Y34         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_7_fu_92_reg[175]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X22Y34         FDRE (Setup_fdre_C_D)       -0.198     5.691    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_7_fu_92_reg[175]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.337ns (38.218%)  route 3.778ns (61.782%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X55Y36         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[42]/Q
                         net (fo=68, routed)          1.248     2.677    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_10_0[2]
    SLICE_X67Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.801 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_22/O
                         net (fo=1, routed)           0.768     3.569    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_22_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.954 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.954    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_13_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.288 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[14]_i_11/O[1]
                         net (fo=6, routed)           0.813     5.101    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[14]_i_11_n_6
    SLICE_X71Y39         LUT5 (Prop_lut5_I1_O)        0.303     5.404 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_3/O
                         net (fo=1, routed)           0.949     6.353    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_3_n_0
    SLICE_X72Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.751 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_1_n_0
    SLICE_X72Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.865 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.865    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[14]_i_1_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.088 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.088    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_fu_1054_p2[15]
    SLICE_X72Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
    SLICE_X72Y40         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X72Y40         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[15]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 -1.137    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 2.334ns (38.188%)  route 3.778ns (61.812%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X55Y36         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[42]/Q
                         net (fo=68, routed)          1.248     2.677    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_10_0[2]
    SLICE_X67Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.801 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_22/O
                         net (fo=1, routed)           0.768     3.569    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_22_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.954 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.954    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_13_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.288 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[14]_i_11/O[1]
                         net (fo=6, routed)           0.813     5.101    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[14]_i_11_n_6
    SLICE_X71Y39         LUT5 (Prop_lut5_I1_O)        0.303     5.404 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_3/O
                         net (fo=1, routed)           0.949     6.353    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_3_n_0
    SLICE_X72Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.751 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_1_n_0
    SLICE_X72Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.085 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.085    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_fu_1054_p2[12]
    SLICE_X72Y39         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
    SLICE_X72Y39         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[12]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X72Y39         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[12]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.113ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 2.313ns (37.975%)  route 3.778ns (62.025%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X55Y36         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[42]/Q
                         net (fo=68, routed)          1.248     2.677    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_10_0[2]
    SLICE_X67Y35         LUT6 (Prop_lut6_I1_O)        0.124     2.801 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_22/O
                         net (fo=1, routed)           0.768     3.569    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_22_n_0
    SLICE_X67Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.954 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.954    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_13_n_0
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.288 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[14]_i_11/O[1]
                         net (fo=6, routed)           0.813     5.101    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[14]_i_11_n_6
    SLICE_X71Y39         LUT5 (Prop_lut5_I1_O)        0.303     5.404 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_3/O
                         net (fo=1, routed)           0.949     6.353    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805[10]_i_3_n_0
    SLICE_X72Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     6.751 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.751    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[10]_i_1_n_0
    SLICE_X72Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.064 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U62/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_1_1_reg_1805_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.064    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_fu_1054_p2[14]
    SLICE_X72Y39         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
    SLICE_X72Y39         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[14]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X72Y39         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_3_1_1_reg_1805_reg[14]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -7.064    
  -------------------------------------------------------------------
                         slack                                 -1.113    

Slack (VIOLATED) :        -1.109ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_7_fu_92_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 2.198ns (37.882%)  route 3.604ns (62.118%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
    SLICE_X37Y28         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/Q
                         net (fo=3, routed)           1.285     2.714    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740[7]
    SLICE_X23Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.838 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_25/O
                         net (fo=1, routed)           0.663     3.501    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_25_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.051 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.051    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_12_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.270 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_9/O[0]
                         net (fo=3, routed)           0.327     4.598    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_9_n_7
    SLICE_X20Y28         LUT3 (Prop_lut3_I0_O)        0.295     4.893 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_3/O
                         net (fo=1, routed)           0.618     5.510    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_3_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     6.064 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_1/O[2]
                         net (fo=5, routed)           0.711     6.775    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123_ap_return__0__0[174]
    SLICE_X22Y34         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_7_fu_92_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X22Y34         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_7_fu_92_reg[174]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X22Y34         FDRE (Setup_fdre_C_D)       -0.223     5.666    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_7_fu_92_reg[174]
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                 -1.109    

Slack (VIOLATED) :        -1.106ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_3_reg_1475_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[207]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 2.322ns (40.239%)  route 3.449ns (59.761%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
    SLICE_X60Y21         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_3_reg_1475_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_3_reg_1475_reg[6]/Q
                         net (fo=3, routed)           0.819     2.248    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/p_Result_17_0_3_reg_1475[6]
    SLICE_X66Y20         LUT3 (Prop_lut3_I0_O)        0.124     2.372 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[203]_i_13/O
                         net (fo=1, routed)           0.756     3.128    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[203]_i_13_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.513 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[203]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.513    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[203]_i_12_n_0
    SLICE_X67Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.735 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[207]_i_12/O[0]
                         net (fo=3, routed)           0.508     4.243    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[207]_i_12_n_7
    SLICE_X69Y25         LUT3 (Prop_lut3_I0_O)        0.299     4.542 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[203]_i_4/O
                         net (fo=1, routed)           0.613     5.155    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[203]_i_4_n_0
    SLICE_X68Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.662 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.662    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[203]_i_1_n_0
    SLICE_X68Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.991 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[207]_i_1/O[3]
                         net (fo=5, routed)           0.752     6.744    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123_ap_return__0__0[207]
    SLICE_X71Y27         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X71Y27         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[207]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X71Y27         FDRE (Setup_fdre_C_D)       -0.251     5.638    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[207]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 -1.106    

Slack (VIOLATED) :        -1.098ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_0_2_1_reg_1585_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 2.648ns (43.580%)  route 3.428ns (56.420%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X48Y35         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[74]/Q
                         net (fo=68, routed)          1.380     2.809    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585_reg[10]_i_10_0[2]
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.933 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585[14]_i_19/O
                         net (fo=2, routed)           0.773     3.705    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585[14]_i_19_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585[14]_i_23/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585[14]_i_23_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.362 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.362    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585_reg[14]_i_11_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.581 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585_reg[15]_i_4/O[0]
                         net (fo=5, routed)           0.694     5.275    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585_reg[15]_i_4_n_7
    SLICE_X58Y41         LUT5 (Prop_lut5_I1_O)        0.295     5.570 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585[14]_i_4/O
                         net (fo=2, routed)           0.582     6.152    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585[14]_i_4_n_0
    SLICE_X59Y42         LUT5 (Prop_lut5_I0_O)        0.124     6.276 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585[14]_i_8/O
                         net (fo=1, routed)           0.000     6.276    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585[14]_i_8_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.826 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.826    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585_reg[14]_i_1_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.049 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U18/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_1_reg_1585_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.049    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_0_2_1_fu_718_p2[15]
    SLICE_X59Y43         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_0_2_1_reg_1585_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
    SLICE_X59Y43         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_0_2_1_reg_1585_reg[15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X59Y43         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_0_2_1_reg_1585_reg[15]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                 -1.098    

Slack (VIOLATED) :        -1.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_1_reg_1720_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.529ns (41.687%)  route 3.538ns (58.313%))
  Logic Levels:           7  (CARRY4=3 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X60Y32         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/tmp_3_reg_505_reg[36]/Q
                         net (fo=54, routed)          1.313     2.742    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720_reg[14]_i_10_1[4]
    SLICE_X47Y35         LUT6 (Prop_lut6_I5_O)        0.124     2.866 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720[14]_i_13/O
                         net (fo=2, routed)           0.704     3.570    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720[14]_i_13_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.124     3.694 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720[14]_i_17/O
                         net (fo=1, routed)           0.000     3.694    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720[14]_i_17_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.334 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720_reg[14]_i_10/O[3]
                         net (fo=4, routed)           0.855     5.189    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720_reg[14]_i_10_n_4
    SLICE_X35Y36         LUT6 (Prop_lut6_I0_O)        0.306     5.495 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720[14]_i_5/O
                         net (fo=2, routed)           0.665     6.161    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720[14]_i_5_n_0
    SLICE_X33Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.285 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720[14]_i_9/O
                         net (fo=1, routed)           0.000     6.285    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720[14]_i_9_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.817 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.817    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720_reg[14]_i_1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.040 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/top_mul_8s_8ns_16_1_1_U45/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_1_reg_1720_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.040    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_1_fu_936_p2[15]
    SLICE_X33Y38         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_1_reg_1720_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
    SLICE_X33Y38         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_1_reg_1720_reg[15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X33Y38         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_1_reg_1720_reg[15]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -7.040    
  -------------------------------------------------------------------
                         slack                                 -1.089    

Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_0_1_1_reg_1565_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 2.154ns (37.321%)  route 3.618ns (62.679%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
    SLICE_X64Y27         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_0_1_1_reg_1565_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_0_1_1_reg_1565_reg[6]/Q
                         net (fo=3, routed)           0.895     2.324    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_0_1_1_reg_1565[6]
    SLICE_X72Y28         LUT3 (Prop_lut3_I1_O)        0.124     2.448 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[75]_i_11/O
                         net (fo=1, routed)           0.686     3.134    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[75]_i_11_n_0
    SLICE_X73Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.519 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[75]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.519    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[75]_i_10_n_0
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.633 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[79]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.633    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[79]_i_10_n_0
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.855 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[79]_i_9/O[0]
                         net (fo=3, routed)           0.596     4.451    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[79]_i_9_n_7
    SLICE_X77Y30         LUT3 (Prop_lut3_I2_O)        0.299     4.750 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[79]_i_3/O
                         net (fo=1, routed)           0.612     5.362    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[79]_i_3_n_0
    SLICE_X76Y30         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.916 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[79]_i_1/O[2]
                         net (fo=5, routed)           0.828     6.745    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123_ap_return[78]
    SLICE_X75Y28         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X75Y28         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[78]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X75Y28         FDRE (Setup_fdre_C_D)       -0.221     5.668    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_5_fu_84_reg[78]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                 -1.077    





Running report: report_utilization -file ./report/top_utilization_routed.rpt
Contents of report file './report/top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 14:04:20 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs              |  8226 |     0 |     53200 | 15.46 |
|   LUT as Logic          |  8226 |     0 |     53200 | 15.46 |
|   LUT as Memory         |     0 |     0 |     17400 |  0.00 |
| Slice Registers         | 12108 |     0 |    106400 | 11.38 |
|   Register as Flip Flop | 12108 |     0 |    106400 | 11.38 |
|   Register as Latch     |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                |     0 |     0 |     26600 |  0.00 |
| F8 Muxes                |     0 |     0 |     13300 |  0.00 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 17    |          Yes |         Set |            - |
| 12091 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  3918 |     0 |     13300 | 29.46 |
|   SLICEL                                   |  2857 |     0 |           |       |
|   SLICEM                                   |  1061 |     0 |           |       |
| LUT as Logic                               |  8226 |     0 |     53200 | 15.46 |
|   using O5 output only                     |     8 |       |           |       |
|   using O6 output only                     |  6185 |       |           |       |
|   using O5 and O6                          |  2033 |       |           |       |
| LUT as Memory                              |     0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            | 12108 |     0 |    106400 | 11.38 |
|   Register driven from within the Slice    |  3983 |       |           |       |
|   Register driven from outside the Slice   |  8125 |       |           |       |
|     LUT in front of the register is unused |  5599 |       |           |       |
|     LUT in front of the register is used   |  2526 |       |           |       |
| Unique Control Sets                        |    43 |       |     13300 |  0.32 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |       280 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    4 |     0 |       220 |  1.82 |
|   DSP48E1 only |    4 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 12091 |        Flop & Latch |
| LUT6     |  3076 |                 LUT |
| LUT4     |  2657 |                 LUT |
| LUT3     |  2227 |                 LUT |
| LUT2     |  1429 |                 LUT |
| CARRY4   |  1001 |          CarryLogic |
| LUT5     |   833 |                 LUT |
| LUT1     |    37 |                 LUT |
| FDSE     |    17 |        Flop & Latch |
| DSP48E1  |     4 |    Block Arithmetic |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 14:04:20 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/top_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 566 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 553 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.170    -1237.185                   3671                23937        0.096        0.000                      0                23937        2.000        0.000                       0                 12112  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.170    -1237.185                   3671                23937        0.096        0.000                      0                23937        2.000        0.000                       0                 12112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         3671  Failing Endpoints,  Worst Slack       -1.170ns,  Total Violation    -1237.185ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.170ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 2.214ns (37.869%)  route 3.632ns (62.131%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/ap_clk
    SLICE_X37Y28         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740_reg[7]/Q
                         net (fo=3, routed)           1.285     2.714    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/tmp_V_0_2_2_reg_1740[7]
    SLICE_X23Y24         LUT3 (Prop_lut3_I2_O)        0.124     2.838 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_25/O
                         net (fo=1, routed)           0.663     3.501    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_25_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.051 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.051    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_12_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.374 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_9/O[1]
                         net (fo=3, routed)           0.509     4.884    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_9_n_6
    SLICE_X21Y28         LUT3 (Prop_lut3_I0_O)        0.306     5.190 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_2/O
                         net (fo=1, routed)           0.496     5.685    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510[175]_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.455     6.140 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123/res_0_V_reg_510_reg[175]_i_1/O[3]
                         net (fo=5, routed)           0.679     6.819    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/grp_Normal_GemmAdd_fu_123_ap_return__0__0[175]
    SLICE_X21Y30         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X21Y30         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[175]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)       -0.240     5.649    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/res_3_V_fu_96_reg[175]
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                 -1.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc41_U0/tmp_V_3_reg_170_reg[159]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/B_1_V_reg_461_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/ap_clk
    SLICE_X19Y12         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/tmp_V_3_reg_170_reg[159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y12         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/tmp_V_3_reg_170_reg[159]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/B_3_V_reg_481_reg[127]_0[159]
    SLICE_X18Y12         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/B_1_V_reg_461_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12111, unset)        0.432     0.432    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/ap_clk
    SLICE_X18Y12         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/B_1_V_reg_461_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y12         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/Loop_1_proc41_U0/grp_Normal_Gemm_8_fu_99/B_1_V_reg_461_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X4Y1   bd_0_i/hls_inst/inst/AddLast_512_200u_U0/top_mul_32s_9ns_32_5_1_U88/top_mul_32s_9ns_32_5_1_MulnS_0_U/buff2_reg__0/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         2.500       2.000      SLICE_X90Y2  bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C       n/a            0.500         2.500       2.000      SLICE_X90Y2  bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=-1.170455, worst hold slack (WHS)=0.095518, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-1.170455) is less than 0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 3918 8226 12108 4 0 0 0 0 0 0
HLS EXTRACTION: generated /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/report/verilog/top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             HLS_proj2
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Sun Apr 19 14:04:20 CST 2020

#=== Post-Implementation Resource usage ===
SLICE:         3918
LUT:           8226
FF:           12108
DSP:              4
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    6.073
CP achieved post-implementation:    6.170
Timing not met

HLS EXTRACTION: generated /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj2/solution1/impl/report/verilog/top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 14:04:20 2020...
