int T_1 F_1 ( const struct V_1 * V_2 , T_2 V_3 , T_2 V_4 )\r\n{\r\nif ( V_5 )\r\nreturn V_5 ( V_2 , V_3 , V_4 ) ;\r\nelse\r\nF_2 ( L_1 ) ;\r\n}\r\nint F_3 ( struct V_1 * V_2 )\r\n{\r\nT_3 V_6 ;\r\nT_4 V_7 ;\r\nint V_8 ;\r\nF_4 ( V_2 , V_9 , 64 / 4 ) ;\r\nF_4 ( V_2 , V_10 , 64 ) ;\r\nF_5 ( V_2 , V_11 , & V_6 ) ;\r\nV_6 |= V_12 | V_13 ;\r\nF_6 ( V_2 , V_11 , V_6 ) ;\r\nif ( V_2 -> V_14 ) {\r\nF_4 ( V_2 , V_15 , 64 ) ;\r\nF_5 ( V_2 , V_16 , & V_6 ) ;\r\nV_6 |= V_17 | V_18 ;\r\nF_6 ( V_2 , V_16 , V_6 ) ;\r\n}\r\nV_8 = F_7 ( V_2 , V_19 ) ;\r\nif ( V_8 ) {\r\nF_5 ( V_2 , V_8 + V_20 , & V_6 ) ;\r\nV_6 |= V_21 ;\r\nV_6 |= V_22 ;\r\nV_6 |= V_23 ;\r\nV_6 |= V_24 ;\r\nF_6 ( V_2 , V_8 + V_20 , V_6 ) ;\r\n}\r\nV_8 = F_8 ( V_2 , V_25 ) ;\r\nif ( V_8 ) {\r\nF_9 ( V_2 , V_8 + V_26 ,\r\n& V_7 ) ;\r\nF_10 ( V_2 , V_8 + V_26 ,\r\nV_7 ) ;\r\nF_10 ( V_2 , V_8 + V_27 , 0 ) ;\r\nF_9 ( V_2 , V_8 + V_28 , & V_7 ) ;\r\nF_10 ( V_2 , V_8 + V_28 , V_7 ) ;\r\nF_10 ( V_2 , V_8 + V_29 , 0 ) ;\r\nF_9 ( V_2 , V_8 + V_30 , & V_7 ) ;\r\nif ( V_6 & V_31 )\r\nV_6 |= V_32 ;\r\nif ( V_6 & V_33 )\r\nV_6 |= V_34 ;\r\nF_10 ( V_2 , V_8 + V_30 , V_7 ) ;\r\nF_10 ( V_2 , V_8 + V_35 ,\r\nV_36 |\r\nV_37 |\r\nV_38 ) ;\r\nF_9 ( V_2 , V_8 + V_39 , & V_7 ) ;\r\nF_10 ( V_2 , V_8 + V_39 , V_7 ) ;\r\n}\r\nV_2 -> V_2 . V_40 . V_41 = V_42 ;\r\nreturn 0 ;\r\n}\r\nconst char * F_11 ( void )\r\n{\r\nswitch ( V_43 -> V_44 ) {\r\ncase V_45 :\r\nreturn L_2 ;\r\ncase V_46 :\r\ncase V_47 :\r\ncase V_48 :\r\nreturn L_3 ;\r\ncase V_49 :\r\nreturn L_4 ;\r\ncase V_50 :\r\ncase V_51 :\r\ndefault:\r\nreturn L_5 ;\r\n}\r\n}\r\nint T_1 F_12 ( const struct V_1 * V_2 ,\r\nT_2 V_3 , T_2 V_4 )\r\n{\r\nint V_52 ;\r\nconst char * V_53 ;\r\nint V_54 ;\r\nV_53 = F_11 () ;\r\nV_54 = V_2 -> V_55 >> 3 ;\r\nif ( V_54 < strlen ( V_53 ) )\r\nV_52 = ( ( V_53 [ V_54 ] - 'A' + V_4 - 1 ) & 3 ) +\r\nV_56 ;\r\nelse\r\nV_52 = ( ( V_3 + V_4 - 3 ) & 3 ) + V_56 ;\r\nreturn V_52 ;\r\n}\r\nstatic int F_13 ( struct V_57 * V_58 , unsigned int V_55 ,\r\nint V_59 , int V_60 , T_5 * V_61 )\r\n{\r\nunion V_62 V_63 ;\r\nV_63 . V_64 = 0 ;\r\nV_63 . V_65 . V_66 = 2 ;\r\nV_63 . V_65 . V_67 = 1 ;\r\nV_63 . V_65 . V_68 = 3 ;\r\nV_63 . V_65 . V_69 = 1 ;\r\nV_63 . V_65 . V_70 = 1 ;\r\nV_63 . V_65 . V_58 = V_58 -> V_71 ;\r\nV_63 . V_65 . V_2 = V_55 >> 3 ;\r\nV_63 . V_65 . V_72 = V_55 & 0x7 ;\r\nV_63 . V_65 . V_59 = V_59 ;\r\n#if V_73\r\nF_14 ( V_73 ) ;\r\n#endif\r\nswitch ( V_60 ) {\r\ncase 4 :\r\n* V_61 = F_15 ( F_16 ( V_63 . V_64 ) ) ;\r\nreturn V_74 ;\r\ncase 2 :\r\n* V_61 = F_17 ( F_18 ( V_63 . V_64 ) ) ;\r\nreturn V_74 ;\r\ncase 1 :\r\n* V_61 = F_19 ( V_63 . V_64 ) ;\r\nreturn V_74 ;\r\n}\r\nreturn V_75 ;\r\n}\r\nstatic int F_20 ( struct V_57 * V_58 , unsigned int V_55 ,\r\nint V_59 , int V_60 , T_5 V_61 )\r\n{\r\nunion V_62 V_63 ;\r\nV_63 . V_64 = 0 ;\r\nV_63 . V_65 . V_66 = 2 ;\r\nV_63 . V_65 . V_67 = 1 ;\r\nV_63 . V_65 . V_68 = 3 ;\r\nV_63 . V_65 . V_69 = 1 ;\r\nV_63 . V_65 . V_70 = 1 ;\r\nV_63 . V_65 . V_58 = V_58 -> V_71 ;\r\nV_63 . V_65 . V_2 = V_55 >> 3 ;\r\nV_63 . V_65 . V_72 = V_55 & 0x7 ;\r\nV_63 . V_65 . V_59 = V_59 ;\r\n#if V_73\r\nF_14 ( V_73 ) ;\r\n#endif\r\nswitch ( V_60 ) {\r\ncase 4 :\r\nF_21 ( V_63 . V_64 , F_22 ( V_61 ) ) ;\r\nreturn V_74 ;\r\ncase 2 :\r\nF_23 ( V_63 . V_64 , F_24 ( V_61 ) ) ;\r\nreturn V_74 ;\r\ncase 1 :\r\nF_25 ( V_63 . V_64 , V_61 ) ;\r\nreturn V_74 ;\r\n}\r\nreturn V_75 ;\r\n}\r\nstatic void F_26 ( void )\r\n{\r\nunion V_76 V_77 ;\r\nunion V_78 V_79 ;\r\nunion V_80 V_81 ;\r\nunion V_82 V_83 ;\r\nunion V_84 V_85 ;\r\nunion V_86 V_87 ;\r\nunion V_88 V_89 ;\r\nF_27 ( V_90 , 0x1 ) ;\r\nF_28 ( V_90 ) ;\r\nF_14 ( 2000 ) ;\r\nV_79 . V_64 = 0 ;\r\nV_79 . V_65 . V_91 = 1 ;\r\nV_79 . V_65 . V_92 = 1 ;\r\nF_27 ( V_93 , V_79 . V_64 ) ;\r\nF_27 ( V_90 , 0x4 ) ;\r\nF_28 ( V_90 ) ;\r\nF_14 ( 2000 ) ;\r\nV_81 . T_5 = 0 ;\r\nV_81 . V_65 . V_94 = 1 ;\r\nV_81 . V_65 . V_95 = 1 ;\r\nV_81 . V_65 . V_96 = 1 ;\r\nV_81 . V_65 . V_97 = 1 ;\r\nV_81 . V_65 . V_98 = 1 ;\r\nV_81 . V_65 . V_99 = 1 ;\r\nif ( V_100 == V_101 ) {\r\nV_81 . V_65 . V_102 = V_103 ;\r\nV_81 . V_65 . V_104 = 1 ;\r\nV_81 . V_65 . V_105 = 1 ;\r\nV_81 . V_65 . V_106 = 1 ;\r\nV_81 . V_65 . V_107 = 1 ;\r\nV_81 . V_65 . V_108 = 1 ;\r\n}\r\nF_29 ( V_109 , V_81 . T_5 ) ;\r\nF_14 ( 2000 ) ;\r\nV_81 . T_5 = F_30 ( V_109 ) ;\r\nF_31 ( L_6 ,\r\nV_81 . V_65 . V_110 ? L_7 : L_8 ,\r\nV_81 . V_65 . V_111 ? L_9 : L_10 ) ;\r\nif ( F_32 ( V_112 ) || F_32 ( V_113 ) ) {\r\nunion V_114 V_115 ;\r\nunion V_114 V_116 ;\r\nunsigned long V_117 , V_118 ;\r\nV_115 . V_64 = F_28 ( V_119 ) ;\r\nV_117 = F_33 () ;\r\nF_14 ( 1000 ) ;\r\nV_116 . V_64 = F_28 ( V_119 ) ;\r\nV_117 = F_33 () - V_117 ;\r\nV_118 = ( V_116 . V_65 . V_120 - V_115 . V_65 . V_120 ) /\r\n( V_117 / ( V_121 / 1000000 ) ) ;\r\nF_31 ( L_11 , V_118 ) ;\r\n}\r\nif ( V_81 . V_65 . V_110 ) {\r\nV_83 . T_5 = 0 ;\r\nV_83 . V_65 . V_122 = 4 ;\r\nV_83 . V_65 . V_123 = 2 ;\r\nV_83 . V_65 . V_124 = 1 ;\r\nF_29 ( V_125 , V_83 . T_5 ) ;\r\n}\r\nV_77 . T_5 = 0 ;\r\nV_77 . V_65 . V_126 = 1 ;\r\nV_77 . V_65 . V_127 = 1 ;\r\nV_77 . V_65 . V_128 = 1 ;\r\nV_77 . V_65 . V_129 = 1 ;\r\nV_77 . V_65 . V_130 = 1 ;\r\nF_29 ( V_131 , V_77 . T_5 ) ;\r\n#ifdef F_34\r\n{\r\nunion V_132 V_133 ;\r\nV_133 . V_64 = 0 ;\r\nV_133 . V_65 . V_134 = 1 ;\r\nF_27 ( V_135 , V_133 . V_64 ) ;\r\n}\r\n#endif\r\nV_85 . T_5 = 0 ;\r\nV_85 . V_65 . V_136 = 1 ;\r\nF_29 ( V_137 , V_85 . T_5 ) ;\r\nV_87 . T_5 = 0 ;\r\nV_87 . V_65 . V_138 = 0xff ;\r\nV_87 . V_65 . V_139 = 1 ;\r\nF_29 ( V_140 , V_87 . T_5 ) ;\r\nV_89 . T_5 = 0 ;\r\nV_89 . V_65 . V_141 = 7 ;\r\nV_89 . V_65 . V_142 = 0xe8 ;\r\nV_89 . V_65 . V_143 = 1 ;\r\nV_89 . V_65 . V_144 = 1 ;\r\nV_89 . V_65 . V_145 = 1 ;\r\nV_89 . V_65 . V_146 = 3 ;\r\nF_29 ( V_147 , V_89 . T_5 ) ;\r\nF_29 ( V_148 , 0x21 ) ;\r\nF_29 ( V_149 , 0x31 ) ;\r\nF_29 ( V_150 , 0x31 ) ;\r\n}\r\nstatic int T_1 F_35 ( void )\r\n{\r\nunion V_151 V_152 ;\r\nint V_153 ;\r\nif ( F_36 ( V_154 ) )\r\nreturn 0 ;\r\nV_5 = F_12 ;\r\nif ( F_32 ( V_155 ) ||\r\nF_32 ( V_156 ) ||\r\nF_32 ( V_157 ) )\r\nV_100 = V_158 ;\r\nelse\r\nV_100 = V_101 ;\r\nF_37 ( V_159 ) ;\r\nV_160 . V_161 = 0 ;\r\nV_160 . V_162 = V_163 - 1 ;\r\nif ( ! F_38 () ) {\r\nF_31 ( L_12 ) ;\r\nreturn 0 ;\r\n}\r\nF_31 ( L_13 ,\r\n( V_100 ==\r\nV_101 ) ? L_14 : L_15 ) ;\r\nF_26 () ;\r\nV_152 . V_64 = 0 ;\r\nV_152 . V_65 . V_164 = 1 ;\r\nV_152 . V_65 . V_165 = 1 ;\r\nV_152 . V_65 . V_166 = 0 ;\r\nV_152 . V_65 . V_167 = 0 ;\r\nV_152 . V_65 . V_168 = 0 ;\r\nV_152 . V_65 . V_169 = 0 ;\r\nV_152 . V_65 . V_170 = 0 ;\r\nF_27 ( V_171 , V_152 . V_64 ) ;\r\nF_29 ( V_172 ,\r\n( T_5 ) ( V_173 & 0xffffffffull ) ) ;\r\nF_29 ( V_174 ,\r\n( T_5 ) ( V_173 >> 32 ) ) ;\r\nif ( V_100 == V_101 ) {\r\nF_29 ( V_175 , 0 ) ;\r\nF_29 ( V_176 , 0 ) ;\r\nF_29 ( V_177 , 2ul << 30 ) ;\r\nF_29 ( V_178 , 0 ) ;\r\nV_179 = 0x80000000ull ;\r\nfor ( V_153 = 0 ; V_153 < 32 ; V_153 ++ ) {\r\nunion V_180 V_181 ;\r\nV_181 . T_5 = 0 ;\r\nV_181 . V_65 . V_182 =\r\n( V_179 >> 22 ) + V_153 ;\r\nV_181 . V_65 . V_183 = 1 ;\r\nV_181 . V_65 . V_184 = 1 ;\r\nV_181 . V_65 . V_185 = 1 ;\r\nF_29 ( F_39 ( V_153 ) ,\r\nV_181 . T_5 ) ;\r\n}\r\nV_186 . V_161 =\r\nV_187 + ( 4ul << 30 ) -\r\n( V_188 << 20 ) ;\r\nV_186 . V_162 =\r\nV_186 . V_161 + ( 1ul << 30 ) ;\r\n} else {\r\nF_29 ( V_175 , 128ul << 20 ) ;\r\nF_29 ( V_176 , 0 ) ;\r\nF_29 ( V_177 , 0 ) ;\r\nF_29 ( V_178 , 0 ) ;\r\nV_179 =\r\nF_40 ( V_189 ) & ~ ( ( 1ull << 22 ) - 1 ) ;\r\nfor ( V_153 = 0 ; V_153 < 32 ; V_153 ++ ) {\r\nunion V_180 V_181 ;\r\nV_181 . T_5 = 0 ;\r\nV_181 . V_65 . V_182 =\r\n( V_179 >> 22 ) + V_153 ;\r\nV_181 . V_65 . V_183 = 1 ;\r\nV_181 . V_65 . V_184 = 1 ;\r\nV_181 . V_65 . V_185 = 1 ;\r\nF_29 ( F_39 ( V_153 ) ,\r\nV_181 . T_5 ) ;\r\n}\r\nV_186 . V_161 =\r\nV_187 + ( 128ul << 20 ) +\r\n( 4ul << 10 ) ;\r\nV_186 . V_162 =\r\nV_186 . V_161 + ( 1ul << 30 ) ;\r\n}\r\nF_41 ( & V_190 ) ;\r\nF_27 ( V_191 , - 1 ) ;\r\nF_42 () ;\r\nreturn 0 ;\r\n}
