
*** Running vivado
    with args -log system_withPL_wrapper.rdi -applog -m32 -messageDb vivado.pb -mode batch -source system_withPL_wrapper.tcl -notrace


****** Vivado v2013.4
  **** SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from E:/programming/tools/xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [E:/programming/tools/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/programming/tools/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_withPL_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from E:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from E:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from E:/programming/tools/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from E:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from E:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from E:/programming/tools/xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [e:/programming/project/Embedded/Vivado/MicroZed_PLtest/MicroZed_PLtest.srcs/sources_1/bd/system_withPL/ip/system_withPL_processing_system7_0_0/system_withPL_processing_system7_0_0.xdc] for cell 'system_withPL_i/processing_system7_0/U0'
Finished Parsing XDC File [e:/programming/project/Embedded/Vivado/MicroZed_PLtest/MicroZed_PLtest.srcs/sources_1/bd/system_withPL/ip/system_withPL_processing_system7_0_0/system_withPL_processing_system7_0_0.xdc] for cell 'system_withPL_i/processing_system7_0/U0'
Parsing XDC File [e:/programming/project/Embedded/Vivado/MicroZed_PLtest/MicroZed_PLtest.srcs/sources_1/bd/system_withPL/ip/system_withPL_rst_processing_system7_0_100M_0/system_withPL_rst_processing_system7_0_100M_0.xdc] for cell 'system_withPL_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [e:/programming/project/Embedded/Vivado/MicroZed_PLtest/MicroZed_PLtest.srcs/sources_1/bd/system_withPL/ip/system_withPL_rst_processing_system7_0_100M_0/system_withPL_rst_processing_system7_0_100M_0.xdc] for cell 'system_withPL_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [e:/programming/project/Embedded/Vivado/MicroZed_PLtest/MicroZed_PLtest.srcs/sources_1/bd/system_withPL/ip/system_withPL_rst_processing_system7_0_100M_0/system_withPL_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_withPL_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [e:/programming/project/Embedded/Vivado/MicroZed_PLtest/MicroZed_PLtest.srcs/sources_1/bd/system_withPL/ip/system_withPL_rst_processing_system7_0_100M_0/system_withPL_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_withPL_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [E:/programming/project/Embedded/Vivado/MicroZed_PLtest/MicroZed_PLtest.runs/impl_1/.Xil/Vivado-15044-/dcp/system_withPL_wrapper.xdc]
Finished Parsing XDC File [E:/programming/project/Embedded/Vivado/MicroZed_PLtest/MicroZed_PLtest.runs/impl_1/.Xil/Vivado-15044-/dcp/system_withPL_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 698.262 ; gain = 394.074
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 701.383 ; gain = 3.078

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2a74c11c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 706.137 ; gain = 4.754

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 54 cells.
Phase 2 Constant Propagation | Checksum: 2931fcae6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.847 . Memory (MB): peak = 706.137 ; gain = 4.754

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 506 unconnected nets.
INFO: [Opt 31-11] Eliminated 388 unconnected cells.
Phase 3 Sweep | Checksum: 2eabd8eb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 706.137 ; gain = 4.754
Ending Logic Optimization Task | Checksum: 2eabd8eb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 706.137 ; gain = 4.754
Implement Debug Cores | Checksum: 2a74c11c6
Logic Optimization | Checksum: 2a74c11c6

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 2eabd8eb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 706.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 707.723 ; gain = 1.004
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 709.352 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 709.352 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 1959dae68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 709.352 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 1959dae68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 709.352 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 1959dae68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 709.352 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 23992cd38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.442 . Memory (MB): peak = 709.352 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.1.5 Implementation Feasibility check | Checksum: 23992cd38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.624 . Memory (MB): peak = 709.352 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 23992cd38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.632 . Memory (MB): peak = 709.352 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 158193afa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 709.352 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 18d816c99

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 710.574 ; gain = 1.223
Phase 1.1.8.1 Place Init Design | Checksum: 17546efb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 710.574 ; gain = 1.223
Phase 1.1.8 Build Placer Netlist Model | Checksum: 17546efb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 710.574 ; gain = 1.223

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 17546efb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 710.574 ; gain = 1.223
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 17546efb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 710.574 ; gain = 1.223
Phase 1.1 Placer Initialization Core | Checksum: 17546efb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 710.574 ; gain = 1.223
Phase 1 Placer Initialization | Checksum: 17546efb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 710.574 ; gain = 1.223

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 27811ab57

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 723.469 ; gain = 14.117

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27811ab57

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 723.469 ; gain = 14.117

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20ba4bafa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 728.672 ; gain = 19.320

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2c7c5b02a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 728.672 ; gain = 19.320

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 24945d999

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 729.430 ; gain = 20.078

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 262fa39bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 730.430 ; gain = 21.078

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 262fa39bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 730.430 ; gain = 21.078
Phase 3 Detail Placement | Checksum: 262fa39bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 730.430 ; gain = 21.078

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 29ac2864e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 730.430 ; gain = 21.078

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 22ffcec53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 730.430 ; gain = 21.078
Phase 4.2 Post Placement Optimization | Checksum: 22ffcec53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 730.430 ; gain = 21.078

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 22ffcec53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 730.430 ; gain = 21.078

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 22ffcec53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 730.430 ; gain = 21.078

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 2bbda97c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 731.250 ; gain = 21.898

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 2bbda97c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 731.250 ; gain = 21.898

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 2bbda97c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 731.250 ; gain = 21.898

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=2.661  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 2bbda97c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 731.250 ; gain = 21.898
Phase 4.4 Placer Reporting | Checksum: 2bbda97c3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 731.250 ; gain = 21.898

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 2631e5237

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 731.250 ; gain = 21.898
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2631e5237

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 731.250 ; gain = 21.898
Ending Placer Task | Checksum: 177572c4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 731.250 ; gain = 21.898
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 731.250 ; gain = 23.527
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 735.516 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.368 . Memory (MB): peak = 735.516 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 177572c4d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 838.648 ; gain = 101.633
Phase 1 Build RT Design | Checksum: b2175cce

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 838.648 ; gain = 101.633

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b2175cce

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 838.648 ; gain = 101.633

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: b2175cce

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 838.648 ; gain = 101.633

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: f57d9c06

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 846.281 ; gain = 109.266

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: f57d9c06

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 846.281 ; gain = 109.266

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: f57d9c06

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 846.281 ; gain = 109.266
Phase 2.5.1 Update timing with NCN CRPR | Checksum: f57d9c06

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 846.281 ; gain = 109.266
Phase 2.5 Update Timing | Checksum: f57d9c06

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 846.281 ; gain = 109.266
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.62   | TNS=0      | WHS=-0.24  | THS=-21.7  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: f57d9c06

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 846.281 ; gain = 109.266
Phase 2 Router Initialization | Checksum: f57d9c06

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 846.281 ; gain = 109.266

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: cef93c62

Time (s): cpu = 00:00:39 ; elapsed = 00:00:18 . Memory (MB): peak = 846.281 ; gain = 109.266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 1346fd201

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 1346fd201

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.54   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 10ace80b1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266
Phase 4.1 Global Iteration 0 | Checksum: 10ace80b1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 14fb1c2c6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 14fb1c2c6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.54   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 14fb1c2c6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266
Phase 4.2 Global Iteration 1 | Checksum: 14fb1c2c6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266
Phase 4 Rip-up And Reroute | Checksum: 14fb1c2c6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 14fb1c2c6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.65   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 14fb1c2c6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14fb1c2c6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.65   | TNS=0      | WHS=0.055  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 14fb1c2c6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266
Phase 6 Post Hold Fix | Checksum: 14fb1c2c6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.605856 %
  Global Horizontal Routing Utilization  = 0.891774 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 14fb1c2c6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 846.281 ; gain = 109.266

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 10f81a76f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 846.281 ; gain = 109.266

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=2.656  | TNS=0.000  | WHS=0.055  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 10f81a76f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 846.281 ; gain = 109.266
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 10f81a76f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 846.281 ; gain = 109.266

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 846.281 ; gain = 109.266
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 846.281 ; gain = 110.766
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/programming/project/Embedded/Vivado/MicroZed_PLtest/MicroZed_PLtest.runs/impl_1/system_withPL_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 846.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul 27 18:39:33 2014...

*** Running vivado
    with args -log system_withPL_wrapper.rdi -applog -m32 -messageDb vivado.pb -mode batch -source system_withPL_wrapper.tcl -notrace


****** Vivado v2013.4
  **** SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from E:/programming/tools/xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [E:/programming/tools/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/programming/tools/xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_withPL_wrapper.tcl -notrace
Command: open_checkpoint system_withPL_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from E:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from E:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from E:/programming/tools/xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from E:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from E:/programming/tools/xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from E:/programming/tools/xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [E:/programming/project/Embedded/Vivado/MicroZed_PLtest/MicroZed_PLtest.runs/impl_1/.Xil/Vivado-15120-/dcp/system_withPL_wrapper.xdc]
Finished Parsing XDC File [E:/programming/project/Embedded/Vivado/MicroZed_PLtest/MicroZed_PLtest.runs/impl_1/.Xil/Vivado-15120-/dcp/system_withPL_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 697.410 ; gain = 0.109
Restoring placement.
Restored 463 out of 463 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 698.480 ; gain = 394.449
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 135 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_withPL_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 918.496 ; gain = 220.016
INFO: [Common 17-206] Exiting Vivado at Sun Jul 27 18:40:42 2014...
