# TCL File Generated by Component Editor 15.0
# Tue May 10 15:58:57 PDT 2016
# DO NOT MODIFY


# 
# layer1 "layer1_component" v1.0
# Team A+ 2016.05.10.15:58:57
# 
# 

# 
# request TCL package from ACDS 15.0
# 
package require -exact qsys 15.0


# 
# module layer1
# 
set_module_property DESCRIPTION ""
set_module_property NAME layer1
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Team A+"
set_module_property DISPLAY_NAME layer1_component
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL layer1
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file layer1.v VERILOG PATH layer1.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL layer1
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file layer1.v VERILOG PATH layer1.v


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits WORDS
set_interface_property avalon_master associatedClock clock
set_interface_property avalon_master associatedReset reset
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master waitrequest waitrequest Input 1
add_interface_port avalon_master readdatavalid readdatavalid Input 1
add_interface_port avalon_master readdata readdata Input 16
add_interface_port avalon_master read_n read_n Output 1
add_interface_port avalon_master write_n write_n Output 1
add_interface_port avalon_master chipselect chipselect Output 1
add_interface_port avalon_master address address Output 32
add_interface_port avalon_master byteenable byteenable Output 2
add_interface_port avalon_master writedata writedata Output 16


# 
# connection point control
# 
add_interface control conduit end
set_interface_property control associatedClock clock
set_interface_property control associatedReset ""
set_interface_property control ENABLED true
set_interface_property control EXPORT_OF ""
set_interface_property control PORT_NAME_MAP ""
set_interface_property control CMSIS_SVD_VARIABLES ""
set_interface_property control SVD_ADDRESS_GROUP ""

add_interface_port control done done Output 1
add_interface_port control ready ready Input 1
add_interface_port control state state Output 3


# 
# connection point s1_from_layer1
# 
add_interface s1_from_layer1 conduit end
set_interface_property s1_from_layer1 associatedClock clock
set_interface_property s1_from_layer1 associatedReset reset
set_interface_property s1_from_layer1 ENABLED true
set_interface_property s1_from_layer1 EXPORT_OF ""
set_interface_property s1_from_layer1 PORT_NAME_MAP ""
set_interface_property s1_from_layer1 CMSIS_SVD_VARIABLES ""
set_interface_property s1_from_layer1 SVD_ADDRESS_GROUP ""

add_interface_port s1_from_layer1 s1_adr s1_adr Output 17
add_interface_port s1_from_layer1 s1_d s1_d Output 8
add_interface_port s1_from_layer1 s1_q s1_q Input 8
add_interface_port s1_from_layer1 s1_cs s1_cs Output 1
add_interface_port s1_from_layer1 s1_w s1_w Output 1


# 
# connection point s2_from_layer1
# 
add_interface s2_from_layer1 conduit end
set_interface_property s2_from_layer1 associatedClock clock
set_interface_property s2_from_layer1 associatedReset reset
set_interface_property s2_from_layer1 ENABLED true
set_interface_property s2_from_layer1 EXPORT_OF ""
set_interface_property s2_from_layer1 PORT_NAME_MAP ""
set_interface_property s2_from_layer1 CMSIS_SVD_VARIABLES ""
set_interface_property s2_from_layer1 SVD_ADDRESS_GROUP ""

add_interface_port s2_from_layer1 s2_adr s2_adr Output 17
add_interface_port s2_from_layer1 s2_d s2_d Output 8
add_interface_port s2_from_layer1 s2_q s2_q Input 8
add_interface_port s2_from_layer1 s2_cs s2_cs Output 1
add_interface_port s2_from_layer1 s2_w s2_w Output 1

