////////////////////////////////////////////////////////////////////////////////
// Formal Verification Testbench for FIFO
// Generated by Multi-Stage Assertion Generator - Stage 3
//
// This testbench includes:
// - All module parameters
// - All ports declared as logic
// - DUT instantiation (FIFO as DUT)
// - Refined assertions with correct signal references
// - Internal signals accessed via DUT.signal_name
// - Default clocking and reset handling
//
// Note: Incremental progress saved to: output/refined_assertions_progress.sv
////////////////////////////////////////////////////////////////////////////////

////////////////////////////////////////////////////////////////////////////////
// Testbench for FIFO
// Auto-generated by assertion generation pipeline
// Contains DUT instantiation and formal verification assertions
////////////////////////////////////////////////////////////////////////////////

module FIFO_tb;

    // Parameters
    parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;

    // Port declarations (as logic)
    logic [FIFO_WIDTH-1:0] data_in;
    logic clk;
    logic rst_n;
    logic wr_en;
    logic rd_en;
    logic [FIFO_WIDTH-1:0] data_out;
    logic wr_ack;
    logic overflow;
    logic full;
    logic empty;
    logic almostfull;
    logic almostempty;
    logic underflow;

    // DUT Instantiation
    FIFO #(
        .FIFO_WIDTH(FIFO_WIDTH),
        .FIFO_DEPTH(FIFO_DEPTH)
    ) DUT (
        .data_in(data_in),
        .clk(clk),
        .rst_n(rst_n),
        .wr_en(wr_en),
        .rd_en(rd_en),
        .data_out(data_out),
        .wr_ack(wr_ack),
        .overflow(overflow),
        .full(full),
        .empty(empty),
        .almostfull(almostfull),
        .almostempty(almostempty),
        .underflow(underflow)
    );

    // Default clocking and reset handling
    default clocking cb @(posedge clk);
    endclocking

    default disable iff (!rst_n);

    // Formal Verification Assertions
    assert property ($rose(DUT.rst_n) |=> DUT.empty);

    assert property (@(posedge clk)
        (DUT.wr_en && DUT.full) |=> ##1 (DUT.count == $past(DUT.count))
    );

    assert property (@(posedge clk) ((DUT.rd_en && DUT.empty)) |-> DUT.underflow);

    assert property (@(posedge clk) disable iff (!rst_n) (DUT.wr_en && !DUT.full) |-> ##1 DUT.wr_ack);

    assert property (
        @(posedge clk)
        disable iff (!rst_n)
        (DUT.count == 1'b1) |-> almostempty
    );

    assert property (@(posedge clk)
      (DUT.wr_en && DUT.rd_en && DUT.empty) |=> ##1 DUT.wr_ack);

    assert property (@(posedge DUT.clk) disable iff (!DUT.rst_n)
        (DUT.wr_en && !DUT.full) |=> DUT.wr_ack);

    assert property (@(posedge clk)
        (DUT.wr_en && !DUT.full) |-> ##7);

    assert property (@(posedge clk)
      (! $past(DUT.wr_en,1) throughout ##(DUT.FIFO_DEPTH-2)) |-> (DUT.rd_en |=> (DUT.data_out == $past(DUT.data_in,DUT.FIFO_DEPTH-1)))
    );

    assert property (@(posedge clk) (DUT.wr_en && !DUT.full) |=> DUT.wr_ack);

    assert property (@(posedge clk)
        (DUT.count == FIFO_DEPTH-1) |-> ##0 DUT.almostfull);

    assert property ($countones(~DUT.valid) == 1 |-> DUT.almostfull);

    assert property ((DUT.count == 1) |-> DUT.almostempty);

    assert property (@(posedge clk)
        (DUT.full && DUT.rd_en && DUT.wr_en) |=> (!DUT.wr_ack));

    assert property (@(posedge clk)
      (DUT.empty && DUT.wr_en && DUT.rd_en) |-> (DUT.wr_ack && !DUT.underflow));

    assert property (@(posedge clk) disable iff (!DUT.rst_n)
        (DUT.wr_en && !DUT.full) |-> ##0 (DUT.wr_ack));

    assert property (@(posedge clk)
        (DUT.rd_en && DUT.wr_en && DUT.empty) |=> (DUT.wr_ack && !DUT.empty));

endmodule

////////////////////////////////////////////////////////////////////////////////
// End of Formal Verification Testbench
////////////////////////////////////////////////////////////////////////////////
