Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 18:14:39 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_uart_stopwatch_timing_summary_routed.rpt -pb top_uart_stopwatch_timing_summary_routed.pb -rpx top_uart_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (90)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u_uart_clock/uclock_Tx/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_uart_clock/uclock_Tx/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_uart_clock/uclock_Tx/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_uart_clock/uclock_Tx/state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_uart_clock/utx2/ufifo_cu/empty_reg_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ustopwatch/U_counter/u_clock_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn2/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn3/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn4/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ustopwatch/u_btn5/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (90)
-------------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.532        0.000                      0                  623        0.085        0.000                      0                  623        3.750        0.000                       0                   393  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.532        0.000                      0                  623        0.085        0.000                      0                  623        3.750        0.000                       0                   393  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 uuart/urx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urx/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.084ns (27.740%)  route 2.824ns (72.260%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.548     5.069    uuart/urx/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  uuart/urx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  uuart/urx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.877     6.402    uuart/urx/tick_count_reg_n_0_[0]
    SLICE_X37Y27         LUT3 (Prop_lut3_I2_O)        0.152     6.554 r  uuart/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.469     7.024    uuart/urx/tick_count[4]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I4_O)        0.326     7.350 r  uuart/urx/data[7]_i_2/O
                         net (fo=12, routed)          0.867     8.217    uuart/urx/data_count_next
    SLICE_X35Y25         LUT4 (Prop_lut4_I1_O)        0.150     8.367 r  uuart/urx/data[6]_i_1/O
                         net (fo=1, routed)           0.610     8.977    uuart/urx/data[6]_i_1_n_0
    SLICE_X32Y24         FDCE                                         r  uuart/urx/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.428    14.769    uuart/urx/clk_IBUF_BUFG
    SLICE_X32Y24         FDCE                                         r  uuart/urx/data_reg[6]/C
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y24         FDCE (Setup_fdce_C_CE)      -0.413    14.509    uuart/urx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 ustopwatch/utrans/sw_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/dps/u_ti3/count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.730ns (18.851%)  route 3.142ns (81.149%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.544     5.065    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X35Y24         FDCE                                         r  ustopwatch/utrans/sw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  ustopwatch/utrans/sw_reg_reg[1]/Q
                         net (fo=48, routed)          1.879     7.400    ustopwatch/utrans/sw_reg_reg[1]_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.524 r  ustopwatch/utrans/count_reg[5]_i_3/O
                         net (fo=3, routed)           0.608     8.132    ustopwatch/u_clock_set/count_reg_reg[0]
    SLICE_X38Y21         LUT4 (Prop_lut4_I3_O)        0.150     8.282 r  ustopwatch/u_clock_set/count_reg[5]_i_1/O
                         net (fo=6, routed)           0.655     8.938    ustopwatch/dps/u_ti3/count_reg_reg[0]_1[0]
    SLICE_X40Y18         FDCE                                         r  ustopwatch/dps/u_ti3/count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.437    14.778    ustopwatch/dps/u_ti3/clk_IBUF_BUFG
    SLICE_X40Y18         FDCE                                         r  ustopwatch/dps/u_ti3/count_reg_reg[0]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X40Y18         FDCE (Setup_fdce_C_CE)      -0.429    14.502    ustopwatch/dps/u_ti3/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 uuart/urx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urx/data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.083ns (28.012%)  route 2.783ns (71.988%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.548     5.069    uuart/urx/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  uuart/urx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.456     5.525 r  uuart/urx/tick_count_reg[0]/Q
                         net (fo=5, routed)           0.877     6.402    uuart/urx/tick_count_reg_n_0_[0]
    SLICE_X37Y27         LUT3 (Prop_lut3_I2_O)        0.152     6.554 r  uuart/urx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.469     7.024    uuart/urx/tick_count[4]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I4_O)        0.326     7.350 r  uuart/urx/data[7]_i_2/O
                         net (fo=12, routed)          0.818     8.168    uuart/urx/data_count_next
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.149     8.317 r  uuart/urx/data[1]_i_1/O
                         net (fo=1, routed)           0.618     8.935    uuart/urx/data_next[1]
    SLICE_X35Y25         FDCE                                         r  uuart/urx/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.427    14.768    uuart/urx/clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  uuart/urx/data_reg[1]/C
                         clock pessimism              0.188    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X35Y25         FDCE (Setup_fdce_C_CE)      -0.413    14.508    uuart/urx/data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 ustopwatch/dps/uclk_100/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/dps/uclk_100/count_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 1.087ns (24.968%)  route 3.267ns (75.032%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    ustopwatch/dps/uclk_100/clk_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  ustopwatch/dps/uclk_100/count_reg_reg[9]/Q
                         net (fo=2, routed)           1.079     6.580    ustopwatch/dps/uclk_100/count_reg[9]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.296     6.876 r  ustopwatch/dps/uclk_100/count_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.441     7.317    ustopwatch/dps/uclk_100/count_reg[19]_i_6__0_n_0
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.441 r  ustopwatch/dps/uclk_100/count_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.574     8.016    ustopwatch/dps/uclk_100/count_reg[19]_i_4__0_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.140 f  ustopwatch/dps/uclk_100/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.172     9.312    ustopwatch/dps/uclk_100/clk_next
    SLICE_X43Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.436 r  ustopwatch/dps/uclk_100/count_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.436    ustopwatch/dps/uclk_100/count_next[18]
    SLICE_X43Y15         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.441    14.782    ustopwatch/dps/uclk_100/clk_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[18]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)        0.031    15.052    ustopwatch/dps/uclk_100/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.616ns  (required time - arrival time)
  Source:                 ustopwatch/dps/uclk_100/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/dps/uclk_100/count_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.087ns (24.979%)  route 3.265ns (75.021%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    ustopwatch/dps/uclk_100/clk_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  ustopwatch/dps/uclk_100/count_reg_reg[9]/Q
                         net (fo=2, routed)           1.079     6.580    ustopwatch/dps/uclk_100/count_reg[9]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.296     6.876 r  ustopwatch/dps/uclk_100/count_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.441     7.317    ustopwatch/dps/uclk_100/count_reg[19]_i_6__0_n_0
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.441 r  ustopwatch/dps/uclk_100/count_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.574     8.016    ustopwatch/dps/uclk_100/count_reg[19]_i_4__0_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.140 f  ustopwatch/dps/uclk_100/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.170     9.310    ustopwatch/dps/uclk_100/clk_next
    SLICE_X43Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  ustopwatch/dps/uclk_100/count_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.434    ustopwatch/dps/uclk_100/count_next[14]
    SLICE_X43Y15         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.441    14.782    ustopwatch/dps/uclk_100/clk_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[14]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)        0.029    15.050    ustopwatch/dps/uclk_100/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.616    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 ustopwatch/dps/uclk_100/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/dps/uclk_100/count_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.115ns (25.447%)  route 3.267ns (74.553%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    ustopwatch/dps/uclk_100/clk_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  ustopwatch/dps/uclk_100/count_reg_reg[9]/Q
                         net (fo=2, routed)           1.079     6.580    ustopwatch/dps/uclk_100/count_reg[9]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.296     6.876 r  ustopwatch/dps/uclk_100/count_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.441     7.317    ustopwatch/dps/uclk_100/count_reg[19]_i_6__0_n_0
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.441 r  ustopwatch/dps/uclk_100/count_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.574     8.016    ustopwatch/dps/uclk_100/count_reg[19]_i_4__0_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.140 f  ustopwatch/dps/uclk_100/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.172     9.312    ustopwatch/dps/uclk_100/clk_next
    SLICE_X43Y15         LUT2 (Prop_lut2_I0_O)        0.152     9.464 r  ustopwatch/dps/uclk_100/count_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.464    ustopwatch/dps/uclk_100/count_next[19]
    SLICE_X43Y15         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.441    14.782    ustopwatch/dps/uclk_100/clk_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[19]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)        0.075    15.096    ustopwatch/dps/uclk_100/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 ustopwatch/dps/uclk_100/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/dps/uclk_100/count_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.115ns (25.459%)  route 3.265ns (74.541%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    ustopwatch/dps/uclk_100/clk_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDCE (Prop_fdce_C_Q)         0.419     5.501 f  ustopwatch/dps/uclk_100/count_reg_reg[9]/Q
                         net (fo=2, routed)           1.079     6.580    ustopwatch/dps/uclk_100/count_reg[9]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.296     6.876 r  ustopwatch/dps/uclk_100/count_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.441     7.317    ustopwatch/dps/uclk_100/count_reg[19]_i_6__0_n_0
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.441 r  ustopwatch/dps/uclk_100/count_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.574     8.016    ustopwatch/dps/uclk_100/count_reg[19]_i_4__0_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.140 f  ustopwatch/dps/uclk_100/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.170     9.310    ustopwatch/dps/uclk_100/clk_next
    SLICE_X43Y15         LUT2 (Prop_lut2_I0_O)        0.152     9.462 r  ustopwatch/dps/uclk_100/count_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.462    ustopwatch/dps/uclk_100/count_next[17]
    SLICE_X43Y15         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.441    14.782    ustopwatch/dps/uclk_100/clk_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[17]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDCE (Setup_fdce_C_D)        0.075    15.096    ustopwatch/dps/uclk_100/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 ustopwatch/dps/uclk_100/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/dps/uclk_100/clk_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.963ns (22.698%)  route 3.280ns (77.302%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.561     5.082    ustopwatch/dps/uclk_100/clk_IBUF_BUFG
    SLICE_X43Y13         FDCE                                         r  ustopwatch/dps/uclk_100/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDCE (Prop_fdce_C_Q)         0.419     5.501 r  ustopwatch/dps/uclk_100/count_reg_reg[9]/Q
                         net (fo=2, routed)           1.079     6.580    ustopwatch/dps/uclk_100/count_reg[9]
    SLICE_X43Y13         LUT4 (Prop_lut4_I0_O)        0.296     6.876 f  ustopwatch/dps/uclk_100/count_reg[19]_i_6__0/O
                         net (fo=1, routed)           0.441     7.317    ustopwatch/dps/uclk_100/count_reg[19]_i_6__0_n_0
    SLICE_X43Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.441 f  ustopwatch/dps/uclk_100/count_reg[19]_i_4__0/O
                         net (fo=1, routed)           0.574     8.016    ustopwatch/dps/uclk_100/count_reg[19]_i_4__0_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.140 r  ustopwatch/dps/uclk_100/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.185     9.325    ustopwatch/dps/uclk_100/clk_next
    SLICE_X42Y15         FDCE                                         r  ustopwatch/dps/uclk_100/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.441    14.782    ustopwatch/dps/uclk_100/clk_IBUF_BUFG
    SLICE_X42Y15         FDCE                                         r  ustopwatch/dps/uclk_100/clk_reg_reg/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X42Y15         FDCE (Setup_fdce_C_D)       -0.058    14.963    ustopwatch/dps/uclk_100/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 ustopwatch/utrans/sw_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/dps/u_ti3/count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.730ns (19.313%)  route 3.050ns (80.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.544     5.065    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X35Y24         FDCE                                         r  ustopwatch/utrans/sw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  ustopwatch/utrans/sw_reg_reg[1]/Q
                         net (fo=48, routed)          1.879     7.400    ustopwatch/utrans/sw_reg_reg[1]_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.524 r  ustopwatch/utrans/count_reg[5]_i_3/O
                         net (fo=3, routed)           0.608     8.132    ustopwatch/u_clock_set/count_reg_reg[0]
    SLICE_X38Y21         LUT4 (Prop_lut4_I3_O)        0.150     8.282 r  ustopwatch/u_clock_set/count_reg[5]_i_1/O
                         net (fo=6, routed)           0.563     8.845    ustopwatch/dps/u_ti3/count_reg_reg[0]_1[0]
    SLICE_X36Y20         FDCE                                         r  ustopwatch/dps/u_ti3/count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    ustopwatch/dps/u_ti3/clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  ustopwatch/dps/u_ti3/count_reg_reg[1]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y20         FDCE (Setup_fdce_C_CE)      -0.429    14.499    ustopwatch/dps/u_ti3/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 ustopwatch/utrans/sw_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/dps/u_ti3/count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.730ns (19.313%)  route 3.050ns (80.687%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.544     5.065    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X35Y24         FDCE                                         r  ustopwatch/utrans/sw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.456     5.521 r  ustopwatch/utrans/sw_reg_reg[1]/Q
                         net (fo=48, routed)          1.879     7.400    ustopwatch/utrans/sw_reg_reg[1]_0
    SLICE_X37Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.524 r  ustopwatch/utrans/count_reg[5]_i_3/O
                         net (fo=3, routed)           0.608     8.132    ustopwatch/u_clock_set/count_reg_reg[0]
    SLICE_X38Y21         LUT4 (Prop_lut4_I3_O)        0.150     8.282 r  ustopwatch/u_clock_set/count_reg[5]_i_1/O
                         net (fo=6, routed)           0.563     8.845    ustopwatch/dps/u_ti3/count_reg_reg[0]_1[0]
    SLICE_X36Y20         FDCE                                         r  ustopwatch/dps/u_ti3/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.434    14.775    ustopwatch/dps/u_ti3/clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  ustopwatch/dps/u_ti3/count_reg_reg[2]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y20         FDCE (Setup_fdce_C_CE)      -0.429    14.499    ustopwatch/dps/u_ti3/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  5.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ustopwatch/utrans/btn_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ustopwatch/u_clock_set/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.341%)  route 0.287ns (60.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.550     1.433    ustopwatch/utrans/clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  ustopwatch/utrans/btn_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  ustopwatch/utrans/btn_reg_reg[2]/Q
                         net (fo=2, routed)           0.287     1.861    ustopwatch/utrans/p_0_in3_in
    SLICE_X42Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.906 r  ustopwatch/utrans/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.906    ustopwatch/u_clock_set/FSM_sequential_state_reg[0]_0
    SLICE_X42Y20         FDCE                                         r  ustopwatch/u_clock_set/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.822     1.949    ustopwatch/u_clock_set/clk_IBUF_BUFG
    SLICE_X42Y20         FDCE                                         r  ustopwatch/u_clock_set/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X42Y20         FDCE (Hold_fdce_C_D)         0.121     1.821    ustopwatch/u_clock_set/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 uuart/urx/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/urxa/uregister/ram_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.815%)  route 0.167ns (54.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.550     1.433    uuart/urx/clk_IBUF_BUFG
    SLICE_X33Y25         FDCE                                         r  uuart/urx/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  uuart/urx/data_reg[4]/Q
                         net (fo=1, routed)           0.167     1.741    uuart/urxa/uregister/ram_reg_0_15_0_5/DIC0
    SLICE_X34Y25         RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.815     1.942    uuart/urxa/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X34Y25         RAMD32                                       r  uuart/urxa/uregister/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.464    
    SLICE_X34Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.608    uuart/urxa/uregister/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.473%)  route 0.322ns (69.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.550     1.433    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=15, routed)          0.322     1.896    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.817     1.944    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.473%)  route 0.322ns (69.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.550     1.433    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=15, routed)          0.322     1.896    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.817     1.944    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.473%)  route 0.322ns (69.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.550     1.433    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=15, routed)          0.322     1.896    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.817     1.944    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.473%)  route 0.322ns (69.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.550     1.433    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=15, routed)          0.322     1.896    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.817     1.944    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.473%)  route 0.322ns (69.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.550     1.433    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=15, routed)          0.322     1.896    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.817     1.944    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.473%)  route 0.322ns (69.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.550     1.433    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=15, routed)          0.322     1.896    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.817     1.944    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y25         RAMD32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.756    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.473%)  route 0.322ns (69.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.550     1.433    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=15, routed)          0.322     1.896    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y25         RAMS32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.817     1.944    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y25         RAMS32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y25         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.756    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.473%)  route 0.322ns (69.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.550     1.433    u_uart_clock/utx2/ufifo_cu/clk_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_uart_clock/utx2/ufifo_cu/w_ptr_reg[0]/Q
                         net (fo=15, routed)          0.322     1.896    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/ADDRD0
    SLICE_X42Y25         RAMS32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.817     1.944    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/WCLK
    SLICE_X42Y25         RAMS32                                       r  u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.498     1.446    
    SLICE_X42Y25         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.756    u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y25   u_uart_clock/d_save2/data_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y25   u_uart_clock/d_save2/data_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y25   u_uart_clock/d_save2/data_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y25   u_uart_clock/d_save2/data_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y25   u_uart_clock/d_save2/data_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y25   u_uart_clock/d_save2/data_reg_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X45Y21   u_uart_clock/utick9600hz2/count_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X46Y21   u_uart_clock/utick9600hz2/count_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X46Y21   u_uart_clock/utick9600hz2/count_reg_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   uuart/urxa/uregister/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   uuart/urxa/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y25   uuart/urxa/uregister/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y24   uuart/urxa/uregister/ram_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y25   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y25   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y25   u_uart_clock/utx2/uregister/ram_reg_0_15_0_5/RAMB/CLK



