--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Nexysdemo.twx Nexysdemo.ncd -o Nexysdemo.twr Nexysdemo.pcf
-ucf nexysdemo.ucf

Design file:              Nexysdemo.ncd
Physical constraint file: Nexysdemo.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock mclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
EppAstb     |    3.793(R)|    0.286(R)|mclk_BUFGP        |   0.000|
EppDB<0>    |    1.785(R)|    0.609(R)|mclk_BUFGP        |   0.000|
EppDB<1>    |    1.169(R)|    0.915(R)|mclk_BUFGP        |   0.000|
EppDB<2>    |    1.561(R)|    0.779(R)|mclk_BUFGP        |   0.000|
EppDB<3>    |    1.744(R)|    0.639(R)|mclk_BUFGP        |   0.000|
EppDB<4>    |    1.476(R)|    0.609(R)|mclk_BUFGP        |   0.000|
EppDB<5>    |    1.702(R)|    0.666(R)|mclk_BUFGP        |   0.000|
EppDB<6>    |    1.448(R)|    0.870(R)|mclk_BUFGP        |   0.000|
EppDB<7>    |    1.363(R)|    1.208(R)|mclk_BUFGP        |   0.000|
EppDstb     |    1.117(R)|    0.830(R)|mclk_BUFGP        |   0.000|
EppWr       |    2.290(R)|    0.549(R)|mclk_BUFGP        |   0.000|
swt<0>      |    1.209(R)|    0.502(R)|mclk_BUFGP        |   0.000|
swt<3>      |    0.395(R)|    1.153(R)|mclk_BUFGP        |   0.000|
swt<7>      |    2.146(R)|    0.105(R)|mclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock mclk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
EppDB<0>      |   16.190(R)|mclk_BUFGP        |   0.000|
EppDB<1>      |   15.976(R)|mclk_BUFGP        |   0.000|
EppDB<2>      |   15.248(R)|mclk_BUFGP        |   0.000|
EppDB<3>      |   14.582(R)|mclk_BUFGP        |   0.000|
EppDB<4>      |   16.173(R)|mclk_BUFGP        |   0.000|
EppDB<5>      |   14.720(R)|mclk_BUFGP        |   0.000|
EppDB<6>      |   14.827(R)|mclk_BUFGP        |   0.000|
EppDB<7>      |   15.386(R)|mclk_BUFGP        |   0.000|
EppWait       |   10.405(R)|mclk_BUFGP        |   0.000|
an<0>         |   11.144(R)|mclk_BUFGP        |   0.000|
an<1>         |   10.259(R)|mclk_BUFGP        |   0.000|
an<2>         |   10.269(R)|mclk_BUFGP        |   0.000|
an<3>         |   10.515(R)|mclk_BUFGP        |   0.000|
led<0>        |    9.301(R)|mclk_BUFGP        |   0.000|
led<1>        |    8.449(R)|mclk_BUFGP        |   0.000|
led<2>        |    9.549(R)|mclk_BUFGP        |   0.000|
led<3>        |    9.213(R)|mclk_BUFGP        |   0.000|
led<4>        |    9.600(R)|mclk_BUFGP        |   0.000|
led<5>        |    9.672(R)|mclk_BUFGP        |   0.000|
led<6>        |    9.928(R)|mclk_BUFGP        |   0.000|
speaker_signal|   10.077(R)|mclk_BUFGP        |   0.000|
ssg<0>        |   16.357(R)|mclk_BUFGP        |   0.000|
ssg<1>        |   16.067(R)|mclk_BUFGP        |   0.000|
ssg<2>        |   16.175(R)|mclk_BUFGP        |   0.000|
ssg<3>        |   16.428(R)|mclk_BUFGP        |   0.000|
ssg<4>        |   15.248(R)|mclk_BUFGP        |   0.000|
ssg<5>        |   17.075(R)|mclk_BUFGP        |   0.000|
ssg<6>        |   16.889(R)|mclk_BUFGP        |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   13.265|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EppAstb        |EppDB<0>       |    9.997|
EppAstb        |EppDB<1>       |    9.669|
EppAstb        |EppDB<2>       |    9.290|
EppAstb        |EppDB<3>       |    9.000|
EppAstb        |EppDB<4>       |   10.068|
EppAstb        |EppDB<5>       |    8.837|
EppAstb        |EppDB<6>       |    9.762|
EppAstb        |EppDB<7>       |    9.404|
EppWr          |EppDB<0>       |    9.702|
EppWr          |EppDB<1>       |    9.702|
EppWr          |EppDB<2>       |    9.932|
EppWr          |EppDB<3>       |    9.942|
EppWr          |EppDB<4>       |    9.575|
EppWr          |EppDB<5>       |    9.317|
EppWr          |EppDB<6>       |    9.658|
EppWr          |EppDB<7>       |    9.202|
---------------+---------------+---------+


Analysis completed Tue Oct 08 17:14:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



