---
layout: default
title: 4.4 SoCçµ±åˆãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®å®Ÿè£…ï¼ˆFSM + PIDï¼‰
---

---

# 4.4 SoCçµ±åˆãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®å®Ÿè£…ï¼ˆFSM + PIDï¼‰  
**Implementation of Integrated SoC Module (FSM + PID)**

---

## ğŸ¯ æœ¬ç¯€ã®ç›®çš„ï½œPurpose of This Section

| ğŸ“ æ—¥æœ¬èªï½œJapanese | ğŸ“˜ English |
|--------------------|-----------|
| FSMï¼‹PIDã‚’çµ±åˆã—ãŸ `soc_top.v` ã®é…ç½®é…ç·šã¨GDSç”Ÿæˆã‚’è¡Œã† | Perform P&R and GDSII generation for `soc_top.v` |
| è¤‡æ•°ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«çµ±åˆã«ä¼´ã† floorplanãƒ»é…ç·šã®æœ€é©åŒ–ã‚’è¦³å¯Ÿ | Observe floorplan and routing for multiple modules |
| SoCãƒ¬ãƒ™ãƒ«è¨­è¨ˆã®I/Oé…ç½®ã‚„åˆ¶ç´„ã‚’æŠŠæ¡ã™ã‚‹ | Understand I/O placement and design constraints |

---

## ğŸ› ï¸ ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªæ§‹æˆï½œProject Directory Structure

ä»¥ä¸‹ã®ã‚ˆã†ã« `soc_top` ç”¨ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã‚’æº–å‚™ã—ã¾ã™ï¼š  
Set up the following structure for the `soc_top` project:

```text
f_chapter4_openlane/
â””â”€â”€ openlane/
    â””â”€â”€ soc_top/
        â”œâ”€â”€ config.tcl
        â””â”€â”€ src/
            â””â”€â”€ soc_top.v
```

> `soc_top.v` includes integrated RTL of FSM and PID.

---

## âš™ï¸ config.tcl ã®æ§‹æˆä¾‹ï½œSample `config.tcl`

```tcl
set ::env(DESIGN_NAME) soc_top
set ::env(VERILOG_FILES) [glob $::env(DESIGN_DIR)/src/soc_top.v]
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(FP_CORE_UTIL) 45
set ::env(PL_TARGET_DENSITY) 0.5
```

> è¤‡æ•°ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«çµ±åˆã®ãŸã‚ `FP_CORE_UTIL` ã‚’ä¸Šæ–¹èª¿æ•´ã—ã¦ã„ã¾ã™ã€‚  
> Core utilization increased due to integration.

---

## ğŸš€ ãƒ•ãƒ­ãƒ¼å®Ÿè¡Œï½œRunning the Flow

ä»¥ä¸‹ã®ã‚³ãƒãƒ³ãƒ‰ã§OpenLaneã‚’å®Ÿè¡Œï¼š  
Run OpenLane with the following command:

```bash
cd OpenLane/
./flow.tcl -design ../f_chapter4_openlane/openlane/soc_top
```

---

## ğŸ“‚ æˆæœç‰©ã¨ãƒ¬ãƒãƒ¼ãƒˆæ§‹æˆï½œOutput Artifacts and Reports

```text
runs/soc_top/
â”œâ”€â”€ config.tcl
â”œâ”€â”€ logs/
â”œâ”€â”€ reports/
â”‚   â”œâ”€â”€ synthesis/area.rpt
â”‚   â”œâ”€â”€ signoff/drc.rpt
â”‚   â””â”€â”€ signoff/lvs.rpt
â””â”€â”€ results/
    â””â”€â”€ final/
        â”œâ”€â”€ gds/soc_top.gds
        â”œâ”€â”€ def/soc_top.def
        â””â”€â”€ verilog/final.v
```

---

## ğŸ“Š è©•ä¾¡ã¨è¦³å¯Ÿãƒã‚¤ãƒ³ãƒˆï½œEvaluation Metrics

| âœ… é …ç›®ï½œMetric | ğŸ” å†…å®¹ãƒ»ç›®çš„ï½œPurpose |
|----------------|------------------------|
| çµ±åˆé¢ç©<br>Total Area | FSM + PIDåˆè¨ˆé¢ç©ã¨ã®æ¯”è¼ƒ |
| é…ç·šå¯†åº¦<br>Routing Density | é…ç·šæ··é›‘ã¨floorplanèª¿æ•´ |
| I/Oé…ç½®<br>I/O Placement | I/Oã®é…ç½®ã¨DRCå½±éŸ¿ã®ç¢ºèª |

---

## ğŸ–¼ï¸ ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆå¯è¦–åŒ–ï½œLayout Visualization

### ğŸ” KLayout ã‚’ä½¿ç”¨ã™ã‚‹å ´åˆï½œUsing KLayout

```bash
klayout runs/soc_top/results/final/gds/soc_top.gds
```

### ğŸ” Magic ã‚’ä½¿ç”¨ã™ã‚‹å ´åˆï½œUsing Magic

```bash
magic -T sky130A.tech runs/soc_top/results/final/gds/soc_top.gds
```

> å„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆé ˜åŸŸã‚„I/Oé…ç½®ã‚’è¦–è¦šç¢ºèªã§ãã¾ã™ã€‚  
> Useful for inspecting layout regions and port placements.

---

## âœ… ã¾ã¨ã‚ï½œSummary

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|------------|------------|
| FSMã¨PIDã®çµ±åˆSoCãŒOpenLaneã§GDSåŒ–å¯èƒ½ | FSM and PID SoC can be implemented via OpenLane |
| Floorplanã‚„é…ç·šã®å·¥å¤«ãŒé‡è¦ã«ãªã‚‹ | Floorplan and routing strategy become critical |
| æ¬¡ç¯€ã§ã¯å…¨ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®è¨­è¨ˆæ¯”è¼ƒãƒ»åˆ†æã‚’å®Ÿæ–½ | Next: Compare all modulesâ€™ metrics and performance |

---

## ğŸ“ å‰å¾Œã®ç¯€ï½œPrevious / Next Sections

- â—€ï¸ å‰ã®ç¯€ï½œPrevious: [4.3 PIDãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®é…ç½®é…ç·š](./4_3_pid_layout.md)  
- â–¶ï¸ æ¬¡ã®ç¯€ï½œNext: [4.5 è¨­è¨ˆè©•ä¾¡ãƒ¬ãƒãƒ¼ãƒˆã¨æ¯”è¼ƒ](./4_5_evaluation.md)

ğŸ“š [ğŸ”™ ç‰¹åˆ¥ç·¨ ç¬¬4ç«  README ã«æˆ»ã‚‹](../README.md)
