module down_counter_4bit (
    input wire clk,
    input wire reset,
    output reg [3:0] count
);

always @(posedge clk or posedge reset)
begin
    if (reset)
        count <= 4'b1111;
    else if (count == 0)
        count <= 4'b1111;
    else
        count <= count - 1;
end

endmodule