# functional simulator specification
-gpgpu_ptx_instruction_classification 0
-gpgpu_ptx_sim_mode 0
-gpgpu_ptx_force_max_capability 20 

# SASS execution (only supported with CUDA >= 4.0)
-gpgpu_ptx_convert_to_ptxplus 0
-gpgpu_ptx_save_converted_ptxplus 0

-gpgpu_simd_model 1 

# icnt frequency is 700 and sends 2 flits per cycle, the latency is 100.
# so the real frequency is set at 1400 and real latency is 200.
-gpgpu_clock_domains 700.0:700.0:700.0:924.0

# Instruction latencies and initiation intervals
# "ADD,MAX,MUL,MAD,DIV"
-ptx_opcode_latency_int 4,13,4,5,145
-ptx_opcode_initiation_int 1,2,2,1,8
-ptx_opcode_latency_fp 4,13,4,5,39
-ptx_opcode_initiation_fp 1,2,1,1,4
-ptx_opcode_latency_dp 8,19,8,8,330
-ptx_opcode_initiation_dp 8,16,8,8,130

-gpgpu_cache:il1 4:128:4,L:R:f:N:L,A:2:32,4
-gpgpu_tex_cache:l1 4:128:24,L:R:m:N:L,F:128:4,128:2
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4

# Pipeline widths and number of FUs
# ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_pipeline_widths 4,2,2,4,2,2,4
-gpgpu_num_sp_units 4
-gpgpu_num_sfu_units 2
# enable operand collector 
-gpgpu_operand_collector_num_units_sp 16
-gpgpu_operand_collector_num_units_sfu 32
-gpgpu_operand_collector_num_in_ports_sp 8
-gpgpu_operand_collector_num_out_ports_sp 8
-gpgpu_num_sched_per_core 4
-gpgpu_max_insn_issue_per_warp 1

-gpgpu_shader_core_pipeline 3072:32 
-gpgpu_shader_cta 16
-gpgpu_shader_registers 65536
-gpgpu_shmem_size 98304

-gpgpu_num_reg_banks 16
# shared memory bankconflict detection 
-gpgpu_shmem_num_banks 32
-gpgpu_shmem_limited_broadcast 0
-gpgpu_shmem_warp_parts 1

# interconnection
-network_mode 1 
-inter_config_file config_fermi_islip.icnt

# memory partition latency config 
-rop_latency 10
-dram_latency 160
# dram model config
-gpgpu_dram_scheduler 1
# unlimited dram queue to improve dram utilization
-gpgpu_frfcfs_dram_sched_queue_size 0
-gpgpu_dram_return_queue_size 0

-gpgpu_n_clusters 16
-gpgpu_n_cores_per_cluster 1
-gpgpu_n_mem 16
-gpgpu_n_sub_partition_per_mchannel 1

-gpgpu_n_mem_per_ctrlr 2
-gpgpu_dram_buswidth 4
-gpgpu_dram_burst_length 8
-dram_data_command_freq_ratio 4  # GDDR5 is QDR
-gpgpu_mem_address_mask 1
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS

# GDDR5 timing from hynix H5GQ1H24AFR
# to disable bank groups, set nbkgrp to 1 and tCCDL and tRTPL to 0
-gpgpu_dram_timing_opt "nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40:
                        CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2"

# Two Level Scheduler with active and pending pools
#-gpgpu_scheduler two_level_active:6:0:1
# Loose round robbin scheduler
#-gpgpu_scheduler lrr
# Greedy then oldest scheduler
-gpgpu_scheduler gto

# stat collection
-gpgpu_memlatency_stat 14 
-gpgpu_runtime_stat 500
-enable_ptx_file_line_stats 1
-visualizer_enabled 0

# power model configs
-power_simulation_enabled 0
-con_kernel_mode disable
-num_con_kernels 1

-gpgpu_limit_cycles 1000000

-gpgpu_cache:dl1 32:128:4,L:L:f:N:X,A:128:8,128:0,64
# 64 sets, each 128 bytes 16-way for each memory sub partition. This gives 2048KB L2 cache
-gpgpu_cache:dl2 64:128:16,L:B:m:W:X,A:128:8,128:0,32
-gpgpu_cache:dl2_texture_only 0 

-enable_xor_mapping 1

#MRPB
-enable_MRPB_reorder 1
-enable_MRPB_bp_on_stall 1

#MDB
-enable_MDB 1

-bp_limit_num 8 #8, 32, 128, -1
