library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity ask is
  generic(N: integer:=5);    --fen pin xi shu de yi ban
port(
	clkin: in std_logic;
	start: in std_logic;
	clkout: out std_logic
	  );
end ask;

architecture div of ask is 
	signal cnt1,cnt2: integer range 0 to N-1;  --fen pin xi shu de yi ban
begin
	process(clkin)
begin
if(start='1') then
	if rising_edge(clkin) then    -- (clkin'event and clkin = '1')
		if (cnt1<N-1) then
			cnt1<=cnt1+1;
		else
			cnt1<=0;
		end if;
	end if;
end if;
end process;

	process(clkin)
begin
if(start='1') then
	if falling_edge(clkin) then   --falling_edge(clkin)    (clkin'event and clkin = '0')
		if (cnt2 < N-1) then
			cnt2<=cnt2+1;
		else
			cnt2<=0;
		end if;
	end if;
end if;
end process;

clkout<='1' when cnt1<(N-1)/2 or cnt2<(N-1)/2 else 
		'0';

end div;