# ğŸ§  **CPU Architecture & Instruction Execution** âš™ï¸

---

## ğŸš€ **Introduction to CPU Performance**

ğŸ” Key Factors That Impact CPU Performance:

1. **Instruction Count**

   - ğŸ“Œ Determined by **ISA (Instruction Set Architecture)** and the **compiler**

2. **CPI (Cycles Per Instruction)** & **Cycle Time**
   - ğŸ”§ Determined by the **CPU hardware**

ğŸ› ï¸ We will analyze two MIPS implementations:

- âœ… A simplified version: **One clock cycle per instruction**
- â© A realistic **pipelined version** (covered in Â§4.5 and later)

ğŸ“¦ The instruction set includes:

- **Memory-reference:** `lw`, `sw`
- **Arithmetic/Logic:** `add`, `sub`, `and`, `or`, `slt`
- **Control Transfer:** `beq`, `j`

---

## ğŸ“‹ **Instruction Execution Steps**

ğŸ” For every instruction, the **first two steps** are **always the same**:

1. ğŸ§­ **Fetch** the instruction from memory:

   - `PC` â†’ **Instruction Memory**

2. ğŸ“¥ **Read registers** from the register file:
   - Extract **register numbers**

ğŸ”§ Then, depending on the **instruction class** (except `j`), do the following:

- ğŸ§® Use the **ALU** to calculate:

  - Arithmetic result â†’ `add`, `sub`, `and`, `or`, `slt`
  - Memory address â†’ `lw`, `sw`
  - Branch target â†’ `beq`

- ğŸ’¾ Access **data memory** for `lw` and `sw`

- ğŸ§­ Update the **Program Counter (PC)**:
  - For branches: `PC â† target address`
  - For others: `PC â† PC + 4`

---

## ğŸ§  **CPU Design Overview**

The CPU can be broken into several fundamental components, each playing a key role in instruction execution:

### ğŸ§° **Core Components**

- **Program Counter (PC):** Holds the address of the current instruction.
- **Instruction Memory:** Stores all instructions for the program.
- **Register File:** Contains a small, fast memory bank for temporary values and variables.
- **ALU (Arithmetic Logic Unit):** Performs calculations and logic operations.
- **Data Memory:** Stores and retrieves data from RAM.

### ğŸ”€ **Data Control and Routing**

- **Multiplexers (MUXes):**

  - Direct signals to different components based on control signals.
  - Help select between values like immediate vs. register data, or ALU result vs. memory output.

- **Control Unit:**
  - Decodes instructions.
  - Generates control signals that guide the movement of data.
  - Manages how and when the ALU, memory, and registers interact.

### ğŸ›£ï¸ **Instruction Path (Simplified)**

```text
  [PC] â†’ [Instruction Memory] â†’ [Decoder] â†’ [Register File] â†˜
                                                     â†˜â†’ [ALU] â†’ [Data Memory]
                                                             â†˜â†’ [Write Back to Registers]
```

Each instruction type (e.g., `lw`, `add`, `beq`) follows a slightly different path through the CPU, controlled by signals from the Control Unit.

---

ğŸ’¡ **Study Tip:** Try drawing the data path for each instruction type! It helps visualize how the control signals and hardware components interact during execution. ğŸ–Šï¸ğŸ§©
