==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'miniBlockSAD/src/miniBlockSAD.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'AddSub_DSP' cannot be applied: Variable 'tmpSum' has no assigment in 'sad/calOFDSPLoop'.
WARNING: [HLS 200-40] Directive 'DATAFLOW' cannot be applied: Function 'colStreamToMinStream2' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'ARRAY_PARTITION' cannot be applied: Function 'colStreamToMinStream2' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'ARRAY_PARTITION' cannot be applied: Function 'colStreamToMinStream2' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'colStreamToMinStream2' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Function 'colStreamToMinStream2' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'DEPENDENCE' cannot be applied: Label 'copyStreamToOrderStream_label3' does not exist in function 'copyStreamToOrderStream'.
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'GenerateStream' does not exist in function 'miniMutilBlocksSADHW'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 107.051 ; gain = 48.727
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 107.086 ; gain = 48.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 146.871 ; gain = 88.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'min' into 'accumulateStream' (miniBlockSAD/src/miniBlockSAD.cpp:575) automatically.
WARNING: [SYNCHK 200-23] miniBlockSAD/src/miniBlockSAD.cpp:679: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 172.059 ; gain = 113.734
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'colStreamToColSum_label2' (miniBlockSAD/src/miniBlockSAD.cpp:503) in function 'colStreamToColSum' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'accumulateStream_label3' (miniBlockSAD/src/miniBlockSAD.cpp:559) in function 'accumulateStream' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'min' (miniBlockSAD/src/miniBlockSAD.cpp:112).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'colSADSum' (miniBlockSAD/src/miniBlockSAD.cpp:80).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sad' (miniBlockSAD/src/miniBlockSAD.cpp:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadSum' (miniBlockSAD/src/miniBlockSAD.cpp:35).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'GenerateStream' (miniBlockSAD/src/miniBlockSAD.cpp:674) in function 'readMultiBlockData' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (miniBlockSAD/src/miniBlockSAD.cpp:530) in function 'colStreamToColSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (miniBlockSAD/src/miniBlockSAD.cpp:540) in function 'colStreamToColSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (miniBlockSAD/src/miniBlockSAD.cpp:567) in function 'accumulateStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (miniBlockSAD/src/miniBlockSAD.cpp:583) in function 'accumulateStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (miniBlockSAD/src/miniBlockSAD.cpp:590) in function 'accumulateStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'minLoop' (miniBlockSAD/src/miniBlockSAD.cpp:117) in function 'min' completely.
INFO: [XFORM 203-501] Unrolling loop 'colSADSumLoop' (miniBlockSAD/src/miniBlockSAD.cpp:99) in function 'colSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'colSADSumInnerLoop' (miniBlockSAD/src/miniBlockSAD.cpp:102) in function 'colSADSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFDSPLoop' (miniBlockSAD/src/miniBlockSAD.cpp:63) in function 'sad' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFNoDSPLoop' (miniBlockSAD/src/miniBlockSAD.cpp:69) in function 'sad' completely.
INFO: [XFORM 203-501] Unrolling loop 'calOFLoop2' (miniBlockSAD/src/miniBlockSAD.cpp:39) in function 'sadSum' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (miniBlockSAD/src/miniBlockSAD.cpp:677) in function 'readMultiBlockData' completely.
INFO: [XFORM 203-102] Partitioning array 'sum.V' (miniBlockSAD/src/miniBlockSAD.cpp:51) automatically.
INFO: [XFORM 203-131] Reshaping array 'lastSumData.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'inputData' (miniBlockSAD/src/miniBlockSAD.cpp:562) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'refBlock.V' (miniBlockSAD/src/miniBlockSAD.cpp:698) in dimension 3 completely.
INFO: [XFORM 203-131] Reshaping array 'tagBlock.V' (miniBlockSAD/src/miniBlockSAD.cpp:699) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (miniBlockSAD/src/miniBlockSAD.cpp:523) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (miniBlockSAD/src/miniBlockSAD.cpp:522) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input2.V' (miniBlockSAD/src/miniBlockSAD.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input1.V' (miniBlockSAD/src/miniBlockSAD.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'min' into 'accumulateStream' automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop miniMutilBlocksSADHW_label3 (miniBlockSAD/src/miniBlockSAD.cpp:715)  of function 'miniMutilBlocksSADHW'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_miniMutilBlocksSADHW_label3', detected/extracted 5 process function(s): 
	 'readMultiBlockData92'
	 'colStreamToColSum'
	 'accumulateStream'
	 'findStreamMin'
	 'outputResult'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (miniBlockSAD/src/miniBlockSAD.cpp:616:6) to (miniBlockSAD/src/miniBlockSAD.cpp:622:5) in function 'findStreamMin'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sadSum' (miniBlockSAD/src/miniBlockSAD.cpp:35)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 221.047 ; gain = 162.723
INFO: [XFORM 203-541] Flattening a loop nest 'colStreamToColSum_label1' (miniBlockSAD/src/miniBlockSAD.cpp:501:4) in function 'colStreamToColSum'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (miniBlockSAD/src/miniBlockSAD.cpp:556:16) in function 'accumulateStream'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (miniBlockSAD/src/miniBlockSAD.cpp:714:54)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_miniMutilBlocksSADHW_label3' to 'dataflow_in_loop_min' (miniBlockSAD/src/miniBlockSAD.cpp:705:4)
INFO: [XFORM 203-531] Rewinding loop 'colStreamToColSum_label1_colStreamToColSum_label2' in function 'colStreamToColSum'.
INFO: [XFORM 203-531] Rewinding loop 'L_accumulateStream_label3' in function 'accumulateStream'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 320.914 ; gain = 262.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'miniMutilBlocksSADHW' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readMultiBlockData92'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'GenerateStream'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.18 seconds; current allocated memory: 264.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 264.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sadSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sadSum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 264.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 265.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sad'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 265.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 265.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'colSADSum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 265.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 266.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colStreamToColSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colStreamToColSum_label1_colStreamToColSum_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 267.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'colData0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'colData1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 267.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulateStream'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_accumulateStream_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 268.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 268.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findStreamMin'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'findStreamMin_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 268.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 268.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'outputResult'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 269.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 269.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_min'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 269.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 270.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 270.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 270.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'miniMutilBlocksSADHW'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 271.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 271.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readMultiBlockData92'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readMultiBlockData92'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 271.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sadSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sadSum'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 272.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sad'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'miniMutilBlocksSADHW_sub_5s_5s_5_1_1' to 'miniMutilBlocksSAbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'miniMutilBlocksSAbkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sad'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 273.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colSADSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colSADSum'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 274.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colStreamToColSum'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'colStreamToColSum_colData0_V' to 'colStreamToColSumcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'colStreamToColSum_colData1_V' to 'colStreamToColSumdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'colStreamToColSum'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 275.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulateStream'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lastSumData_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulateStream'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 276.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findStreamMin'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'currentMin' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'findStreamMin'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 277.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'outputResult'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'outputResult'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 277.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_min'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_colStreamToColSum_U0' to 'start_for_colStreeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findStreamMin_U0' to 'start_for_findStrfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_outputResult_U0' to 'start_for_outputRg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_accumulateStream_U0' to 'start_for_accumulhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_min'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 278.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 278.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'miniMutilBlocksSADHW'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'miniMutilBlocksSADHW/refBlock_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'miniMutilBlocksSADHW/tagBlock_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'miniMutilBlocksSADHW/miniRet_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'miniMutilBlocksSADHW/OFRet_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'miniMutilBlocksSADHW' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'tmpIndex' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'tmpIndex' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'miniMutilBlocksSADHW'.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 279.284 MB.
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'miniMutilBlocksSAbkb_AddSub_DSP_0'
INFO: [RTMG 210-278] Implementing memory 'colStreamToColSumcud_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'colStreamToColSumdEe_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w68_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w68_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w1_d4_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w7_d5_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w112_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w6_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_colStreeOg' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findStrfYi' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_outputRg8j' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_accumulhbi' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 348.723 ; gain = 290.398
INFO: [SYSC 207-301] Generating SystemC RTL for miniMutilBlocksSADHW.
INFO: [VHDL 208-304] Generating VHDL RTL for miniMutilBlocksSADHW.
INFO: [VLOG 209-307] Generating Verilog RTL for miniMutilBlocksSADHW.
INFO: [HLS 200-112] Total elapsed time: 48.533 seconds; peak allocated memory: 279.284 MB.
