// Seed: 3139288074
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1 = -1'h0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = -1'd0;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 ();
  assign id_1 = id_1;
  parameter id_2 = 1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_3 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  wand  id_3,
    input  wand  id_4
);
  assign id_2 = 1 && -1;
  assign module_4.id_1 = 0;
endmodule
module module_4 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wire id_4,
    output supply1 id_5,
    output uwire id_6,
    input wand void id_7,
    output tri id_8,
    input tri0 id_9,
    input wand id_10,
    output wire id_11
);
  assign id_8 = {1{-1}};
  module_3 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_1,
      id_1
  );
endmodule
