Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
| Date         : Mon Dec  9 13:19:48 2019
| Host         : e40-09 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file f_control_sets_placed.rpt
| Design       : f
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |              18 |            6 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------+-------------------+------------------+----------------+
|   Clock Signal   | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------+-------------------+------------------+----------------+
|  clock1Hz_BUFG   |               | digit[1]          |                1 |              1 |
|  clock1Hz_BUFG   |               | active[2]_i_1_n_0 |                1 |              1 |
|  clock1Hz_BUFG   |               | digit[0]          |                2 |              2 |
|  clock1Hz_BUFG   | toggle_IBUF   |                   |                2 |              4 |
|  clock1Hz_BUFG   | digit4        | digit4[3]_i_1_n_0 |                1 |              4 |
|  clock1Hz_BUFG   | digit3        | digit3[3]_i_1_n_0 |                1 |              4 |
|  clock1Hz_BUFG   | digit2        | digit2[3]_i_1_n_0 |                1 |              4 |
|  clock1Hz_BUFG   | clockmod      |                   |                2 |              4 |
|  clock1Hz_BUFG   | toggle_IBUF   | clockmod          |                2 |              5 |
|  clock1Hz_BUFG   |               |                   |                4 |              9 |
|  clock_IBUF_BUFG |               | rst_IBUF          |                6 |             18 |
+------------------+---------------+-------------------+------------------+----------------+


