Analysis & Synthesis report for deliverable2
Thu Feb 17 03:29:13 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Top-level Entity: |deliverable2
 17. Source assignments for clk_en:EN_CLK
 18. Source assignments for LFSR_22:LFSR_GEN
 19. Source assignments for DUT_for_MER_measurement:DUT
 20. Source assignments for mapper_ref:MAP_CMP
 21. Source assignments for avg_mag:AVG_MAG_DV
 22. Source assignments for avg_err_squared:AVG_ER_SQR
 23. Source assignments for avg_err:AVG_ER
 24. Source assignments for switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst
 25. Source assignments for key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
 26. Source assignments for sld_signaltap:auto_signaltap_0
 27. Parameter Settings for User Entity Instance: DUT_for_MER_measurement:DUT
 28. Parameter Settings for User Entity Instance: avg_mag:AVG_MAG_DV
 29. Parameter Settings for User Entity Instance: avg_err_squared:AVG_ER_SQR
 30. Parameter Settings for User Entity Instance: avg_err:AVG_ER
 31. Parameter Settings for User Entity Instance: switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0
 32. Parameter Settings for User Entity Instance: switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 33. Parameter Settings for User Entity Instance: key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0
 34. Parameter Settings for User Entity Instance: key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
 35. Parameter Settings for User Entity Instance: KeyCCT:k0
 36. Parameter Settings for User Entity Instance: KeyCCT:k1
 37. Parameter Settings for User Entity Instance: KeyCCT:k2
 38. Parameter Settings for User Entity Instance: KeyCCT:k3
 39. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 40. Parameter Settings for Inferred Entity Instance: DUT_for_MER_measurement:DUT|lpm_mult:Mult0
 41. Parameter Settings for Inferred Entity Instance: avg_mag:AVG_MAG_DV|lpm_mult:Mult0
 42. lpm_mult Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "KeyCCT:k3"
 44. Port Connectivity Checks: "key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 45. Port Connectivity Checks: "key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0"
 46. Port Connectivity Checks: "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
 47. Port Connectivity Checks: "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0"
 48. Port Connectivity Checks: "switch_led_emulator:switch_led_emulator_inst"
 49. Port Connectivity Checks: "avg_err:AVG_ER"
 50. Port Connectivity Checks: "avg_err_squared:AVG_ER_SQR"
 51. Port Connectivity Checks: "avg_mag:AVG_MAG_DV"
 52. Port Connectivity Checks: "DUT_for_MER_measurement:DUT"
 53. Port Connectivity Checks: "LFSR_22:LFSR_GEN"
 54. Signal Tap Logic Analyzer Settings
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Connections to In-System Debugging Instance "auto_signaltap_0"
 58. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 17 03:29:13 2022           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; deliverable2                                    ;
; Top-level Entity Name              ; deliverable2                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 7,396                                           ;
;     Total combinational functions  ; 2,804                                           ;
;     Dedicated logic registers      ; 6,235                                           ;
; Total registers                    ; 6235                                            ;
; Total pins                         ; 110                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 458,752                                         ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; deliverable2       ; deliverable2       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+
; File Name with User-Entered Path                                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library             ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+
; deliverable2.v                                                                                                ; yes             ; User Verilog HDL File                        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v                                                     ;                     ;
; avg_err.v                                                                                                     ; yes             ; User Verilog HDL File                        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v                                                          ;                     ;
; avg_mag.v                                                                                                     ; yes             ; User Verilog HDL File                        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v                                                          ;                     ;
; clk_en.v                                                                                                      ; yes             ; User Verilog HDL File                        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v                                                           ;                     ;
; LFSR.v                                                                                                        ; yes             ; User Verilog HDL File                        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v                                                             ;                     ;
; mapper.v                                                                                                      ; yes             ; User Verilog HDL File                        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v                                                           ;                     ;
; DUT_for_MER_measurement.v                                                                                     ; yes             ; User Verilog HDL File                        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v                                          ;                     ;
; slicer.v                                                                                                      ; yes             ; User Verilog HDL File                        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/slicer.v                                                           ;                     ;
; KeyCCT.v                                                                                                      ; yes             ; User Verilog HDL File                        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/KeyCCT.v                                                           ;                     ;
; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v ; yes             ; Auto-Found Verilog HDL File                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v         ; switch_led_emulator ;
; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/switch_led_emulator.v            ; yes             ; Auto-Found Verilog HDL File                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/switch_led_emulator.v                    ; switch_led_emulator ;
; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/key_emulator.v                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/key_emulator.v                                  ; key_emulator        ;
; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v        ; yes             ; Auto-Found Verilog HDL File                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v                ; key_emulator        ;
; altsource_probe.v                                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v                                               ;                     ;
; sld_jtag_endpoint_adapter.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;                     ;
; sld_jtag_endpoint_adapter_impl.sv                                                                             ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;                     ;
; altsource_probe_body.vhd                                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                        ;                     ;
; sld_rom_sr.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;                     ;
; sld_signaltap.vhd                                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                               ;                     ;
; sld_signaltap_impl.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                          ;                     ;
; sld_ela_control.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                             ;                     ;
; lpm_shiftreg.tdf                                                                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                ;                     ;
; lpm_constant.inc                                                                                              ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_constant.inc                                                ;                     ;
; dffeea.inc                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/dffeea.inc                                                      ;                     ;
; aglobal201.inc                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/aglobal201.inc                                                  ;                     ;
; sld_mbpmg.vhd                                                                                                 ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                   ;                     ;
; sld_ela_trigger_flow_mgr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                    ;                     ;
; sld_buffer_manager.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                          ;                     ;
; altsyncram.tdf                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;                     ;
; stratix_ram_block.inc                                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;                     ;
; lpm_mux.inc                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;                     ;
; lpm_decode.inc                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;                     ;
; a_rdenreg.inc                                                                                                 ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;                     ;
; altrom.inc                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altrom.inc                                                      ;                     ;
; altram.inc                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altram.inc                                                      ;                     ;
; altdpram.inc                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;                     ;
; db/altsyncram_3e24.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/altsyncram_3e24.tdf                                             ;                     ;
; altdpram.tdf                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altdpram.tdf                                                    ;                     ;
; memmodes.inc                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/others/maxplus2/memmodes.inc                                                  ;                     ;
; a_hdffe.inc                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/a_hdffe.inc                                                     ;                     ;
; alt_le_rden_reg.inc                                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                             ;                     ;
; altsyncram.inc                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.inc                                                  ;                     ;
; lpm_mux.tdf                                                                                                   ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                     ;                     ;
; muxlut.inc                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/muxlut.inc                                                      ;                     ;
; bypassff.inc                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/bypassff.inc                                                    ;                     ;
; altshift.inc                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altshift.inc                                                    ;                     ;
; db/mux_psc.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mux_psc.tdf                                                     ;                     ;
; lpm_decode.tdf                                                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                  ;                     ;
; declut.inc                                                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/declut.inc                                                      ;                     ;
; lpm_compare.inc                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;                     ;
; db/decode_dvf.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/decode_dvf.tdf                                                  ;                     ;
; lpm_counter.tdf                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                 ;                     ;
; lpm_add_sub.inc                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;                     ;
; cmpconst.inc                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/cmpconst.inc                                                    ;                     ;
; lpm_counter.inc                                                                                               ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;                     ;
; alt_counter_stratix.inc                                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                         ;                     ;
; db/cntr_eii.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_eii.tdf                                                    ;                     ;
; db/cmpr_vgc.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_vgc.tdf                                                    ;                     ;
; db/cntr_89j.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_89j.tdf                                                    ;                     ;
; db/cntr_cgi.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_cgi.tdf                                                    ;                     ;
; db/cmpr_rgc.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_rgc.tdf                                                    ;                     ;
; db/cntr_23j.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_23j.tdf                                                    ;                     ;
; db/cmpr_ngc.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_ngc.tdf                                                    ;                     ;
; sld_hub.vhd                                                                                                   ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld          ;
; db/ip/sld48291c47/alt_sld_fab.v                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/alt_sld_fab.v                                    ; alt_sld_fab         ;
; db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab         ;
; db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab         ;
; db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab         ;
; db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                            ; yes             ; Encrypted Auto-Found VHDL File               ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab         ;
; db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab         ;
; sld_jtag_hub.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;                     ;
; lpm_mult.tdf                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                    ;                     ;
; multcore.inc                                                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/multcore.inc                                                    ;                     ;
; db/mult_d6t.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_d6t.tdf                                                    ;                     ;
; db/mult_edt.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_edt.tdf                                                    ;                     ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 7,396          ;
;                                             ;                ;
; Total combinational functions               ; 2804           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1346           ;
;     -- 3 input functions                    ; 954            ;
;     -- <=2 input functions                  ; 504            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2517           ;
;     -- arithmetic mode                      ; 287            ;
;                                             ;                ;
; Total registers                             ; 6235           ;
;     -- Dedicated logic registers            ; 6235           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 110            ;
; Total memory bits                           ; 458752         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 6              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 4167           ;
; Total fan-out                               ; 37283          ;
; Average fan-out                             ; 3.83           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------+
; |deliverable2                                                                                                                           ; 2804 (71)           ; 6235 (53)                 ; 458752      ; 6            ; 0       ; 3         ; 110  ; 0            ; |deliverable2                                                                                                                                                                                                                                                                                                                                            ; deliverable2                      ; work                ;
;    |DUT_for_MER_measurement:DUT|                                                                                                        ; 141 (124)           ; 108 (108)                 ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |deliverable2|DUT_for_MER_measurement:DUT                                                                                                                                                                                                                                                                                                                ; DUT_for_MER_measurement           ; work                ;
;       |lpm_mult:Mult0|                                                                                                                  ; 17 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |deliverable2|DUT_for_MER_measurement:DUT|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                 ; lpm_mult                          ; work                ;
;          |mult_d6t:auto_generated|                                                                                                      ; 17 (17)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |deliverable2|DUT_for_MER_measurement:DUT|lpm_mult:Mult0|mult_d6t:auto_generated                                                                                                                                                                                                                                                                         ; mult_d6t                          ; work                ;
;    |KeyCCT:k0|                                                                                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|KeyCCT:k0                                                                                                                                                                                                                                                                                                                                  ; KeyCCT                            ; work                ;
;    |KeyCCT:k1|                                                                                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|KeyCCT:k1                                                                                                                                                                                                                                                                                                                                  ; KeyCCT                            ; work                ;
;    |KeyCCT:k2|                                                                                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|KeyCCT:k2                                                                                                                                                                                                                                                                                                                                  ; KeyCCT                            ; work                ;
;    |LFSR_22:LFSR_GEN|                                                                                                                   ; 77 (77)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|LFSR_22:LFSR_GEN                                                                                                                                                                                                                                                                                                                           ; LFSR_22                           ; work                ;
;    |avg_mag:AVG_MAG_DV|                                                                                                                 ; 252 (252)           ; 60 (60)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |deliverable2|avg_mag:AVG_MAG_DV                                                                                                                                                                                                                                                                                                                         ; avg_mag                           ; work                ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |deliverable2|avg_mag:AVG_MAG_DV|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                          ; lpm_mult                          ; work                ;
;          |mult_edt:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |deliverable2|avg_mag:AVG_MAG_DV|lpm_mult:Mult0|mult_edt:auto_generated                                                                                                                                                                                                                                                                                  ; mult_edt                          ; work                ;
;    |clk_en:EN_CLK|                                                                                                                      ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|clk_en:EN_CLK                                                                                                                                                                                                                                                                                                                              ; clk_en                            ; work                ;
;    |key_emulator:key_emulator_inst|                                                                                                     ; 35 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|key_emulator:key_emulator_inst                                                                                                                                                                                                                                                                                                             ; key_emulator                      ; key_emulator        ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 35 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                              ; altsource_probe_top               ; key_emulator        ;
;          |altsource_probe:issp_impl|                                                                                                    ; 35 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                                    ; altsource_probe                   ; work                ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 35 (3)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                     ; altsource_probe_body              ; work                ;
;                |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                               ; 32 (14)             ; 17 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                            ; altsource_probe_impl              ; work                ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 18 (18)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                  ; sld_rom_sr                        ; work                ;
;    |mapper_in:SUT_input|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|mapper_in:SUT_input                                                                                                                                                                                                                                                                                                                        ; mapper_in                         ; work                ;
;    |sld_hub:auto_hub|                                                                                                                   ; 198 (1)             ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld          ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 197 (0)             ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld          ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 197 (0)             ; 120 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab         ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 197 (1)             ; 120 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab         ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 196 (0)             ; 113 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab         ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 196 (151)           ; 113 (84)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work                ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 27 (27)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work                ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld          ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1834 (2)            ; 5710 (896)                ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work                ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1832 (0)            ; 4814 (0)                  ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work                ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1832 (88)           ; 4814 (1872)               ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work                ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work                ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work                ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work                ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work                ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work                ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work                ;
;                |altsyncram_3e24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 458752      ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3e24:auto_generated                                                                                                                                                 ; altsyncram_3e24                   ; work                ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work                ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work                ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work                ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work                ;
;             |sld_ela_control:ela_control|                                                                                               ; 1047 (1)            ; 2256 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work                ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work                ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 896 (0)             ; 2240 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work                ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 1344 (1344)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work                ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 896 (0)             ; 896 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:420:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:421:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:422:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:423:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:424:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:425:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:426:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:428:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:429:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:430:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:431:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:432:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:433:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:434:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:435:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:436:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:437:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:438:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:439:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:440:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:441:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:442:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:443:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:444:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:445:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:446:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:447:sm1      ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work                ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work                ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 150 (150)           ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work                ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work                ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 532 (11)            ; 515 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work                ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work                ;
;                   |cntr_eii:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_eii:auto_generated                                                             ; cntr_eii                          ; work                ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work                ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work                ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work                ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work                ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work                ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work                ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work                ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 448 (448)           ; 448 (448)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work                ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work                ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work                ;
;    |slicer:DECIDER|                                                                                                                     ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|slicer:DECIDER                                                                                                                                                                                                                                                                                                                             ; slicer                            ; work                ;
;    |switch_led_emulator:switch_led_emulator_inst|                                                                                       ; 126 (0)             ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|switch_led_emulator:switch_led_emulator_inst                                                                                                                                                                                                                                                                                               ; switch_led_emulator               ; switch_led_emulator ;
;       |altsource_probe_top:in_system_sources_probes_0|                                                                                  ; 126 (0)             ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                                ; altsource_probe_top               ; switch_led_emulator ;
;          |altsource_probe:issp_impl|                                                                                                    ; 126 (0)             ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                      ; altsource_probe                   ; work                ;
;             |altsource_probe_body:altsource_probe_body_inst|                                                                            ; 126 (3)             ; 109 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                       ; altsource_probe_body              ; work                ;
;                |altsource_probe_impl:\equal_width_gen:equal_width_inst|                                                                 ; 123 (107)           ; 109 (101)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst                                                                                                                ; altsource_probe_impl              ; work                ;
;                   |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                           ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                      ; sld_rom_sr                        ; work                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3e24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 448          ; 1024         ; 448          ; 458752 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 1           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File                                                             ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                                             ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                                             ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                                             ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                                             ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |deliverable2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                                             ;
; N/A    ; altera_in_system_sources_probes ; 20.1    ; N/A          ; N/A          ; |deliverable2|key_emulator:key_emulator_inst                                                                                                                                                                                                                                      ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/key_emulator.qsys        ;
; N/A    ; altera_in_system_sources_probes ; 20.1    ; N/A          ; N/A          ; |deliverable2|switch_led_emulator:switch_led_emulator_inst                                                                                                                                                                                                                        ; /home/tob208/engr-ece/Documents/EE465/2Deliverable/switch_led_emulator.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                             ;
+----------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; phase_out[0]                                 ; yes                                                              ; yes                                        ;
; phase_out[1]                                 ; yes                                                              ; yes                                        ;
; phase_out[2]                                 ; yes                                                              ; yes                                        ;
; phase_out[3]                                 ; yes                                                              ; yes                                        ;
; phase_out[4]                                 ; yes                                                              ; yes                                        ;
; phase_out[5]                                 ; yes                                                              ; yes                                        ;
; phase_out[6]                                 ; yes                                                              ; yes                                        ;
; phase_out[7]                                 ; yes                                                              ; yes                                        ;
; phase_out[8]                                 ; yes                                                              ; yes                                        ;
; phase_out[9]                                 ; yes                                                              ; yes                                        ;
; phase_out[10]                                ; yes                                                              ; yes                                        ;
; phase_out[11]                                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[23]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[22]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[21]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[20]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[19]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[18]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[17]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[16]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[0]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[1]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[2]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[15]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[14]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[13]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[12]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[11]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[10]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[9]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[8]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[7]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[6]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[5]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[4]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[3]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[24]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[25]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[26]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[27]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[28]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[29]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[30]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[31]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[32]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[33]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[34]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[35]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[36]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[37]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[38]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|acc_out[39]               ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][17] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][16] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][15] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][14] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][13] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][12] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][11] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][10] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][9]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][8]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][7]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][6]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][5]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][4]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][3]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][2]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][1]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[2][0]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][17] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][16] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][15] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][14] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][13] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][12] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][11] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][10] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][9]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][8]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][7]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][6]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][5]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][4]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][3]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][2]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][1]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[1][0]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][17] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][16] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][15] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][14] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][13] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][12] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][11] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][10] ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][9]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][8]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][7]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][6]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][5]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][4]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][3]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][2]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][1]  ; yes                                                              ; yes                                        ;
; DUT_for_MER_measurement:DUT|delay_reg[0][0]  ; yes                                                              ; yes                                        ;
; clk_en:EN_CLK|cnt[0]                         ; yes                                                              ; yes                                        ;
; clk_en:EN_CLK|cnt[1]                         ; yes                                                              ; yes                                        ;
; clk_en:EN_CLK|cnt[3]                         ; yes                                                              ; yes                                        ;
; clk_en:EN_CLK|cnt[2]                         ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[0]                      ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[10]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[11]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[12]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[13]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[14]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[15]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[16]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[17]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[18]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[19]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[1]                      ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[20]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[21]                     ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[2]                      ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[3]                      ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[4]                      ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[5]                      ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[6]                      ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[7]                      ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[8]                      ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|cnt[9]                      ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[0]                        ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[10]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[11]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[12]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[13]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[14]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[15]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[16]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[17]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[18]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[19]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[1]                        ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[20]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[21]                       ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[2]                        ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[3]                        ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[4]                        ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[5]                        ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[6]                        ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[7]                        ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[8]                        ; yes                                                              ; yes                                        ;
; LFSR_22:LFSR_GEN|x[9]                        ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|det_edge[0]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|det_edge[1]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[0]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[10]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[11]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[12]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[13]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[14]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[15]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[16]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[17]               ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[1]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[2]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[3]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[4]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[5]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[6]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[7]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[8]                ; yes                                                              ; yes                                        ;
; avg_mag:AVG_MAG_DV|reg_out[9]                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 174   ;                                                                  ;                                            ;
+----------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; DAC_DA[0]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DB[0]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DB[1]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DB[2]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DB[3]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DB[4]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DB[5]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DB[6]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DB[7]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DB[8]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DB[9]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DB[10]~reg0                        ; Stuck at GND due to stuck port data_in ;
; DAC_DB[11]~reg0                        ; Stuck at GND due to stuck port data_in ;
; DAC_DB[12]~reg0                        ; Stuck at GND due to stuck port data_in ;
; DAC_DB[13]~reg0                        ; Stuck at VCC due to stuck port data_in ;
; DAC_DA[1]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DA[2]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DA[3]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DA[4]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DA[5]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DA[6]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DA[7]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DA[8]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DA[9]~reg0                         ; Stuck at GND due to stuck port data_in ;
; DAC_DA[10]~reg0                        ; Stuck at GND due to stuck port data_in ;
; DAC_DA[11]~reg0                        ; Stuck at GND due to stuck port data_in ;
; DAC_DA[12]~reg0                        ; Stuck at GND due to stuck port data_in ;
; DAC_DA[13]~reg0                        ; Stuck at VCC due to stuck port data_in ;
; PLL_acc[0..35]                         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 64 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6235  ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 114   ;
; Number of registers using Asynchronous Clear ; 2140  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1936  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |deliverable2|avg_mag:AVG_MAG_DV|acc_out[16]                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |deliverable2|LFSR_22:LFSR_GEN|x[19]                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]             ;
; 5:1                ; 29 bits   ; 87 LEs        ; 58 LEs               ; 29 LEs                 ; Yes        ; |deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[48]                                             ;
; 5:1                ; 21 bits   ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; Yes        ; |deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|shift_reg[4]                                              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |deliverable2|switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |deliverable2|key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]                  ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |deliverable2|avg_mag:AVG_MAG_DV|reg_out[17]                                                                                                                                                                                                                                                        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |deliverable2|avg_mag:AVG_MAG_DV|abs                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for Top-level Entity: |deliverable2                ;
+------------------------------+-------+------+-------------------------+
; Assignment                   ; Value ; From ; To                      ;
+------------------------------+-------+------+-------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[0]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; error[7]                ;
; PRESERVE_REGISTER            ; on    ; -    ; error[6]                ;
; PRESERVE_REGISTER            ; on    ; -    ; error[5]                ;
; PRESERVE_REGISTER            ; on    ; -    ; error[4]                ;
; PRESERVE_REGISTER            ; on    ; -    ; error[3]                ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[0]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[0]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[0]            ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[0]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[1]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[2]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[3]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[4]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[5]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[6]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[7]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[8]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[9]  ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[10] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; staggered_phase_out[11] ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; staggered_phase_out[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[1]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[1]            ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[2]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[2]            ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[3]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[3]            ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[4]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[4]            ;
; PRESERVE_REGISTER            ; on    ; -    ; error[2]                ;
; PRESERVE_REGISTER            ; on    ; -    ; error[1]                ;
; PRESERVE_REGISTER            ; on    ; -    ; error[0]                ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[5]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[5]            ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[6]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[6]            ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[7]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[7]            ;
; PRESERVE_REGISTER            ; on    ; -    ; error[8]                ;
; PRESERVE_REGISTER            ; on    ; -    ; error[9]                ;
; PRESERVE_REGISTER            ; on    ; -    ; error[10]               ;
; PRESERVE_REGISTER            ; on    ; -    ; error[11]               ;
; PRESERVE_REGISTER            ; on    ; -    ; error[12]               ;
; PRESERVE_REGISTER            ; on    ; -    ; error[13]               ;
; PRESERVE_REGISTER            ; on    ; -    ; error[14]               ;
; PRESERVE_REGISTER            ; on    ; -    ; error[15]               ;
; PRESERVE_REGISTER            ; on    ; -    ; error[16]               ;
; PRESERVE_REGISTER            ; on    ; -    ; error[17]               ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[8]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[8]            ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[9]            ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[9]            ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[10]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[10]           ;
; PRESERVE_REGISTER            ; on    ; -    ; phase_out[11]           ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; phase_out[11]           ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[1]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[2]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[3]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[4]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[5]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[6]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[7]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[8]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[9]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[10]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[11]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[12]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_B[13]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_B[13]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[1]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[2]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[3]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[4]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[5]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[6]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[7]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[8]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[9]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[10]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[11]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[12]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; registered_ADC_A[13]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; registered_ADC_A[13]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reset                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reset                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; load                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; load                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[17]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[17]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[16]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[16]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[15]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[15]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[14]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[14]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[13]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[13]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[12]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[12]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[11]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[11]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[10]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[10]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[9]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[9]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[8]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[8]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; isi_power[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; isi_power[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[17]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[17]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[16]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[16]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[15]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[15]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[14]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[14]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[13]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[13]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[12]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[12]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[11]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[11]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[10]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[10]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[9]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[9]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[8]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[8]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dec_var[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dec_var[0]              ;
+------------------------------+-------+------+-------------------------+


+---------------------------------------------------+
; Source assignments for clk_en:EN_CLK              ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; cnt[3] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[3] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[2] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[2] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[0] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[0] ;
; PRESERVE_REGISTER         ; on    ; -    ; cnt[1] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; cnt[1] ;
+---------------------------+-------+------+--------+


+--------------------------------------------+
; Source assignments for LFSR_22:LFSR_GEN    ;
+-------------------+-------+------+---------+
; Assignment        ; Value ; From ; To      ;
+-------------------+-------+------+---------+
; PRESERVE_REGISTER ; on    ; -    ; x[10]   ;
; PRESERVE_REGISTER ; on    ; -    ; x[9]    ;
; PRESERVE_REGISTER ; on    ; -    ; x[8]    ;
; PRESERVE_REGISTER ; on    ; -    ; x[7]    ;
; PRESERVE_REGISTER ; on    ; -    ; x[6]    ;
; PRESERVE_REGISTER ; on    ; -    ; x[5]    ;
; PRESERVE_REGISTER ; on    ; -    ; x[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; x[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[5]  ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[6]  ;
; PRESERVE_REGISTER ; on    ; -    ; x[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; x[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; x[0]    ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[7]  ;
; PRESERVE_REGISTER ; on    ; -    ; x[11]   ;
; PRESERVE_REGISTER ; on    ; -    ; x[12]   ;
; PRESERVE_REGISTER ; on    ; -    ; x[13]   ;
; PRESERVE_REGISTER ; on    ; -    ; x[14]   ;
; PRESERVE_REGISTER ; on    ; -    ; x[15]   ;
; PRESERVE_REGISTER ; on    ; -    ; x[16]   ;
; PRESERVE_REGISTER ; on    ; -    ; x[17]   ;
; PRESERVE_REGISTER ; on    ; -    ; x[18]   ;
; PRESERVE_REGISTER ; on    ; -    ; x[19]   ;
; PRESERVE_REGISTER ; on    ; -    ; x[20]   ;
; PRESERVE_REGISTER ; on    ; -    ; x[21]   ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[8]  ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[9]  ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[10] ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[11] ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[12] ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[13] ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[14] ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[15] ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[16] ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[17] ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[18] ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[19] ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[20] ;
; PRESERVE_REGISTER ; on    ; -    ; cnt[21] ;
+-------------------+-------+------+---------+


+-------------------------------------------------------------+
; Source assignments for DUT_for_MER_measurement:DUT          ;
+---------------------------+-------+------+------------------+
; Assignment                ; Value ; From ; To               ;
+---------------------------+-------+------+------------------+
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][17] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][16] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][15] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][14] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][13] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][12] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][11] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][10] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[2][0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[2][0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][17] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][16] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][15] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][14] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][13] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][12] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][11] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][10] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[1][0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[1][0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][17] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][16] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][15] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][14] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][13] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][12] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][11] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][10] ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; delay_reg[0][0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; delay_reg[0][0]  ;
+---------------------------+-------+------+------------------+


+------------------------------------------------------------+
; Source assignments for mapper_ref:MAP_CMP                  ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[17]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[17]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[16]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[16]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[15]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[15]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[14]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[14]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[13]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[13]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[12]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[12]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[11]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[11]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[10]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[10]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[9]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[9]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[8]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[8]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[7]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[7]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[6]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[6]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[5]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[5]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[4]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[4]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[3]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[3]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[2]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[2]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[1]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[1]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; b[0]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; b[0]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[32] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[32] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[15] ;
+------------------------------+-------+------+--------------+


+--------------------------------------------------------------+
; Source assignments for avg_mag:AVG_MAG_DV                    ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; PRESERVE_REGISTER            ; on    ; -    ; det_edge[1]    ;
; PRESERVE_REGISTER            ; on    ; -    ; det_edge[0]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[23]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[23]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[22]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[22]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[21]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[21]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[20]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[20]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[19]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[19]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[18]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[18]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[17]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[17]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[16]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[16]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[0]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[1]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[2]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[15]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[15]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[14]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[14]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[13]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[13]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[12]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[11]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[10]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[9]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[8]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[2]     ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[1]     ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[0]     ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[7]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[6]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[5]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[4]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[17]    ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[16]    ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[15]    ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[14]    ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[13]    ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[12]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[3]     ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[11]    ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[10]    ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[9]     ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[8]     ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[7]     ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[6]     ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[5]     ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[4]     ;
; PRESERVE_REGISTER            ; on    ; -    ; reg_out[3]     ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[24]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[24]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[25]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[25]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[26]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[26]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[27]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[27]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[28]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[28]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[29]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[29]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[30]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[30]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[31]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[31]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[32]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[32]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[33]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[33]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[34]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[34]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[35]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[35]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[36]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[36]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[37]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[37]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[38]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[38]    ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[39]    ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; acc_out[39]    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sig_edge       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sig_edge       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[17]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[17]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[16]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[16]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[15]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[15]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[14]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[14]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[13]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[13]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[12]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[12]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[11]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[11]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[10]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[10]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[9]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[9]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[8]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[8]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[7]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[7]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[6]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[6]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[5]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[5]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[4]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[4]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[3]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[3]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[2]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[2]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[1]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[1]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; abs[0]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; abs[0]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[34]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[34]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[33]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[33]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[32]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[32]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[31]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[31]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[30]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[30]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[29]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[29]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[28]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[28]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[27]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[27]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[26]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[26]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[25]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[25]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[24]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[24]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[23]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[23]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[22]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[22]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[21]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[21]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[20]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[20]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[19]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[19]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[18]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[18]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[17]   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[17]   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[17]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[17]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[16]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[16]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; square[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; square[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[34] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[34] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[33] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[33] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[32] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[32] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out_2[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out_2[17] ;
+------------------------------+-------+------+----------------+


+------------------------------------------------------------+
; Source assignments for avg_err_squared:AVG_ER_SQR          ;
+------------------------------+-------+------+--------------+
; Assignment                   ; Value ; From ; To           ;
+------------------------------+-------+------+--------------+
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[0]   ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[1]   ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[2]   ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[3]   ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[4]   ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[5]   ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[6]   ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[7]   ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[8]   ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[9]   ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[10]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[11]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[12]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[13]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[14]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[15]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[16]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[17]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[18]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[19]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[20]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[21]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[22]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[23]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[24]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[25]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[26]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[27]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[28]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[29]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[30]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[31]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[32]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[33]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[34]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[35]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[36]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[37]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[38]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[39]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[34] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[34] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[33] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[33] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[32] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[32] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; mult_out[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; mult_out[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; det_edge[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; det_edge[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; det_edge[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; det_edge[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sig_edge     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sig_edge     ;
+------------------------------+-------+------+--------------+


+-----------------------------------------------------------+
; Source assignments for avg_err:AVG_ER                     ;
+------------------------------+-------+------+-------------+
; Assignment                   ; Value ; From ; To          ;
+------------------------------+-------+------+-------------+
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[0]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[1]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[2]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[3]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[4]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[5]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[6]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[7]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[8]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[9]  ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[10] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[11] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[12] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[13] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[14] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[15] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[16] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[17] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[18] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[19] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[20] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[21] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[22] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[23] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[24] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[25] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[26] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[27] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[28] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[29] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[30] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[31] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[32] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[33] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[34] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[35] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[36] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[37] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[38] ;
; PRESERVE_REGISTER            ; on    ; -    ; acc_out[39] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; det_edge[1] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; det_edge[1] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; det_edge[0] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; det_edge[0] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sig_edge    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sig_edge    ;
+------------------------------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                                                 ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                                                 ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                 ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[49]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[48]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[47]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[46]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[45]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[44]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[43]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[42]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[41]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[40]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[39]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[38]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[37]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[36]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[35]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[34]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[33]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[32]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[31]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[30]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[29]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[28]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[27]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[26]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[25]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[24]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[23]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[22]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[21]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[20]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[19]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[18]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[17]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[16]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[15]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[14]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[13]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[12]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[11]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[10]                                                                                                                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[9]                                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[8]                                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[7]                                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[6]                                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[5]                                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[4]                                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                                     ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[3]                                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[2]                                                                                                                                                                           ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[1]                                                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DUT_for_MER_measurement:DUT ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 18    ; Signed Integer                                  ;
; CHANNEL_GAIN   ; 1     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avg_mag:AVG_MAG_DV ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; LFSR_WID       ; 22    ; Signed Integer                         ;
; ACC_WID        ; 40    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avg_err_squared:AVG_ER_SQR ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; LFSR_WID       ; 22    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avg_err:AVG_ER ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; LFSR_WID       ; 22    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                         ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                       ;
; lpm_hint                ; UNUSED          ; String                                                                                       ;
; sld_auto_instance_index ; YES             ; String                                                                                       ;
; sld_instance_index      ; 0               ; Signed Integer                                                                               ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                                               ;
; sld_ir_width            ; 4               ; Signed Integer                                                                               ;
; instance_id             ; SW              ; String                                                                                       ;
; probe_width             ; 50              ; Signed Integer                                                                               ;
; source_width            ; 50              ; Signed Integer                                                                               ;
; source_initial_value    ; 0               ; String                                                                                       ;
; enable_metastability    ; NO              ; String                                                                                       ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                   ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                                                 ;
; lpm_hint                ; UNUSED          ; String                                                                                                                 ;
; sld_auto_instance_index ; YES             ; String                                                                                                                 ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                                         ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                                         ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                                         ;
; instance_id             ; SW              ; String                                                                                                                 ;
; probe_width             ; 50              ; Signed Integer                                                                                                         ;
; source_width            ; 50              ; Signed Integer                                                                                                         ;
; source_initial_value    ; 0               ; String                                                                                                                 ;
; enable_metastability    ; NO              ; String                                                                                                                 ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                           ;
+-------------------------+-----------------+--------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                         ;
; lpm_hint                ; UNUSED          ; String                                                                         ;
; sld_auto_instance_index ; YES             ; String                                                                         ;
; sld_instance_index      ; 0               ; Signed Integer                                                                 ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                                 ;
; sld_ir_width            ; 4               ; Signed Integer                                                                 ;
; instance_id             ; KEYS            ; String                                                                         ;
; probe_width             ; 0               ; Signed Integer                                                                 ;
; source_width            ; 4               ; Signed Integer                                                                 ;
; source_initial_value    ; F               ; String                                                                         ;
; enable_metastability    ; NO              ; String                                                                         ;
+-------------------------+-----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                     ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                                   ;
; lpm_hint                ; UNUSED          ; String                                                                                                   ;
; sld_auto_instance_index ; YES             ; String                                                                                                   ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                           ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                           ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                           ;
; instance_id             ; KEYS            ; String                                                                                                   ;
; probe_width             ; 0               ; Signed Integer                                                                                           ;
; source_width            ; 4               ; Signed Integer                                                                                           ;
; source_initial_value    ; F               ; String                                                                                                   ;
; enable_metastability    ; NO              ; String                                                                                                   ;
+-------------------------+-----------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyCCT:k0 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; PERSIST        ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyCCT:k1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; PERSIST        ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyCCT:k2 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; PERSIST        ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyCCT:k3 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; PERSIST        ; 1     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 1368                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 448                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DUT_for_MER_measurement:DUT|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------+
; Parameter Name                                 ; Value        ; Type                        ;
+------------------------------------------------+--------------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 19           ; Untyped                     ;
; LPM_WIDTHB                                     ; 18           ; Untyped                     ;
; LPM_WIDTHP                                     ; 37           ; Untyped                     ;
; LPM_WIDTHR                                     ; 37           ; Untyped                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                     ;
; LATENCY                                        ; 0            ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                     ;
; USE_EAB                                        ; OFF          ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                     ;
; CBXI_PARAMETER                                 ; mult_d6t     ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                     ;
+------------------------------------------------+--------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: avg_mag:AVG_MAG_DV|lpm_mult:Mult0  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 18           ; Untyped             ;
; LPM_WIDTHB                                     ; 18           ; Untyped             ;
; LPM_WIDTHP                                     ; 36           ; Untyped             ;
; LPM_WIDTHR                                     ; 36           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_edt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 2                                          ;
; Entity Instance                       ; DUT_for_MER_measurement:DUT|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 19                                         ;
;     -- LPM_WIDTHB                     ; 18                                         ;
;     -- LPM_WIDTHP                     ; 37                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; avg_mag:AVG_MAG_DV|lpm_mult:Mult0          ;
;     -- LPM_WIDTHA                     ; 18                                         ;
;     -- LPM_WIDTHB                     ; 18                                         ;
;     -- LPM_WIDTHP                     ; 36                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyCCT:k3"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; key_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0"                                                                    ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; probe      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0"                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "switch_led_emulator:switch_led_emulator_inst"                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; source[48..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; probe[49..21]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avg_err:AVG_ER"                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; err_acc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avg_err_squared:AVG_ER_SQR"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; err_square ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avg_mag:AVG_MAG_DV"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; map_out_pwr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DUT_for_MER_measurement:DUT"                                                                               ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; errorless_decision_variable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; error                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LFSR_22:LFSR_GEN"                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[21..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 448                 ; 448              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 564                         ;
; cycloneiii_ff         ; 405                         ;
;     CLR               ; 2                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 96                          ;
;     ENA CLR           ; 140                         ;
;     ENA CLR SLD       ; 21                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 22                          ;
;     plain             ; 121                         ;
; cycloneiii_lcell_comb ; 772                         ;
;     arith             ; 195                         ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 158                         ;
;     normal            ; 577                         ;
;         0 data inputs ; 46                          ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 187                         ;
;         3 data inputs ; 181                         ;
;         4 data inputs ; 99                          ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 9.90                        ;
; Average LUT depth     ; 3.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                             ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                   ; Details                                                                                                                                                        ;
+------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                            ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[0]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[0]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[10]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[10]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[11]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[11]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[12]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[12]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[13]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[13]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[14]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[14]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[15]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[15]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[16]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[16]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[16]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[17]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[17]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[17]                   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[1]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[1]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[2]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[2]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[3]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[3]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[4]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[4]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[5]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[5]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[6]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[6]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[7]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[7]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[8]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[8]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[9]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[9]                    ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~2                                  ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~2                                  ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~23                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~23                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~26                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~26                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~29                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~29                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~32                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~32                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~35                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~35                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~38                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~38                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~41                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~41                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~44                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~44                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~45                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~45                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~46                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~46                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~47                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~47                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~48                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~48                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~49                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~49                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~50                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~50                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~51                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~51                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~52                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~52                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~53                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|decision_variable_temp[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|Add1~53                                 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[0]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[0]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[10]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[10]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[10]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[11]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[11]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[11]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[12]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[12]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[12]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[13]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[13]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[13]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[14]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[14]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[14]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[15]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[15]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[15]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[16]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[16]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[16]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[17]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[17]                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[17]                               ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[1]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[1]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[2]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[2]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[3]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[3]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[4]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[4]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[5]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[5]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[6]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[6]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[7]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[7]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[8]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[8]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[8]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[9]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error[9]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error[9]                                ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[0]~0                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[0]~0                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[10]~1                        ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[10]~1                        ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[11]~11                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[11]~11                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[12]~12                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[12]~12                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[13]~13                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[13]~13                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[14]~14                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[14]~14                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[15]~15                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[15]~15                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[17]~16                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[17]~16                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[17]~16                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[17]~16                       ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[1]~10                        ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[1]~10                        ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[2]~9                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[2]~9                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[3]~8                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[3]~8                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[4]~7                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[4]~7                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[5]~6                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[5]~6                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[6]~5                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[6]~5                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[7]~4                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[7]~4                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[8]~3                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[8]~3                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[9]~2                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|error_temp[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|error_temp[9]~2                         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[0]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[0]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[10]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[10]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[11]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[11]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[12]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[12]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[13]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[13]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[14]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[14]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[15]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[15]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[16]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[16]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[17]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[17]         ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[1]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[1]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[2]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[2]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[3]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[3]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[4]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[4]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[5]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[5]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[6]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[6]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[7]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[7]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[8]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[8]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[9]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable[9]          ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[0]~0   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[0]~0   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[10]~1  ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[10]~1  ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[11]~11 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[11]~11 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[12]~12 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[12]~12 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[13]~13 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[13]~13 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[14]~14 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[14]~14 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[15]~15 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[15]~15 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[17]~16 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[17]~16 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[17]~16 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[17]~16 ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[1]~10  ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[1]~10  ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[2]~9   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[2]~9   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[3]~8   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[3]~8   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[4]~7   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[4]~7   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[5]~6   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[5]~6   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[6]~5   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[6]~5   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[7]~4   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[7]~4   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[8]~3   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[8]~3   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[9]~2   ; N/A                                                                                                                                                            ;
; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|errorless_decision_variable_temp[9]~2   ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[0]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[0]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[10]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[10]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[11]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[11]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[12]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[12]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[13]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[13]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[14]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[14]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[15]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[15]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[16]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[16]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[17]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[17]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[18]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[18]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[19]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[19]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[1]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[1]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[20]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[20]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[21]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[21]                                            ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[2]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[2]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[3]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[3]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[4]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[4]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[5]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[5]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[6]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[6]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[7]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[7]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[8]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[8]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[9]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cnt[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cnt[9]                                             ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cycle                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cycle                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|cycle                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|cycle                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|load                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; load                                                                ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|load                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; load                                                                ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[0]~0                                           ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[0]~0                                           ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[10]~1                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[10]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[10]~1                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[11]~2                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[11]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[11]~2                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[12]~3                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[12]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[12]~3                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[13]~4                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[13]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[13]~4                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[14]~5                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[14]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[14]~5                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[15]~6                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[15]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[15]~6                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[16]~7                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[16]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[16]~7                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[17]~8                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[17]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[17]~8                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[18]~9                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[18]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[18]~9                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[19]~10                                         ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[19]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[19]~10                                         ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[1]~11                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[1]~11                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[20]~12                                         ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[20]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[20]~12                                         ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[21]~13                                         ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[21]                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[21]~13                                         ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[2]~14                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[2]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[2]~14                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[3]~15                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[3]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[3]~15                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[4]~16                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[4]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[4]~16                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[5]~17                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[5]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[5]~17                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[6]~18                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[6]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[6]~18                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[7]~19                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[7]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[7]~19                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[8]~20                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[8]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[8]~20                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[9]~21                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|out[9]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[9]~21                                          ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|reset                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|reset                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[0]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[0]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[10]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[10]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[10]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[10]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[11]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[11]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[11]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[11]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[12]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[12]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[12]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[12]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[13]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[13]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[13]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[13]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[14]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[14]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[14]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[14]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[15]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[15]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[15]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[15]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[16]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[16]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[16]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[16]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[17]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[17]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[17]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[17]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[18]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[18]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[18]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[18]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[19]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[19]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[19]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[19]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[1]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[1]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[20]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[20]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[20]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[20]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[21]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[21]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[21]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[21]                                              ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[2]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[2]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[3]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[3]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[4]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[4]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[5]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[5]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[6]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[6]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[7]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[7]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[8]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[8]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[9]                                               ; N/A                                                                                                                                                            ;
; LFSR_22:LFSR_GEN|x[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|x[9]                                               ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[0]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[0]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[10]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[10]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[11]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[11]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[12]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[12]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[13]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[13]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[14]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[14]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[15]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[15]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[16]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[16]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[17]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[17]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[18]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[18]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[18]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[19]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[19]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[19]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[1]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[1]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[20]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[20]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[20]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[21]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[21]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[21]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[22]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[22]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[22]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[23]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[23]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[23]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[24]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[24]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[24]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[25]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[25]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[25]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[26]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[26]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[26]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[27]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[27]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[27]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[28]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[28]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[28]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[29]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[29]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[29]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[2]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[2]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[30]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[30]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[30]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[31]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[31]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[31]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[32]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[32]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[32]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[32]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[33]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[33]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[33]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[33]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[34]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[34]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[34]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[34]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[35]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[35]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[35]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[35]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[36]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[36]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[36]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[36]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[37]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[37]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[37]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[37]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[38]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[38]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[38]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[38]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[39]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[39]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[39]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[39]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[3]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[3]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[4]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[4]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[5]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[5]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[6]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[6]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[7]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[7]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[8]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[8]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[9]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|acc_out[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|acc_out[9]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[0]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[0]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[10]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[10]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[11]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[11]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[12]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[12]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[13]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[13]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[14]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[14]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[15]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[15]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[16]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[16]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[17]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[17]                   ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[1]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[1]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[2]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[2]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[3]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[3]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[4]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[4]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[5]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[5]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[6]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[6]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[7]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[7]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[8]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[8]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[9]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|dec_var[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[9]                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|det_edge[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|det_edge[0]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|det_edge[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|det_edge[0]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|det_edge[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|det_edge[1]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|det_edge[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|det_edge[1]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[0]~0                                 ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[0]~0                                 ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[10]~1                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[10]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[10]~1                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[11]~2                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[11]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[11]~2                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[12]~3                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[12]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[12]~3                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[13]~4                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[13]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[13]~4                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[14]~5                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[14]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[14]~5                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[15]~6                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[15]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[15]~6                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[16]~7                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[16]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[16]~7                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[17]~8                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[17]                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[17]~8                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[1]~9                                 ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[1]~9                                 ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[2]~10                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[2]~10                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[3]~11                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[3]~11                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[4]~12                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[4]~12                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[5]~13                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[5]~13                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[6]~14                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[6]~14                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[7]~15                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[7]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[7]~15                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[8]~16                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[8]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[8]~16                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[9]~17                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|map_out_pwr[9]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|map_out_pwr[9]~17                                ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[0]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[0]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[10]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[10]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[11]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[11]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[12]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[12]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[13]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[13]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[14]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[14]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[15]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[15]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[16]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[16]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[17]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[17]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[18]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[18]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[18]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[19]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[19]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[19]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[1]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[1]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[20]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[20]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[20]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[21]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[21]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[21]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[22]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[22]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[22]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[23]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[23]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[23]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[24]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[24]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[24]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[25]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[25]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[25]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[26]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[26]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[26]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[27]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[27]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[28]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[28]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[28]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[29]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[29]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[29]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[2]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[2]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[30]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[30]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[30]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[31]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[31]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[31]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[32]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[32]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[32]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[32]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[33]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[33]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[33]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[33]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[34]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[34]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[34]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[34]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out[35]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[35]                                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[3]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[3]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[4]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[4]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[5]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[5]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[6]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[6]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[7]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[7]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[8]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[8]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[9]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out[9]                                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[0]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[0]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[10]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[10]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[11]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[11]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[12]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[12]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[13]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[13]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[14]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[14]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[15]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[15]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[16]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[16]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[17]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~2                                           ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[17]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~2                                           ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[18]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~4                                           ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[18]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~4                                           ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[19]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~6                                           ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[19]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~6                                           ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[1]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[1]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[20]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~8                                           ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[20]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~8                                           ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[21]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~10                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[21]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~10                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[22]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~12                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[22]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~12                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[23]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~14                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[23]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~14                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[24]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~16                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[24]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~16                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[25]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~18                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[25]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~18                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[26]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~20                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[26]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~20                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[27]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~22                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[27]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~22                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[28]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~24                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[28]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~24                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[29]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~26                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[29]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~26                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[2]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[2]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[30]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~28                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[30]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~28                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[31]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~30                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[31]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~30                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[32]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~32                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[32]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~32                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[33]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~34                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[33]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|Add2~34                                          ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[34]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|square[17]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[34]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|square[17]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|mult_out_2[35]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[35]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[3]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[3]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[4]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[4]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[5]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[5]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[6]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[6]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[7]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[7]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[8]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[8]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[9]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|mult_out_2[9]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; avg_mag:AVG_MAG_DV|ref_lvl[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[0]~0                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[0]~0                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[10]~1                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[10]~1                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[11]~2                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[11]~2                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[12]~3                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[12]~3                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[13]~4                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[13]~4                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[14]~5                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[14]~5                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[15]~6                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[15]~6                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[16]~7                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[16]~7                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[17]~8                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[17]~8                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[1]~9                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[1]~9                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[2]~10                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[2]~10                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[3]~11                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[3]~11                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[4]~12                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[4]~12                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[5]~13                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[5]~13                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[6]~14                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[6]~14                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[7]~15                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[7]~15                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[8]~16                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[8]~16                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[9]~17                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|ref_lvl[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[9]~17                                    ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[0]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[0]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[0]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[10]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[10]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[10]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[11]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[11]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[11]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[12]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[12]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[12]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[13]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[13]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[13]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[14]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[14]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[14]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[15]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[15]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[15]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[16]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[16]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[16]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[17]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[17]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[17]                                      ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[1]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[1]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[1]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[2]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[2]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[2]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[3]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[3]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[3]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[4]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[4]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[4]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[5]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[5]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[5]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[6]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[6]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[6]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[7]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[7]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[7]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[8]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[8]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[8]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[9]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|reg_out[9]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|reg_out[9]                                       ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|sig_edge                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|sig_edge                                         ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|sig_edge                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|sig_edge                                         ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[17]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[0]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[17]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[27]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[10]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[27]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[28]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[11]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[28]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[29]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[12]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[29]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[30]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[13]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[30]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[31]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[14]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[31]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[32]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[15]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[32]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[16]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[33]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[16]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[33]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[17]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[34]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[17]                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[34]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[18]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[1]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[18]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[19]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[2]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[19]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[20]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[3]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[20]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[21]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[4]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[21]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[22]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[5]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[22]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[23]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[6]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[23]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[24]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[7]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[24]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[25]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[8]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[25]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[26]                                     ; N/A                                                                                                                                                            ;
; avg_mag:AVG_MAG_DV|square[9]                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|mult_out[26]                                     ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|clk                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                            ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|clk                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                            ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|cnt[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|cnt[0]                                                ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|cnt[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|cnt[0]                                                ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|cnt[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|cnt[1]                                                ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|cnt[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|cnt[1]                                                ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|cnt[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|cnt[2]                                                ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|cnt[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|cnt[2]                                                ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|cnt[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|cnt[3]                                                ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|cnt[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|cnt[3]                                                ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|sam_clk_en                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|sam_clk_en                                            ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|sam_clk_en                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|sam_clk_en                                            ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|sym_clk_en                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|sym_clk_en                                            ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|sym_clk_en                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|sym_clk_en                                            ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|sys_clk                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|sys_clk                                               ; N/A                                                                                                                                                            ;
; clk_en:EN_CLK|sys_clk                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_en:EN_CLK|sys_clk                                               ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|LFSR[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[0]~0                                           ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|LFSR[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[0]~0                                           ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|LFSR[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[1]~11                                          ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|LFSR[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[1]~11                                          ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[0]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[10]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[11]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[12]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[13]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[14]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[15]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_in:SUT_input|map_out~0                                       ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[16]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; mapper_in:SUT_input|map_out~0                                       ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[1]~11_wirecell                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[17]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; LFSR_22:LFSR_GEN|out[1]~11_wirecell                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[1]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[2]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[3]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[4]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[5]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[6]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[7]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[8]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; mapper_in:SUT_input|map_out[9]                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                 ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[0]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[0]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[10]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[10]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[11]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[11]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[12]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[12]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[13]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[13]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[13]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[13]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[14]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[14]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[14]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[14]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[15]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[15]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[15]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[15]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[16]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[16]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[16]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[16]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[17]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[17]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[17]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[17]                   ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[1]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[1]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[2]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[2]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[3]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[3]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[4]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[4]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[5]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[5]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[6]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[6]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[7]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[7]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[8]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[8]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[9]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|dec_var[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; DUT_for_MER_measurement:DUT|decision_variable[9]                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[0]~0                                     ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[0]~0                                     ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[10]~1                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[10]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[10]~1                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[11]~2                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[11]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[11]~2                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[12]~3                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[12]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[12]~3                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[13]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[13]~4                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[13]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[13]~4                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[14]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[14]~5                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[14]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[14]~5                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[15]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[15]~6                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[15]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[15]~6                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[16]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[16]~7                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[16]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[16]~7                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[17]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[17]~8                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[17]                                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[17]~8                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[1]~9                                     ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[1]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[1]~9                                     ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[2]~10                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[2]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[2]~10                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[3]~11                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[3]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[3]~11                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[4]~12                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[4]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[4]~12                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[5]~13                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[5]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[5]~13                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[6]~14                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[6]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[6]~14                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[7]~15                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[7]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[7]~15                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[8]~16                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[8]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[8]~16                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[9]~17                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|ref_lvl[9]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avg_mag:AVG_MAG_DV|ref_lvl[9]~17                                    ; N/A                                                                                                                                                            ;
; slicer:DECIDER|slice[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slicer:DECIDER|slice[0]~0                                           ; N/A                                                                                                                                                            ;
; slicer:DECIDER|slice[0]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slicer:DECIDER|slice[0]~0                                           ; N/A                                                                                                                                                            ;
; slicer:DECIDER|slice[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slicer:DECIDER|slice[1]~1_wirecell                                  ; N/A                                                                                                                                                            ;
; slicer:DECIDER|slice[1]                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; slicer:DECIDER|slice[1]~1_wirecell                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                             ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                 ; N/A                                                                                                                                                            ;
+------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Thu Feb 17 03:28:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "switch_led_emulator.qsys"
Info (12250): 2022.02.17.03:28:55 Progress: Loading 2Deliverable/switch_led_emulator.qsys
Info (12250): 2022.02.17.03:28:55 Progress: Reading input file
Info (12250): 2022.02.17.03:28:55 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.1]
Warning (12251): In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)
Info (12250): 2022.02.17.03:28:55 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2022.02.17.03:28:55 Progress: Building connections
Info (12250): 2022.02.17.03:28:55 Progress: Parameterizing connections
Info (12250): 2022.02.17.03:28:55 Progress: Validating
Info (12250): 2022.02.17.03:28:55 Progress: Done reading input file
Info (12250): Switch_led_emulator: Generating switch_led_emulator "switch_led_emulator" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "switch_led_emulator" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): Switch_led_emulator: Done "switch_led_emulator" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "switch_led_emulator.qsys"
Info (12248): Elaborating Platform Designer system entity "key_emulator.qsys"
Info (12250): 2022.02.17.03:28:58 Progress: Loading 2Deliverable/key_emulator.qsys
Info (12250): 2022.02.17.03:28:58 Progress: Reading input file
Info (12250): 2022.02.17.03:28:58 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 18.1]
Warning (12251): In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)
Info (12250): 2022.02.17.03:28:58 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2022.02.17.03:28:58 Progress: Building connections
Info (12250): 2022.02.17.03:28:58 Progress: Parameterizing connections
Info (12250): 2022.02.17.03:28:58 Progress: Validating
Info (12250): 2022.02.17.03:28:59 Progress: Done reading input file
Info (12250): Key_emulator: Generating key_emulator "key_emulator" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "key_emulator" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): Key_emulator: Done "key_emulator" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "key_emulator.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file deliverable2.v
    Info (12023): Found entity 1: deliverable2 File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file avg_err.v
    Info (12023): Found entity 1: avg_err_squared File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v Line: 1
    Info (12023): Found entity 2: avg_err File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file avg_mag.v
    Info (12023): Found entity 1: avg_mag File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_en.v
    Info (12023): Found entity 1: clk_en File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file LFSR.v
    Info (12023): Found entity 1: LFSR_22 File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v Line: 1
    Info (12023): Found entity 2: LFSR_test File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file mapper.v
    Info (12023): Found entity 1: mapper_in File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v Line: 1
    Info (12023): Found entity 2: mapper_ref File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file DUT_for_MER_measurement.v
    Info (12023): Found entity 1: DUT_for_MER_measurement File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file slicer.v
    Info (12023): Found entity 1: slicer File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/slicer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file SweepGenerator.qxp
    Info (12023): Found entity 1: SweepGenerator File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file ROM_for_12_x_12_NCO.v
    Info (12023): Found entity 1: ROM_for_12_x_12_NCO File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/ROM_for_12_x_12_NCO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file KeyCCT.v
    Info (12023): Found entity 1: KeyCCT File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/KeyCCT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/switch_led_emulator.v
    Info (12023): Found entity 1: switch_led_emulator File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/switch_led_emulator.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/key_emulator/key_emulator.v
    Info (12023): Found entity 1: key_emulator File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/key_emulator.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/key_emulator/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v Line: 14
Info (12127): Elaborating entity "deliverable2" for the top level hierarchy
Warning (10858): Verilog HDL warning at deliverable2.v(29): object NCO_freq used but never assigned File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at deliverable2.v(30): object "phase_to_ROM" assigned a value but never read File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 30
Warning (10036): Verilog HDL or VHDL warning at deliverable2.v(31): object "staggered_phase_out" assigned a value but never read File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 31
Warning (10858): Verilog HDL warning at deliverable2.v(32): object signal_to_DAC used but never assigned File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 32
Warning (10858): Verilog HDL warning at deliverable2.v(36): object dwell_pulse used but never assigned File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 36
Warning (10858): Verilog HDL warning at deliverable2.v(38): object SUT_out used but never assigned File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 38
Warning (10858): Verilog HDL warning at deliverable2.v(39): object NCO_2_out used but never assigned File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 39
Warning (10036): Verilog HDL or VHDL warning at deliverable2.v(77): object "registered_ADC_A" assigned a value but never read File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at deliverable2.v(78): object "registered_ADC_B" assigned a value but never read File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 78
Warning (10030): Net "signal_to_DAC" at deliverable2.v(32) has no driver or initial value, using a default initial value '0' File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 32
Warning (10030): Net "SUT_out" at deliverable2.v(38) has no driver or initial value, using a default initial value '0' File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 38
Warning (10030): Net "NCO_2_out" at deliverable2.v(39) has no driver or initial value, using a default initial value '0' File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 39
Warning (10030): Net "dwell_pulse" at deliverable2.v(36) has no driver or initial value, using a default initial value '0' File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 36
Info (12128): Elaborating entity "clk_en" for hierarchy "clk_en:EN_CLK" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 202
Info (12128): Elaborating entity "LFSR_22" for hierarchy "LFSR_22:LFSR_GEN" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 221
Info (12128): Elaborating entity "mapper_in" for hierarchy "mapper_in:SUT_input" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 228
Info (12128): Elaborating entity "DUT_for_MER_measurement" for hierarchy "DUT_for_MER_measurement:DUT" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 243
Info (12128): Elaborating entity "slicer" for hierarchy "slicer:DECIDER" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 250
Info (12128): Elaborating entity "mapper_ref" for hierarchy "mapper_ref:MAP_CMP" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 257
Info (12128): Elaborating entity "avg_mag" for hierarchy "avg_mag:AVG_MAG_DV" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 270
Info (12128): Elaborating entity "avg_err_squared" for hierarchy "avg_err_squared:AVG_ER_SQR" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 288
Info (12128): Elaborating entity "avg_err" for hierarchy "avg_err:AVG_ER" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 297
Info (12128): Elaborating entity "switch_led_emulator" for hierarchy "switch_led_emulator:switch_led_emulator_inst" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 332
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/switch_led_emulator.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "SW"
    Info (12134): Parameter "probe_width" = "50"
    Info (12134): Parameter "source_width" = "50"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst" File: /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 564
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "switch_led_emulator:switch_led_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "key_emulator" for hierarchy "key_emulator:key_emulator_inst" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 352
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/key_emulator.v Line: 21
Info (12128): Elaborating entity "altsource_probe" for hierarchy "key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = "KEYS"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "source_width" = "4"
    Info (12134): Parameter "source_initial_value" = "F"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "key_emulator:key_emulator_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: /opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "KeyCCT" for hierarchy "KeyCCT:k0" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 360
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3e24.tdf
    Info (12023): Found entity 1: altsyncram_3e24 File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/altsyncram_3e24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eii.tdf
    Info (12023): Found entity 1: cntr_eii File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_eii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_vgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.02.17.03:29:06 Progress: Loading sld48291c47/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DUT_for_MER_measurement:DUT|Mult0" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v Line: 90
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "avg_mag:AVG_MAG_DV|Mult0" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 87
Info (12130): Elaborated megafunction instantiation "DUT_for_MER_measurement:DUT|lpm_mult:Mult0" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v Line: 90
Info (12133): Instantiated megafunction "DUT_for_MER_measurement:DUT|lpm_mult:Mult0" with the following parameter: File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v Line: 90
    Info (12134): Parameter "LPM_WIDTHA" = "19"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_d6t.tdf
    Info (12023): Found entity 1: mult_d6t File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_d6t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "avg_mag:AVG_MAG_DV|lpm_mult:Mult0" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 87
Info (12133): Instantiated megafunction "avg_mag:AVG_MAG_DV|lpm_mult:Mult0" with the following parameter: File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 87
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "18"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_edt.tdf
    Info (12023): Found entity 1: mult_edt File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_edt.tdf Line: 29
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 51 buffer(s)
    Info (13019): Ignored 51 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 7
    Warning (13410): Pin "DAC_DA[0]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[1]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[2]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[3]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[4]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[5]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[6]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[7]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[8]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[9]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[10]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[11]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[12]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DA[13]" is stuck at VCC File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 60
    Warning (13410): Pin "DAC_DB[0]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[1]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[2]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[3]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[4]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[5]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[6]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[7]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[8]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[9]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[10]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[11]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[12]" is stuck at GND File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "DAC_DB[13]" is stuck at VCC File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 66
    Warning (13410): Pin "ADC_OEB_A" is stuck at VCC File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 15
    Warning (13410): Pin "ADC_OEB_B" is stuck at VCC File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 16
    Warning (13410): Pin "DAC_MODE" is stuck at VCC File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "dec_var[0]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[10]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[11]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[12]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[13]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[14]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[15]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[16]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[17]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[1]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[2]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[3]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[4]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[5]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[6]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[7]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[8]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "dec_var[9]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[17]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[27]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[28]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[29]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[30]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[31]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[32]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[33]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[34]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[18]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[19]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[20]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[21]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[22]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[23]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[24]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[25]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|mult_out_2[26]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 11
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[0]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[10]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[11]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[12]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[13]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[14]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[15]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[16]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[17]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[1]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[2]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[3]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[4]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[5]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[6]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[7]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[8]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "avg_mag:AVG_MAG_DV|square[9]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v Line: 10
    Info (17048): Logic cell "isi_power[0]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[1]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[2]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[3]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[4]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[5]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[6]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[7]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[8]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[9]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[10]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[11]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[12]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[13]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[14]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[15]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[16]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
    Info (17048): Logic cell "isi_power[17]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 230
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 857 of its 929 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 72 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PHYS_KEY[3]" File: /home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v Line: 4
Info (21057): Implemented 8140 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 54 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 7571 logic cells
    Info (21064): Implemented 448 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 873 megabytes
    Info: Processing ended: Thu Feb 17 03:29:13 2022
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:59


