

================================================================
== Vivado HLS Report for 'Conv1DMac_new'
================================================================
* Date:           Wed Apr 26 21:03:07 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4194308|  4194308|  4194308|  4194308|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  4194306|  4194306|         4|          1|          1|  4194304|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten8)
	3  / (!exitcond_flatten8)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%macRegisters_0_V_6 = alloca i8"   --->   Operation 7 'alloca' 'macRegisters_0_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_1_V_6 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_1_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_2_V_6 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_2_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_3_V_6 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_3_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str564, i32 0, i32 0, [1 x i8]* @p_str565, [1 x i8]* @p_str566, [1 x i8]* @p_str567, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str568, [1 x i8]* @p_str569)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str557, i32 0, i32 0, [1 x i8]* @p_str558, [1 x i8]* @p_str559, [1 x i8]* @p_str560, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str561, [1 x i8]* @p_str562)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_6"   --->   Operation 13 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_6"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_6"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_6"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "br label %0" [S1/conv1d.h:782]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 5.85>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i23 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next8, %._crit_edge ]"   --->   Operation 18 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%nm = phi i5 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S1/conv1d.h:784]   --->   Operation 20 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sf = phi i7 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 21 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %nm to i4" [S1/conv1d.h:784]   --->   Operation 22 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_84 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp, i6 0)" [S1/conv1d.h:808]   --->   Operation 23 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.02ns)   --->   "%exitcond_flatten8 = icmp eq i23 %indvar_flatten8, -4194304"   --->   Operation 24 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.95ns)   --->   "%indvar_flatten_next8 = add i23 1, %indvar_flatten8"   --->   Operation 25 'add' 'indvar_flatten_next8' <Predicate = true> <Delay = 1.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %1, label %.preheader177"   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.60ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten, 1024"   --->   Operation 27 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten8)> <Delay = 1.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i5 0, i5 %nm" [S1/conv1d.h:784]   --->   Operation 28 'select' 'nm_mid' <Predicate = (!exitcond_flatten8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_84_mid = select i1 %exitcond_flatten, i10 0, i10 %tmp_84" [S1/conv1d.h:808]   --->   Operation 29 'select' 'tmp_84_mid' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i4 0, i4 %tmp" [S1/conv1d.h:784]   --->   Operation 30 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_85_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S1/conv1d.h:784]   --->   Operation 31 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%tmp_360 = icmp eq i7 %sf, -64" [S1/conv1d.h:784]   --->   Operation 32 'icmp' 'tmp_360' <Predicate = (!exitcond_flatten8)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_85_mid = and i1 %tmp_360, %not_exitcond_flatten" [S1/conv1d.h:784]   --->   Operation 33 'and' 'tmp_85_mid' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.56ns)   --->   "%nm_1 = add i5 1, %nm_mid" [S1/conv1d.h:783]   --->   Operation 34 'add' 'nm_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_361 = or i1 %tmp_85_mid, %exitcond_flatten" [S1/conv1d.h:784]   --->   Operation 35 'or' 'tmp_361' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_361, i7 0, i7 %sf" [S1/conv1d.h:784]   --->   Operation 36 'select' 'sf_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_663 = trunc i5 %nm_1 to i4" [S1/conv1d.h:783]   --->   Operation 37 'trunc' 'tmp_663' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_84_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_663, i6 0)" [S1/conv1d.h:808]   --->   Operation 38 'bitconcatenate' 'tmp_84_mid1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_84_mid2 = select i1 %tmp_85_mid, i10 %tmp_84_mid1, i10 %tmp_84_mid" [S1/conv1d.h:808]   --->   Operation 39 'select' 'tmp_84_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.83ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_85_mid, i4 %tmp_663, i4 %nm_t_mid" [S1/conv1d.h:784]   --->   Operation 40 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_85_mid, i5 %nm_1, i5 %nm_mid" [S1/conv1d.h:784]   --->   Operation 41 'select' 'nm_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%sf_cast1 = zext i7 %sf_mid2 to i10" [S1/conv1d.h:784]   --->   Operation 42 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.70ns) (out node of the LUT)   --->   "%tmp_86 = add i10 %sf_cast1, %tmp_84_mid2" [S1/conv1d.h:808]   --->   Operation 43 'add' 'tmp_86' <Predicate = (!exitcond_flatten8)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.23ns)   --->   "%tmp_88 = icmp eq i7 %sf_mid2, 63" [S1/conv1d.h:838]   --->   Operation 44 'icmp' 'tmp_88' <Predicate = (!exitcond_flatten8)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_88, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S1/conv1d.h:838]   --->   Operation 45 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.65ns)   --->   "%sf_1 = add i7 %sf_mid2, 1" [S1/conv1d.h:784]   --->   Operation 46 'add' 'sf_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i12 %indvar_flatten, 1"   --->   Operation 47 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten8)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.59ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i12 1, i12 %indvar_flatten_op"   --->   Operation 48 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten8)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 49 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S1/conv1d.h:787]   --->   Operation 49 'read' 'tmp_V' <Predicate = (!exitcond_flatten8)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_87 = zext i10 %tmp_86 to i64" [S1/conv1d.h:808]   --->   Operation 50 'zext' 'tmp_87' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights3_m_weights_V_4 = getelementptr [1024 x i8]* @weights3_m_weights_V, i64 0, i64 %tmp_87" [S1/conv1d.h:808]   --->   Operation 51 'getelementptr' 'weights3_m_weights_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights3_m_weights_V_5 = load i8* %weights3_m_weights_V_4, align 1" [S1/conv1d.h:808]   --->   Operation 52 'load' 'weights3_m_weights_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights3_m_weights_V_6 = getelementptr [1024 x i8]* @weights3_m_weights_V_1, i64 0, i64 %tmp_87" [S1/conv1d.h:808]   --->   Operation 53 'getelementptr' 'weights3_m_weights_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights3_m_weights_V_7 = load i8* %weights3_m_weights_V_6, align 1" [S1/conv1d.h:808]   --->   Operation 54 'load' 'weights3_m_weights_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights3_m_weights_V_8 = getelementptr [1024 x i8]* @weights3_m_weights_V_2, i64 0, i64 %tmp_87" [S1/conv1d.h:808]   --->   Operation 55 'getelementptr' 'weights3_m_weights_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights3_m_weights_V_9 = load i8* %weights3_m_weights_V_8, align 1" [S1/conv1d.h:808]   --->   Operation 56 'load' 'weights3_m_weights_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights3_m_weights_V_10 = getelementptr [1024 x i8]* @weights3_m_weights_V_3, i64 0, i64 %tmp_87" [S1/conv1d.h:808]   --->   Operation 57 'getelementptr' 'weights3_m_weights_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights3_m_weights_V_11 = load i8* %weights3_m_weights_V_10, align 1" [S1/conv1d.h:808]   --->   Operation 58 'load' 'weights3_m_weights_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 8.36>
ST_4 : Operation 59 [1/2] (2.77ns)   --->   "%weights3_m_weights_V_5 = load i8* %weights3_m_weights_V_4, align 1" [S1/conv1d.h:808]   --->   Operation 59 'load' 'weights3_m_weights_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_s = sext i8 %tmp_V to i16" [S1/conv1d.h:814]   --->   Operation 60 'sext' 'p_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_4 = sext i8 %weights3_m_weights_V_5 to i16" [S1/conv1d.h:814]   --->   Operation 61 'sext' 'p_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (3.61ns)   --->   "%p_Val2_s = mul i16 %p_s, %p_4" [S1/conv1d.h:814]   --->   Operation 62 'mul' 'p_Val2_s' <Predicate = (!exitcond_flatten8)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_104)   --->   "%tmp_664 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [S1/conv1d.h:814]   --->   Operation 63 'bitselect' 'tmp_664' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_s_143 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_s, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 64 'partselect' 'p_Val2_s_143' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_665 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 6)" [S1/conv1d.h:814]   --->   Operation 65 'bitselect' 'tmp_665' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_104)   --->   "%tmp_666 = trunc i16 %p_Val2_s to i1" [S1/conv1d.h:814]   --->   Operation 66 'trunc' 'tmp_666' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_104)   --->   "%tmp_101 = or i1 %tmp_666, %tmp_664" [S1/conv1d.h:814]   --->   Operation 67 'or' 'tmp_101' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp_104)   --->   "%tmp_102 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_s, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 68 'partselect' 'tmp_102' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_104)   --->   "%tmp_103 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_102, i1 %tmp_101)" [S1/conv1d.h:814]   --->   Operation 69 'bitconcatenate' 'tmp_103' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_104 = icmp ne i6 %tmp_103, 0" [S1/conv1d.h:814]   --->   Operation 70 'icmp' 'tmp_104' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.80ns)   --->   "%qb_assign_1 = and i1 %tmp_104, %tmp_665" [S1/conv1d.h:814]   --->   Operation 71 'and' 'qb_assign_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (2.77ns)   --->   "%weights3_m_weights_V_7 = load i8* %weights3_m_weights_V_6, align 1" [S1/conv1d.h:808]   --->   Operation 72 'load' 'weights3_m_weights_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_0132_1 = sext i8 %weights3_m_weights_V_7 to i16" [S1/conv1d.h:814]   --->   Operation 73 'sext' 'p_0132_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i16 %p_s, %p_0132_1" [S1/conv1d.h:814]   --->   Operation 74 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten8)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_667 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [S1/conv1d.h:814]   --->   Operation 75 'bitselect' 'tmp_667' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_Val2_75_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_1, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 76 'partselect' 'p_Val2_75_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_668 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 6)" [S1/conv1d.h:814]   --->   Operation 77 'bitselect' 'tmp_668' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_669 = trunc i16 %p_Val2_1 to i1" [S1/conv1d.h:814]   --->   Operation 78 'trunc' 'tmp_669' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_107 = or i1 %tmp_669, %tmp_667" [S1/conv1d.h:814]   --->   Operation 79 'or' 'tmp_107' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_108 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_1, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 80 'partselect' 'tmp_108' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_1)   --->   "%tmp_109 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_108, i1 %tmp_107)" [S1/conv1d.h:814]   --->   Operation 81 'bitconcatenate' 'tmp_109' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_1 = icmp ne i6 %tmp_109, 0" [S1/conv1d.h:814]   --->   Operation 82 'icmp' 'tmp_203_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.80ns)   --->   "%qb_assign_1_1 = and i1 %tmp_203_1, %tmp_668" [S1/conv1d.h:814]   --->   Operation 83 'and' 'qb_assign_1_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (2.77ns)   --->   "%weights3_m_weights_V_9 = load i8* %weights3_m_weights_V_8, align 1" [S1/conv1d.h:808]   --->   Operation 84 'load' 'weights3_m_weights_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%p_0132_2 = sext i8 %weights3_m_weights_V_9 to i16" [S1/conv1d.h:814]   --->   Operation 85 'sext' 'p_0132_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i16 %p_s, %p_0132_2" [S1/conv1d.h:814]   --->   Operation 86 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten8)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_670 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 15)" [S1/conv1d.h:814]   --->   Operation 87 'bitselect' 'tmp_670' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_Val2_75_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_2, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 88 'partselect' 'p_Val2_75_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_671 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 6)" [S1/conv1d.h:814]   --->   Operation 89 'bitselect' 'tmp_671' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_672 = trunc i16 %p_Val2_2 to i1" [S1/conv1d.h:814]   --->   Operation 90 'trunc' 'tmp_672' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_111 = or i1 %tmp_672, %tmp_670" [S1/conv1d.h:814]   --->   Operation 91 'or' 'tmp_111' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_112 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_2, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 92 'partselect' 'tmp_112' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_2)   --->   "%tmp_113 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_112, i1 %tmp_111)" [S1/conv1d.h:814]   --->   Operation 93 'bitconcatenate' 'tmp_113' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_2 = icmp ne i6 %tmp_113, 0" [S1/conv1d.h:814]   --->   Operation 94 'icmp' 'tmp_203_2' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.80ns)   --->   "%qb_assign_1_2 = and i1 %tmp_203_2, %tmp_671" [S1/conv1d.h:814]   --->   Operation 95 'and' 'qb_assign_1_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/2] (2.77ns)   --->   "%weights3_m_weights_V_11 = load i8* %weights3_m_weights_V_10, align 1" [S1/conv1d.h:808]   --->   Operation 96 'load' 'weights3_m_weights_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_0132_3 = sext i8 %weights3_m_weights_V_11 to i16" [S1/conv1d.h:814]   --->   Operation 97 'sext' 'p_0132_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i16 %p_s, %p_0132_3" [S1/conv1d.h:814]   --->   Operation 98 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten8)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_673 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 15)" [S1/conv1d.h:814]   --->   Operation 99 'bitselect' 'tmp_673' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%p_Val2_75_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_3, i32 7, i32 14)" [S1/conv1d.h:814]   --->   Operation 100 'partselect' 'p_Val2_75_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_674 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 6)" [S1/conv1d.h:814]   --->   Operation 101 'bitselect' 'tmp_674' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_675 = trunc i16 %p_Val2_3 to i1" [S1/conv1d.h:814]   --->   Operation 102 'trunc' 'tmp_675' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_115 = or i1 %tmp_675, %tmp_673" [S1/conv1d.h:814]   --->   Operation 103 'or' 'tmp_115' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_116 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_3, i32 1, i32 5)" [S1/conv1d.h:814]   --->   Operation 104 'partselect' 'tmp_116' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_203_3)   --->   "%tmp_117 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_116, i1 %tmp_115)" [S1/conv1d.h:814]   --->   Operation 105 'bitconcatenate' 'tmp_117' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_203_3 = icmp ne i6 %tmp_117, 0" [S1/conv1d.h:814]   --->   Operation 106 'icmp' 'tmp_203_3' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.80ns)   --->   "%qb_assign_1_3 = and i1 %tmp_203_3, %tmp_674" [S1/conv1d.h:814]   --->   Operation 107 'and' 'qb_assign_1_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.06>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%macRegisters_0_V_6_s = load i8* %macRegisters_0_V_6" [S1/conv1d.h:827]   --->   Operation 108 'load' 'macRegisters_0_V_6_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%macRegisters_1_V_6_s = load i8* %macRegisters_1_V_6" [S1/conv1d.h:827]   --->   Operation 109 'load' 'macRegisters_1_V_6_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%macRegisters_2_V_6_s = load i8* %macRegisters_2_V_6" [S1/conv1d.h:827]   --->   Operation 110 'load' 'macRegisters_2_V_6_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%macRegisters_3_V_6_s = load i8* %macRegisters_3_V_6" [S1/conv1d.h:827]   --->   Operation 111 'load' 'macRegisters_3_V_6_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 112 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 113 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str61) nounwind" [S1/conv1d.h:784]   --->   Operation 114 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str61)" [S1/conv1d.h:784]   --->   Operation 115 'specregionbegin' 'tmp_98' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S1/conv1d.h:785]   --->   Operation 116 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_105 = zext i1 %qb_assign_1 to i8" [S1/conv1d.h:814]   --->   Operation 117 'zext' 'tmp_105' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i8 %tmp_105, %macRegisters_0_V_6_s" [S1/conv1d.h:827]   --->   Operation 118 'add' 'tmp1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_0_V = add i8 %p_Val2_s_143, %tmp1" [S1/conv1d.h:827]   --->   Operation 119 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten8)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_204_1 = zext i1 %qb_assign_1_1 to i8" [S1/conv1d.h:814]   --->   Operation 120 'zext' 'tmp_204_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i8 %tmp_204_1, %macRegisters_1_V_6_s" [S1/conv1d.h:827]   --->   Operation 121 'add' 'tmp2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_1_V = add i8 %p_Val2_75_1, %tmp2" [S1/conv1d.h:827]   --->   Operation 122 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten8)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_204_2 = zext i1 %qb_assign_1_2 to i8" [S1/conv1d.h:814]   --->   Operation 123 'zext' 'tmp_204_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i8 %tmp_204_2, %macRegisters_2_V_6_s" [S1/conv1d.h:827]   --->   Operation 124 'add' 'tmp3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_2_V = add i8 %p_Val2_75_2, %tmp3" [S1/conv1d.h:827]   --->   Operation 125 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten8)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_204_3 = zext i1 %qb_assign_1_3 to i8" [S1/conv1d.h:814]   --->   Operation 126 'zext' 'tmp_204_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i8 %tmp_204_3, %macRegisters_3_V_6_s" [S1/conv1d.h:827]   --->   Operation 127 'add' 'tmp4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (2.96ns) (root node of TernaryAdder)   --->   "%macRegisters_3_V = add i8 %p_Val2_75_3, %tmp4" [S1/conv1d.h:827]   --->   Operation 128 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten8)> <Delay = 2.96> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_6" [S1/conv1d.h:835]   --->   Operation 129 'store' <Predicate = (!tmp_88)> <Delay = 1.30>
ST_5 : Operation 130 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_6" [S1/conv1d.h:835]   --->   Operation 130 'store' <Predicate = (!tmp_88)> <Delay = 1.30>
ST_5 : Operation 131 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_6" [S1/conv1d.h:835]   --->   Operation 131 'store' <Predicate = (!tmp_88)> <Delay = 1.30>
ST_5 : Operation 132 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_6" [S1/conv1d.h:835]   --->   Operation 132 'store' <Predicate = (!tmp_88)> <Delay = 1.30>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S1/conv1d.h:838]   --->   Operation 133 'br' <Predicate = (!tmp_88)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp_s = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 33, i8 7, i8 29, i8 37, i8 21, i8 9, i8 -4, i8 13, i8 8, i8 36, i8 6, i8 35, i8 10, i8 -11, i8 41, i8 68, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 134 'mux' 'tmp_s' <Predicate = (tmp_88)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_9 = add i8 %macRegisters_0_V, %tmp_s" [S1/conv1d.h:850]   --->   Operation 135 'add' 'p_Val2_9' <Predicate = (tmp_88)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_1)   --->   "%tmp_167 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 0, i8 0, i8 50, i8 0, i8 27, i8 -2, i8 11, i8 12, i8 28, i8 26, i8 30, i8 11, i8 18, i8 0, i8 4, i8 11, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 136 'mux' 'tmp_167' <Predicate = (tmp_88)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_20_1 = add i8 %macRegisters_1_V, %tmp_167" [S1/conv1d.h:850]   --->   Operation 137 'add' 'p_Val2_20_1' <Predicate = (tmp_88)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_2)   --->   "%tmp_168 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 48, i8 -4, i8 11, i8 4, i8 9, i8 40, i8 33, i8 25, i8 39, i8 0, i8 22, i8 11, i8 15, i8 13, i8 9, i8 14, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 138 'mux' 'tmp_168' <Predicate = (tmp_88)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_20_2 = add i8 %macRegisters_2_V, %tmp_168" [S1/conv1d.h:850]   --->   Operation 139 'add' 'p_Val2_20_2' <Predicate = (tmp_88)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_20_3)   --->   "%tmp_169 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 18, i8 6, i8 20, i8 -6, i8 96, i8 -6, i8 10, i8 7, i8 18, i8 9, i8 29, i8 29, i8 31, i8 30, i8 5, i8 14, i4 %nm_t_mid2)" [S1/conv1d.h:784]   --->   Operation 140 'mux' 'tmp_169' <Predicate = (tmp_88)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.69ns) (out node of the LUT)   --->   "%p_Val2_20_3 = add i8 %macRegisters_3_V, %tmp_169" [S1/conv1d.h:850]   --->   Operation 141 'add' 'p_Val2_20_3' <Predicate = (tmp_88)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_V_54 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_20_3, i8 %p_Val2_20_2, i8 %p_Val2_20_1, i8 %p_Val2_9)" [S1/conv1d.h:861]   --->   Operation 142 'bitconcatenate' 'tmp_V_54' <Predicate = (tmp_88)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_54)" [S1/conv1d.h:867]   --->   Operation 143 'write' <Predicate = (tmp_88)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 144 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_6"   --->   Operation 144 'store' <Predicate = (tmp_88)> <Delay = 1.30>
ST_5 : Operation 145 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_6"   --->   Operation 145 'store' <Predicate = (tmp_88)> <Delay = 1.30>
ST_5 : Operation 146 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_6"   --->   Operation 146 'store' <Predicate = (tmp_88)> <Delay = 1.30>
ST_5 : Operation 147 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_6"   --->   Operation 147 'store' <Predicate = (tmp_88)> <Delay = 1.30>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S1/conv1d.h:868]   --->   Operation 148 'br' <Predicate = (tmp_88)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str61, i32 %tmp_98)" [S1/conv1d.h:869]   --->   Operation 149 'specregionend' 'empty' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 150 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "ret void" [S1/conv1d.h:875]   --->   Operation 151 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights3_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights3_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights3_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights3_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_6      (alloca         ) [ 0111110]
macRegisters_1_V_6      (alloca         ) [ 0111110]
macRegisters_2_V_6      (alloca         ) [ 0111110]
macRegisters_3_V_6      (alloca         ) [ 0111110]
StgValue_11             (specinterface  ) [ 0000000]
StgValue_12             (specinterface  ) [ 0000000]
StgValue_13             (store          ) [ 0000000]
StgValue_14             (store          ) [ 0000000]
StgValue_15             (store          ) [ 0000000]
StgValue_16             (store          ) [ 0000000]
StgValue_17             (br             ) [ 0111110]
indvar_flatten8         (phi            ) [ 0010000]
indvar_flatten          (phi            ) [ 0010000]
nm                      (phi            ) [ 0010000]
sf                      (phi            ) [ 0010000]
tmp                     (trunc          ) [ 0000000]
tmp_84                  (bitconcatenate ) [ 0000000]
exitcond_flatten8       (icmp           ) [ 0011110]
indvar_flatten_next8    (add            ) [ 0111110]
StgValue_26             (br             ) [ 0000000]
exitcond_flatten        (icmp           ) [ 0000000]
nm_mid                  (select         ) [ 0000000]
tmp_84_mid              (select         ) [ 0000000]
nm_t_mid                (select         ) [ 0000000]
not_exitcond_flatten    (xor            ) [ 0000000]
tmp_360                 (icmp           ) [ 0000000]
tmp_85_mid              (and            ) [ 0000000]
nm_1                    (add            ) [ 0000000]
tmp_361                 (or             ) [ 0000000]
sf_mid2                 (select         ) [ 0000000]
tmp_663                 (trunc          ) [ 0000000]
tmp_84_mid1             (bitconcatenate ) [ 0000000]
tmp_84_mid2             (select         ) [ 0000000]
nm_t_mid2               (select         ) [ 0011110]
nm_mid2                 (select         ) [ 0111110]
sf_cast1                (zext           ) [ 0000000]
tmp_86                  (add            ) [ 0011000]
tmp_88                  (icmp           ) [ 0011110]
StgValue_45             (br             ) [ 0000000]
sf_1                    (add            ) [ 0111110]
indvar_flatten_op       (add            ) [ 0000000]
indvar_flatten_next     (select         ) [ 0111110]
tmp_V                   (read           ) [ 0010100]
tmp_87                  (zext           ) [ 0000000]
weights3_m_weights_V_4  (getelementptr  ) [ 0010100]
weights3_m_weights_V_6  (getelementptr  ) [ 0010100]
weights3_m_weights_V_8  (getelementptr  ) [ 0010100]
weights3_m_weights_V_10 (getelementptr  ) [ 0010100]
weights3_m_weights_V_5  (load           ) [ 0000000]
p_s                     (sext           ) [ 0000000]
p_4                     (sext           ) [ 0000000]
p_Val2_s                (mul            ) [ 0000000]
tmp_664                 (bitselect      ) [ 0000000]
p_Val2_s_143            (partselect     ) [ 0010010]
tmp_665                 (bitselect      ) [ 0000000]
tmp_666                 (trunc          ) [ 0000000]
tmp_101                 (or             ) [ 0000000]
tmp_102                 (partselect     ) [ 0000000]
tmp_103                 (bitconcatenate ) [ 0000000]
tmp_104                 (icmp           ) [ 0000000]
qb_assign_1             (and            ) [ 0010010]
weights3_m_weights_V_7  (load           ) [ 0000000]
p_0132_1                (sext           ) [ 0000000]
p_Val2_1                (mul            ) [ 0000000]
tmp_667                 (bitselect      ) [ 0000000]
p_Val2_75_1             (partselect     ) [ 0010010]
tmp_668                 (bitselect      ) [ 0000000]
tmp_669                 (trunc          ) [ 0000000]
tmp_107                 (or             ) [ 0000000]
tmp_108                 (partselect     ) [ 0000000]
tmp_109                 (bitconcatenate ) [ 0000000]
tmp_203_1               (icmp           ) [ 0000000]
qb_assign_1_1           (and            ) [ 0010010]
weights3_m_weights_V_9  (load           ) [ 0000000]
p_0132_2                (sext           ) [ 0000000]
p_Val2_2                (mul            ) [ 0000000]
tmp_670                 (bitselect      ) [ 0000000]
p_Val2_75_2             (partselect     ) [ 0010010]
tmp_671                 (bitselect      ) [ 0000000]
tmp_672                 (trunc          ) [ 0000000]
tmp_111                 (or             ) [ 0000000]
tmp_112                 (partselect     ) [ 0000000]
tmp_113                 (bitconcatenate ) [ 0000000]
tmp_203_2               (icmp           ) [ 0000000]
qb_assign_1_2           (and            ) [ 0010010]
weights3_m_weights_V_11 (load           ) [ 0000000]
p_0132_3                (sext           ) [ 0000000]
p_Val2_3                (mul            ) [ 0000000]
tmp_673                 (bitselect      ) [ 0000000]
p_Val2_75_3             (partselect     ) [ 0010010]
tmp_674                 (bitselect      ) [ 0000000]
tmp_675                 (trunc          ) [ 0000000]
tmp_115                 (or             ) [ 0000000]
tmp_116                 (partselect     ) [ 0000000]
tmp_117                 (bitconcatenate ) [ 0000000]
tmp_203_3               (icmp           ) [ 0000000]
qb_assign_1_3           (and            ) [ 0010010]
macRegisters_0_V_6_s    (load           ) [ 0000000]
macRegisters_1_V_6_s    (load           ) [ 0000000]
macRegisters_2_V_6_s    (load           ) [ 0000000]
macRegisters_3_V_6_s    (load           ) [ 0000000]
StgValue_112            (specloopname   ) [ 0000000]
StgValue_113            (specloopname   ) [ 0000000]
StgValue_114            (specloopname   ) [ 0000000]
tmp_98                  (specregionbegin) [ 0000000]
StgValue_116            (specpipeline   ) [ 0000000]
tmp_105                 (zext           ) [ 0000000]
tmp1                    (add            ) [ 0000000]
macRegisters_0_V        (add            ) [ 0000000]
tmp_204_1               (zext           ) [ 0000000]
tmp2                    (add            ) [ 0000000]
macRegisters_1_V        (add            ) [ 0000000]
tmp_204_2               (zext           ) [ 0000000]
tmp3                    (add            ) [ 0000000]
macRegisters_2_V        (add            ) [ 0000000]
tmp_204_3               (zext           ) [ 0000000]
tmp4                    (add            ) [ 0000000]
macRegisters_3_V        (add            ) [ 0000000]
StgValue_129            (store          ) [ 0000000]
StgValue_130            (store          ) [ 0000000]
StgValue_131            (store          ) [ 0000000]
StgValue_132            (store          ) [ 0000000]
StgValue_133            (br             ) [ 0000000]
tmp_s                   (mux            ) [ 0000000]
p_Val2_9                (add            ) [ 0000000]
tmp_167                 (mux            ) [ 0000000]
p_Val2_20_1             (add            ) [ 0000000]
tmp_168                 (mux            ) [ 0000000]
p_Val2_20_2             (add            ) [ 0000000]
tmp_169                 (mux            ) [ 0000000]
p_Val2_20_3             (add            ) [ 0000000]
tmp_V_54                (bitconcatenate ) [ 0000000]
StgValue_143            (write          ) [ 0000000]
StgValue_144            (store          ) [ 0000000]
StgValue_145            (store          ) [ 0000000]
StgValue_146            (store          ) [ 0000000]
StgValue_147            (store          ) [ 0000000]
StgValue_148            (br             ) [ 0000000]
empty                   (specregionend  ) [ 0000000]
StgValue_150            (br             ) [ 0111110]
StgValue_151            (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights3_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights3_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights3_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights3_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights3_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str564"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str565"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str566"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str567"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str568"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str569"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str557"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str558"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str559"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str560"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str561"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str562"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="macRegisters_0_V_6_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_6/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="macRegisters_1_V_6_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_6/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="macRegisters_2_V_6_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_6/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="macRegisters_3_V_6_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_6/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_V_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="StgValue_143_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_143/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="weights3_m_weights_V_4_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights3_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="weights3_m_weights_V_6_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="10" slack="0"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights3_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="weights3_m_weights_V_8_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="10" slack="0"/>
<pin id="263" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights3_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="weights3_m_weights_V_10_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="10" slack="0"/>
<pin id="276" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights3_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights3_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="285" class="1005" name="indvar_flatten8_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="23" slack="1"/>
<pin id="287" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="indvar_flatten8_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="23" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="indvar_flatten_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="1"/>
<pin id="298" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="indvar_flatten_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="12" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="nm_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="1"/>
<pin id="309" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="nm_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="sf_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="1"/>
<pin id="320" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="sf_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="7" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 StgValue_144/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_145/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_146/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_147/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_84_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="exitcond_flatten8_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="23" slack="0"/>
<pin id="363" dir="0" index="1" bw="23" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="indvar_flatten_next8_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="23" slack="0"/>
<pin id="370" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next8/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="exitcond_flatten_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="0" index="1" bw="12" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="nm_mid_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="5" slack="0"/>
<pin id="383" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_84_mid_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="10" slack="0"/>
<pin id="391" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_84_mid/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="nm_t_mid_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="4" slack="0"/>
<pin id="399" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="not_exitcond_flatten_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_360_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="0" index="1" bw="7" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_360/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_85_mid_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_85_mid/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="nm_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_361_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_361/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sf_mid2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="7" slack="0"/>
<pin id="437" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_663_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_663/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_84_mid1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_84_mid1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_84_mid2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="0"/>
<pin id="456" dir="0" index="2" bw="10" slack="0"/>
<pin id="457" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_84_mid2/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="nm_t_mid2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="0"/>
<pin id="464" dir="0" index="2" bw="4" slack="0"/>
<pin id="465" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="nm_mid2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sf_cast1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_86_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="0" index="1" bw="10" slack="0"/>
<pin id="484" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_86/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_88_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="0"/>
<pin id="489" dir="0" index="1" bw="7" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_88/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sf_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="7" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="indvar_flatten_op_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="12" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="indvar_flatten_next_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="12" slack="0"/>
<pin id="509" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_87_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="1"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_87/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_s_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_4/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_Val2_s_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_664_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_664/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_Val2_s_143_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="16" slack="0"/>
<pin id="544" dir="0" index="2" bw="4" slack="0"/>
<pin id="545" dir="0" index="3" bw="5" slack="0"/>
<pin id="546" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s_143/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_665_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="0"/>
<pin id="554" dir="0" index="2" bw="4" slack="0"/>
<pin id="555" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_665/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_666_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="0"/>
<pin id="561" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_666/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_101_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_101/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_102_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="16" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="0" index="3" bw="4" slack="0"/>
<pin id="574" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_102/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_103_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="0" index="1" bw="5" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_103/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_104_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_104/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="qb_assign_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_0132_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_Val2_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="0"/>
<pin id="606" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_667_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="0" index="2" bw="5" slack="0"/>
<pin id="613" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_667/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="p_Val2_75_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="8" slack="0"/>
<pin id="619" dir="0" index="1" bw="16" slack="0"/>
<pin id="620" dir="0" index="2" bw="4" slack="0"/>
<pin id="621" dir="0" index="3" bw="5" slack="0"/>
<pin id="622" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_1/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_668_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="16" slack="0"/>
<pin id="630" dir="0" index="2" bw="4" slack="0"/>
<pin id="631" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_668/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_669_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_669/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_107_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_107/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_108_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="0"/>
<pin id="647" dir="0" index="1" bw="16" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="0" index="3" bw="4" slack="0"/>
<pin id="650" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_108/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_109_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="0"/>
<pin id="657" dir="0" index="1" bw="5" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_109/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_203_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_1/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="qb_assign_1_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_1/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_0132_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="p_Val2_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="0"/>
<pin id="682" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_670_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="16" slack="0"/>
<pin id="688" dir="0" index="2" bw="5" slack="0"/>
<pin id="689" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_670/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="p_Val2_75_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="16" slack="0"/>
<pin id="696" dir="0" index="2" bw="4" slack="0"/>
<pin id="697" dir="0" index="3" bw="5" slack="0"/>
<pin id="698" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_2/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_671_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="16" slack="0"/>
<pin id="706" dir="0" index="2" bw="4" slack="0"/>
<pin id="707" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_671/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_672_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="0"/>
<pin id="713" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_672/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_111_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_111/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_112_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="0"/>
<pin id="723" dir="0" index="1" bw="16" slack="0"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="0" index="3" bw="4" slack="0"/>
<pin id="726" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_112/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_113_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="6" slack="0"/>
<pin id="733" dir="0" index="1" bw="5" slack="0"/>
<pin id="734" dir="0" index="2" bw="1" slack="0"/>
<pin id="735" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_113/4 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_203_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="6" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_2/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="qb_assign_1_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_2/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_0132_3_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_Val2_3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="0"/>
<pin id="758" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_673_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="0" index="2" bw="5" slack="0"/>
<pin id="765" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_673/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="p_Val2_75_3_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="0" index="2" bw="4" slack="0"/>
<pin id="773" dir="0" index="3" bw="5" slack="0"/>
<pin id="774" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_75_3/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_674_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="16" slack="0"/>
<pin id="782" dir="0" index="2" bw="4" slack="0"/>
<pin id="783" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_674/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_675_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="0"/>
<pin id="789" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_675/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_115_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_115/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_116_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="0"/>
<pin id="799" dir="0" index="1" bw="16" slack="0"/>
<pin id="800" dir="0" index="2" bw="1" slack="0"/>
<pin id="801" dir="0" index="3" bw="4" slack="0"/>
<pin id="802" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_116/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_117_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="0"/>
<pin id="809" dir="0" index="1" bw="5" slack="0"/>
<pin id="810" dir="0" index="2" bw="1" slack="0"/>
<pin id="811" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_117/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_203_3_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="6" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_203_3/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="qb_assign_1_3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_1_3/4 "/>
</bind>
</comp>

<comp id="827" class="1004" name="macRegisters_0_V_6_s_load_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="4"/>
<pin id="829" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_6_s/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="macRegisters_1_V_6_s_load_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="4"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_6_s/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="macRegisters_2_V_6_s_load_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="4"/>
<pin id="835" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_6_s/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="macRegisters_3_V_6_s_load_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="4"/>
<pin id="838" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_6_s/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_105_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="8" slack="0"/>
<pin id="845" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="macRegisters_0_V_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="1"/>
<pin id="850" dir="0" index="1" bw="8" slack="0"/>
<pin id="851" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_204_1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_1/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="8" slack="0"/>
<pin id="859" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="macRegisters_1_V_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="1"/>
<pin id="864" dir="0" index="1" bw="8" slack="0"/>
<pin id="865" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_204_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_2/5 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="8" slack="0"/>
<pin id="873" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="macRegisters_2_V_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="1"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_204_3_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_204_3/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp4_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="0"/>
<pin id="887" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="macRegisters_3_V_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="1"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="StgValue_129_store_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="4"/>
<pin id="898" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="StgValue_130_store_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="4"/>
<pin id="903" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="StgValue_131_store_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="8" slack="4"/>
<pin id="908" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="StgValue_132_store_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="8" slack="4"/>
<pin id="913" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_s_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="7" slack="0"/>
<pin id="918" dir="0" index="2" bw="4" slack="0"/>
<pin id="919" dir="0" index="3" bw="6" slack="0"/>
<pin id="920" dir="0" index="4" bw="7" slack="0"/>
<pin id="921" dir="0" index="5" bw="6" slack="0"/>
<pin id="922" dir="0" index="6" bw="5" slack="0"/>
<pin id="923" dir="0" index="7" bw="3" slack="0"/>
<pin id="924" dir="0" index="8" bw="5" slack="0"/>
<pin id="925" dir="0" index="9" bw="5" slack="0"/>
<pin id="926" dir="0" index="10" bw="7" slack="0"/>
<pin id="927" dir="0" index="11" bw="4" slack="0"/>
<pin id="928" dir="0" index="12" bw="7" slack="0"/>
<pin id="929" dir="0" index="13" bw="5" slack="0"/>
<pin id="930" dir="0" index="14" bw="5" slack="0"/>
<pin id="931" dir="0" index="15" bw="7" slack="0"/>
<pin id="932" dir="0" index="16" bw="8" slack="0"/>
<pin id="933" dir="0" index="17" bw="4" slack="3"/>
<pin id="934" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="952" class="1004" name="p_Val2_9_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="0" index="1" bw="8" slack="0"/>
<pin id="955" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_167_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="0" index="2" bw="1" slack="0"/>
<pin id="962" dir="0" index="3" bw="7" slack="0"/>
<pin id="963" dir="0" index="4" bw="1" slack="0"/>
<pin id="964" dir="0" index="5" bw="6" slack="0"/>
<pin id="965" dir="0" index="6" bw="2" slack="0"/>
<pin id="966" dir="0" index="7" bw="5" slack="0"/>
<pin id="967" dir="0" index="8" bw="5" slack="0"/>
<pin id="968" dir="0" index="9" bw="6" slack="0"/>
<pin id="969" dir="0" index="10" bw="6" slack="0"/>
<pin id="970" dir="0" index="11" bw="6" slack="0"/>
<pin id="971" dir="0" index="12" bw="5" slack="0"/>
<pin id="972" dir="0" index="13" bw="6" slack="0"/>
<pin id="973" dir="0" index="14" bw="1" slack="0"/>
<pin id="974" dir="0" index="15" bw="4" slack="0"/>
<pin id="975" dir="0" index="16" bw="5" slack="0"/>
<pin id="976" dir="0" index="17" bw="4" slack="3"/>
<pin id="977" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_167/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="p_Val2_20_1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="0"/>
<pin id="997" dir="0" index="1" bw="8" slack="0"/>
<pin id="998" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_1/5 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_168_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="0"/>
<pin id="1003" dir="0" index="1" bw="7" slack="0"/>
<pin id="1004" dir="0" index="2" bw="3" slack="0"/>
<pin id="1005" dir="0" index="3" bw="5" slack="0"/>
<pin id="1006" dir="0" index="4" bw="4" slack="0"/>
<pin id="1007" dir="0" index="5" bw="5" slack="0"/>
<pin id="1008" dir="0" index="6" bw="7" slack="0"/>
<pin id="1009" dir="0" index="7" bw="7" slack="0"/>
<pin id="1010" dir="0" index="8" bw="6" slack="0"/>
<pin id="1011" dir="0" index="9" bw="7" slack="0"/>
<pin id="1012" dir="0" index="10" bw="1" slack="0"/>
<pin id="1013" dir="0" index="11" bw="6" slack="0"/>
<pin id="1014" dir="0" index="12" bw="5" slack="0"/>
<pin id="1015" dir="0" index="13" bw="5" slack="0"/>
<pin id="1016" dir="0" index="14" bw="5" slack="0"/>
<pin id="1017" dir="0" index="15" bw="5" slack="0"/>
<pin id="1018" dir="0" index="16" bw="5" slack="0"/>
<pin id="1019" dir="0" index="17" bw="4" slack="3"/>
<pin id="1020" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_168/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="p_Val2_20_2_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="0"/>
<pin id="1040" dir="0" index="1" bw="8" slack="0"/>
<pin id="1041" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_2/5 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_169_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="0"/>
<pin id="1046" dir="0" index="1" bw="6" slack="0"/>
<pin id="1047" dir="0" index="2" bw="4" slack="0"/>
<pin id="1048" dir="0" index="3" bw="6" slack="0"/>
<pin id="1049" dir="0" index="4" bw="4" slack="0"/>
<pin id="1050" dir="0" index="5" bw="8" slack="0"/>
<pin id="1051" dir="0" index="6" bw="4" slack="0"/>
<pin id="1052" dir="0" index="7" bw="5" slack="0"/>
<pin id="1053" dir="0" index="8" bw="4" slack="0"/>
<pin id="1054" dir="0" index="9" bw="6" slack="0"/>
<pin id="1055" dir="0" index="10" bw="5" slack="0"/>
<pin id="1056" dir="0" index="11" bw="6" slack="0"/>
<pin id="1057" dir="0" index="12" bw="6" slack="0"/>
<pin id="1058" dir="0" index="13" bw="6" slack="0"/>
<pin id="1059" dir="0" index="14" bw="6" slack="0"/>
<pin id="1060" dir="0" index="15" bw="4" slack="0"/>
<pin id="1061" dir="0" index="16" bw="5" slack="0"/>
<pin id="1062" dir="0" index="17" bw="4" slack="3"/>
<pin id="1063" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_169/5 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="p_Val2_20_3_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="0"/>
<pin id="1083" dir="0" index="1" bw="8" slack="0"/>
<pin id="1084" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_3/5 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_V_54_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="0"/>
<pin id="1089" dir="0" index="1" bw="8" slack="0"/>
<pin id="1090" dir="0" index="2" bw="8" slack="0"/>
<pin id="1091" dir="0" index="3" bw="8" slack="0"/>
<pin id="1092" dir="0" index="4" bw="8" slack="0"/>
<pin id="1093" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_54/5 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="macRegisters_0_V_6_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="0"/>
<pin id="1102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_6 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="macRegisters_1_V_6_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="0"/>
<pin id="1109" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_6 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="macRegisters_2_V_6_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="0"/>
<pin id="1116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_6 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="macRegisters_3_V_6_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="0"/>
<pin id="1123" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_6 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="exitcond_flatten8_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="indvar_flatten_next8_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="23" slack="0"/>
<pin id="1134" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next8 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="nm_t_mid2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="4" slack="3"/>
<pin id="1139" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="nm_mid2_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="5" slack="0"/>
<pin id="1147" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="tmp_86_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="10" slack="1"/>
<pin id="1152" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="tmp_88_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="3"/>
<pin id="1157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="sf_1_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="7" slack="0"/>
<pin id="1161" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="indvar_flatten_next_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="12" slack="0"/>
<pin id="1166" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1169" class="1005" name="tmp_V_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="1"/>
<pin id="1171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1174" class="1005" name="weights3_m_weights_V_4_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="10" slack="1"/>
<pin id="1176" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights3_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="weights3_m_weights_V_6_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="10" slack="1"/>
<pin id="1181" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights3_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="weights3_m_weights_V_8_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="10" slack="1"/>
<pin id="1186" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights3_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="weights3_m_weights_V_10_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="10" slack="1"/>
<pin id="1191" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights3_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="p_Val2_s_143_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="1"/>
<pin id="1196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_143 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="qb_assign_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="p_Val2_75_1_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="8" slack="1"/>
<pin id="1206" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_1 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="qb_assign_1_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="1"/>
<pin id="1211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1_1 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="p_Val2_75_2_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="8" slack="1"/>
<pin id="1216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_2 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="qb_assign_1_2_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="1"/>
<pin id="1221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1_2 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="p_Val2_75_3_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="1"/>
<pin id="1226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_75_3 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="qb_assign_1_3_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="1"/>
<pin id="1231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="qb_assign_1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="207"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="84" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="200" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="86" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="86" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="8" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="86" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="86" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="311" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="60" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="289" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="289" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="300" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="66" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="311" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="392"><net_src comp="373" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="68" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="353" pin="3"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="373" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="70" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="349" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="373" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="72" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="322" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="74" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="403" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="76" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="379" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="415" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="373" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="322" pin="4"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="421" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="60" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="458"><net_src comp="415" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="445" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="387" pin="3"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="415" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="441" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="395" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="415" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="421" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="379" pin="3"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="433" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="453" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="433" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="78" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="433" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="80" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="300" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="82" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="373" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="82" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="499" pin="2"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="513" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="526"><net_src comp="240" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="520" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="88" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="547"><net_src comp="92" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="527" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="94" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="96" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="556"><net_src comp="88" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="527" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="98" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="527" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="533" pin="3"/><net_sink comp="563" pin=1"/></net>

<net id="575"><net_src comp="100" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="527" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="12" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="102" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="584"><net_src comp="104" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="569" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="563" pin="2"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="579" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="60" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="551" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="253" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="520" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="614"><net_src comp="88" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="90" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="623"><net_src comp="92" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="603" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="94" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="96" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="632"><net_src comp="88" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="603" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="98" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="638"><net_src comp="603" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="609" pin="3"/><net_sink comp="639" pin=1"/></net>

<net id="651"><net_src comp="100" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="603" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="12" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="102" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="660"><net_src comp="104" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="645" pin="4"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="639" pin="2"/><net_sink comp="655" pin=2"/></net>

<net id="667"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="60" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="627" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="266" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="520" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="675" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="690"><net_src comp="88" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="679" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="90" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="699"><net_src comp="92" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="679" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="94" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="702"><net_src comp="96" pin="0"/><net_sink comp="693" pin=3"/></net>

<net id="708"><net_src comp="88" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="679" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="98" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="714"><net_src comp="679" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="685" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="727"><net_src comp="100" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="679" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="12" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="102" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="736"><net_src comp="104" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="721" pin="4"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="715" pin="2"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="60" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="703" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="279" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="520" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="88" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="755" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="90" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="775"><net_src comp="92" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="755" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="94" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="96" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="784"><net_src comp="88" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="755" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="786"><net_src comp="98" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="790"><net_src comp="755" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="761" pin="3"/><net_sink comp="791" pin=1"/></net>

<net id="803"><net_src comp="100" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="755" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="12" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="102" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="812"><net_src comp="104" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="797" pin="4"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="791" pin="2"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="807" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="60" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="779" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="846"><net_src comp="839" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="827" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="842" pin="2"/><net_sink comp="848" pin=1"/></net>

<net id="860"><net_src comp="853" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="830" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="856" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="874"><net_src comp="867" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="833" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="870" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="888"><net_src comp="881" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="836" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="884" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="899"><net_src comp="890" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="904"><net_src comp="876" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="909"><net_src comp="862" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="848" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="935"><net_src comp="120" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="936"><net_src comp="122" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="937"><net_src comp="124" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="938"><net_src comp="126" pin="0"/><net_sink comp="915" pin=3"/></net>

<net id="939"><net_src comp="128" pin="0"/><net_sink comp="915" pin=4"/></net>

<net id="940"><net_src comp="130" pin="0"/><net_sink comp="915" pin=5"/></net>

<net id="941"><net_src comp="132" pin="0"/><net_sink comp="915" pin=6"/></net>

<net id="942"><net_src comp="134" pin="0"/><net_sink comp="915" pin=7"/></net>

<net id="943"><net_src comp="136" pin="0"/><net_sink comp="915" pin=8"/></net>

<net id="944"><net_src comp="138" pin="0"/><net_sink comp="915" pin=9"/></net>

<net id="945"><net_src comp="140" pin="0"/><net_sink comp="915" pin=10"/></net>

<net id="946"><net_src comp="142" pin="0"/><net_sink comp="915" pin=11"/></net>

<net id="947"><net_src comp="144" pin="0"/><net_sink comp="915" pin=12"/></net>

<net id="948"><net_src comp="146" pin="0"/><net_sink comp="915" pin=13"/></net>

<net id="949"><net_src comp="148" pin="0"/><net_sink comp="915" pin=14"/></net>

<net id="950"><net_src comp="150" pin="0"/><net_sink comp="915" pin=15"/></net>

<net id="951"><net_src comp="152" pin="0"/><net_sink comp="915" pin=16"/></net>

<net id="956"><net_src comp="848" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="915" pin="18"/><net_sink comp="952" pin=1"/></net>

<net id="978"><net_src comp="120" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="979"><net_src comp="48" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="980"><net_src comp="48" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="981"><net_src comp="154" pin="0"/><net_sink comp="958" pin=3"/></net>

<net id="982"><net_src comp="48" pin="0"/><net_sink comp="958" pin=4"/></net>

<net id="983"><net_src comp="156" pin="0"/><net_sink comp="958" pin=5"/></net>

<net id="984"><net_src comp="158" pin="0"/><net_sink comp="958" pin=6"/></net>

<net id="985"><net_src comp="160" pin="0"/><net_sink comp="958" pin=7"/></net>

<net id="986"><net_src comp="162" pin="0"/><net_sink comp="958" pin=8"/></net>

<net id="987"><net_src comp="164" pin="0"/><net_sink comp="958" pin=9"/></net>

<net id="988"><net_src comp="166" pin="0"/><net_sink comp="958" pin=10"/></net>

<net id="989"><net_src comp="168" pin="0"/><net_sink comp="958" pin=11"/></net>

<net id="990"><net_src comp="160" pin="0"/><net_sink comp="958" pin=12"/></net>

<net id="991"><net_src comp="170" pin="0"/><net_sink comp="958" pin=13"/></net>

<net id="992"><net_src comp="48" pin="0"/><net_sink comp="958" pin=14"/></net>

<net id="993"><net_src comp="172" pin="0"/><net_sink comp="958" pin=15"/></net>

<net id="994"><net_src comp="160" pin="0"/><net_sink comp="958" pin=16"/></net>

<net id="999"><net_src comp="862" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="958" pin="18"/><net_sink comp="995" pin=1"/></net>

<net id="1021"><net_src comp="120" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1022"><net_src comp="174" pin="0"/><net_sink comp="1001" pin=1"/></net>

<net id="1023"><net_src comp="134" pin="0"/><net_sink comp="1001" pin=2"/></net>

<net id="1024"><net_src comp="160" pin="0"/><net_sink comp="1001" pin=3"/></net>

<net id="1025"><net_src comp="172" pin="0"/><net_sink comp="1001" pin=4"/></net>

<net id="1026"><net_src comp="132" pin="0"/><net_sink comp="1001" pin=5"/></net>

<net id="1027"><net_src comp="176" pin="0"/><net_sink comp="1001" pin=6"/></net>

<net id="1028"><net_src comp="122" pin="0"/><net_sink comp="1001" pin=7"/></net>

<net id="1029"><net_src comp="178" pin="0"/><net_sink comp="1001" pin=8"/></net>

<net id="1030"><net_src comp="180" pin="0"/><net_sink comp="1001" pin=9"/></net>

<net id="1031"><net_src comp="48" pin="0"/><net_sink comp="1001" pin=10"/></net>

<net id="1032"><net_src comp="182" pin="0"/><net_sink comp="1001" pin=11"/></net>

<net id="1033"><net_src comp="160" pin="0"/><net_sink comp="1001" pin=12"/></net>

<net id="1034"><net_src comp="184" pin="0"/><net_sink comp="1001" pin=13"/></net>

<net id="1035"><net_src comp="136" pin="0"/><net_sink comp="1001" pin=14"/></net>

<net id="1036"><net_src comp="132" pin="0"/><net_sink comp="1001" pin=15"/></net>

<net id="1037"><net_src comp="186" pin="0"/><net_sink comp="1001" pin=16"/></net>

<net id="1042"><net_src comp="876" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1001" pin="18"/><net_sink comp="1038" pin=1"/></net>

<net id="1064"><net_src comp="120" pin="0"/><net_sink comp="1044" pin=0"/></net>

<net id="1065"><net_src comp="170" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1066"><net_src comp="142" pin="0"/><net_sink comp="1044" pin=2"/></net>

<net id="1067"><net_src comp="188" pin="0"/><net_sink comp="1044" pin=3"/></net>

<net id="1068"><net_src comp="190" pin="0"/><net_sink comp="1044" pin=4"/></net>

<net id="1069"><net_src comp="192" pin="0"/><net_sink comp="1044" pin=5"/></net>

<net id="1070"><net_src comp="190" pin="0"/><net_sink comp="1044" pin=6"/></net>

<net id="1071"><net_src comp="146" pin="0"/><net_sink comp="1044" pin=7"/></net>

<net id="1072"><net_src comp="124" pin="0"/><net_sink comp="1044" pin=8"/></net>

<net id="1073"><net_src comp="170" pin="0"/><net_sink comp="1044" pin=9"/></net>

<net id="1074"><net_src comp="132" pin="0"/><net_sink comp="1044" pin=10"/></net>

<net id="1075"><net_src comp="126" pin="0"/><net_sink comp="1044" pin=11"/></net>

<net id="1076"><net_src comp="126" pin="0"/><net_sink comp="1044" pin=12"/></net>

<net id="1077"><net_src comp="194" pin="0"/><net_sink comp="1044" pin=13"/></net>

<net id="1078"><net_src comp="168" pin="0"/><net_sink comp="1044" pin=14"/></net>

<net id="1079"><net_src comp="196" pin="0"/><net_sink comp="1044" pin=15"/></net>

<net id="1080"><net_src comp="186" pin="0"/><net_sink comp="1044" pin=16"/></net>

<net id="1085"><net_src comp="890" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1044" pin="18"/><net_sink comp="1081" pin=1"/></net>

<net id="1094"><net_src comp="198" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="1081" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="1038" pin="2"/><net_sink comp="1087" pin=2"/></net>

<net id="1097"><net_src comp="995" pin="2"/><net_sink comp="1087" pin=3"/></net>

<net id="1098"><net_src comp="952" pin="2"/><net_sink comp="1087" pin=4"/></net>

<net id="1099"><net_src comp="1087" pin="5"/><net_sink comp="226" pin=2"/></net>

<net id="1103"><net_src comp="204" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1110"><net_src comp="208" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1113"><net_src comp="1107" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1117"><net_src comp="212" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1120"><net_src comp="1114" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1124"><net_src comp="216" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1127"><net_src comp="1121" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1131"><net_src comp="361" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1135"><net_src comp="367" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1140"><net_src comp="461" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="915" pin=17"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="958" pin=17"/></net>

<net id="1143"><net_src comp="1137" pin="1"/><net_sink comp="1001" pin=17"/></net>

<net id="1144"><net_src comp="1137" pin="1"/><net_sink comp="1044" pin=17"/></net>

<net id="1148"><net_src comp="469" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1153"><net_src comp="481" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1158"><net_src comp="487" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="493" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1167"><net_src comp="505" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1172"><net_src comp="220" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1177"><net_src comp="233" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1182"><net_src comp="246" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1187"><net_src comp="259" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1192"><net_src comp="272" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1197"><net_src comp="541" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1202"><net_src comp="593" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1207"><net_src comp="617" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1212"><net_src comp="669" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1217"><net_src comp="693" pin="4"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1222"><net_src comp="745" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1227"><net_src comp="769" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1232"><net_src comp="821" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="881" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
 - Input state : 
	Port: Conv1DMac_new : in_V_V | {3 }
	Port: Conv1DMac_new : weights3_m_weights_V | {3 4 }
	Port: Conv1DMac_new : weights3_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new : weights3_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new : weights3_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_13 : 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
	State 2
		tmp : 1
		tmp_84 : 2
		exitcond_flatten8 : 1
		indvar_flatten_next8 : 1
		StgValue_26 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_84_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_360 : 1
		tmp_85_mid : 2
		nm_1 : 3
		tmp_361 : 2
		sf_mid2 : 2
		tmp_663 : 4
		tmp_84_mid1 : 5
		tmp_84_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_86 : 4
		tmp_88 : 3
		StgValue_45 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights3_m_weights_V_4 : 1
		weights3_m_weights_V_5 : 2
		weights3_m_weights_V_6 : 1
		weights3_m_weights_V_7 : 2
		weights3_m_weights_V_8 : 1
		weights3_m_weights_V_9 : 2
		weights3_m_weights_V_10 : 1
		weights3_m_weights_V_11 : 2
	State 4
		p_4 : 1
		p_Val2_s : 2
		tmp_664 : 3
		p_Val2_s_143 : 3
		tmp_665 : 3
		tmp_666 : 3
		tmp_101 : 4
		tmp_102 : 3
		tmp_103 : 4
		tmp_104 : 5
		qb_assign_1 : 6
		p_0132_1 : 1
		p_Val2_1 : 2
		tmp_667 : 3
		p_Val2_75_1 : 3
		tmp_668 : 3
		tmp_669 : 3
		tmp_107 : 4
		tmp_108 : 3
		tmp_109 : 4
		tmp_203_1 : 5
		qb_assign_1_1 : 6
		p_0132_2 : 1
		p_Val2_2 : 2
		tmp_670 : 3
		p_Val2_75_2 : 3
		tmp_671 : 3
		tmp_672 : 3
		tmp_111 : 4
		tmp_112 : 3
		tmp_113 : 4
		tmp_203_2 : 5
		qb_assign_1_2 : 6
		p_0132_3 : 1
		p_Val2_3 : 2
		tmp_673 : 3
		p_Val2_75_3 : 3
		tmp_674 : 3
		tmp_675 : 3
		tmp_115 : 4
		tmp_116 : 3
		tmp_117 : 4
		tmp_203_3 : 5
		qb_assign_1_3 : 6
	State 5
		tmp1 : 1
		macRegisters_0_V : 2
		tmp2 : 1
		macRegisters_1_V : 2
		tmp3 : 1
		macRegisters_2_V : 2
		tmp4 : 1
		macRegisters_3_V : 2
		StgValue_129 : 3
		StgValue_130 : 3
		StgValue_131 : 3
		StgValue_132 : 3
		p_Val2_9 : 3
		p_Val2_20_1 : 3
		p_Val2_20_2 : 3
		p_Val2_20_3 : 3
		tmp_V_54 : 4
		StgValue_143 : 5
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_915        |    0    |    0    |    65   |
|    mux   |        tmp_167_fu_958       |    0    |    0    |    65   |
|          |       tmp_168_fu_1001       |    0    |    0    |    65   |
|          |       tmp_169_fu_1044       |    0    |    0    |    65   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next8_fu_367 |    0    |    0    |    30   |
|          |         nm_1_fu_421         |    0    |    0    |    15   |
|          |        tmp_86_fu_481        |    0    |    0    |    17   |
|          |         sf_1_fu_493         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_499  |    0    |    0    |    19   |
|          |         tmp1_fu_842         |    0    |    0    |    8    |
|          |   macRegisters_0_V_fu_848   |    0    |    0    |    8    |
|          |         tmp2_fu_856         |    0    |    0    |    8    |
|    add   |   macRegisters_1_V_fu_862   |    0    |    0    |    8    |
|          |         tmp3_fu_870         |    0    |    0    |    8    |
|          |   macRegisters_2_V_fu_876   |    0    |    0    |    8    |
|          |         tmp4_fu_884         |    0    |    0    |    8    |
|          |   macRegisters_3_V_fu_890   |    0    |    0    |    8    |
|          |       p_Val2_9_fu_952       |    0    |    0    |    15   |
|          |      p_Val2_20_1_fu_995     |    0    |    0    |    15   |
|          |     p_Val2_20_2_fu_1038     |    0    |    0    |    15   |
|          |     p_Val2_20_3_fu_1081     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_s_fu_527       |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_603       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_679       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_755       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten8_fu_361  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_373   |    0    |    0    |    13   |
|          |        tmp_360_fu_409       |    0    |    0    |    11   |
|   icmp   |        tmp_88_fu_487        |    0    |    0    |    11   |
|          |        tmp_104_fu_587       |    0    |    0    |    11   |
|          |       tmp_203_1_fu_663      |    0    |    0    |    11   |
|          |       tmp_203_2_fu_739      |    0    |    0    |    11   |
|          |       tmp_203_3_fu_815      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_379        |    0    |    0    |    5    |
|          |      tmp_84_mid_fu_387      |    0    |    0    |    10   |
|          |       nm_t_mid_fu_395       |    0    |    0    |    4    |
|  select  |        sf_mid2_fu_433       |    0    |    0    |    7    |
|          |      tmp_84_mid2_fu_453     |    0    |    0    |    10   |
|          |       nm_t_mid2_fu_461      |    0    |    0    |    4    |
|          |        nm_mid2_fu_469       |    0    |    0    |    5    |
|          |  indvar_flatten_next_fu_505 |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_85_mid_fu_415      |    0    |    0    |    2    |
|          |      qb_assign_1_fu_593     |    0    |    0    |    2    |
|    and   |     qb_assign_1_1_fu_669    |    0    |    0    |    2    |
|          |     qb_assign_1_2_fu_745    |    0    |    0    |    2    |
|          |     qb_assign_1_3_fu_821    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_361_fu_427       |    0    |    0    |    2    |
|          |        tmp_101_fu_563       |    0    |    0    |    2    |
|    or    |        tmp_107_fu_639       |    0    |    0    |    2    |
|          |        tmp_111_fu_715       |    0    |    0    |    2    |
|          |        tmp_115_fu_791       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_403 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_220      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_143_write_fu_226  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_349         |    0    |    0    |    0    |
|          |        tmp_663_fu_441       |    0    |    0    |    0    |
|   trunc  |        tmp_666_fu_559       |    0    |    0    |    0    |
|          |        tmp_669_fu_635       |    0    |    0    |    0    |
|          |        tmp_672_fu_711       |    0    |    0    |    0    |
|          |        tmp_675_fu_787       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_84_fu_353        |    0    |    0    |    0    |
|          |      tmp_84_mid1_fu_445     |    0    |    0    |    0    |
|          |        tmp_103_fu_579       |    0    |    0    |    0    |
|bitconcatenate|        tmp_109_fu_655       |    0    |    0    |    0    |
|          |        tmp_113_fu_731       |    0    |    0    |    0    |
|          |        tmp_117_fu_807       |    0    |    0    |    0    |
|          |       tmp_V_54_fu_1087      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_477       |    0    |    0    |    0    |
|          |        tmp_87_fu_513        |    0    |    0    |    0    |
|   zext   |        tmp_105_fu_839       |    0    |    0    |    0    |
|          |       tmp_204_1_fu_853      |    0    |    0    |    0    |
|          |       tmp_204_2_fu_867      |    0    |    0    |    0    |
|          |       tmp_204_3_fu_881      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          p_s_fu_520         |    0    |    0    |    0    |
|          |          p_4_fu_523         |    0    |    0    |    0    |
|   sext   |       p_0132_1_fu_599       |    0    |    0    |    0    |
|          |       p_0132_2_fu_675       |    0    |    0    |    0    |
|          |       p_0132_3_fu_751       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_664_fu_533       |    0    |    0    |    0    |
|          |        tmp_665_fu_551       |    0    |    0    |    0    |
|          |        tmp_667_fu_609       |    0    |    0    |    0    |
| bitselect|        tmp_668_fu_627       |    0    |    0    |    0    |
|          |        tmp_670_fu_685       |    0    |    0    |    0    |
|          |        tmp_671_fu_703       |    0    |    0    |    0    |
|          |        tmp_673_fu_761       |    0    |    0    |    0    |
|          |        tmp_674_fu_779       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_s_143_fu_541     |    0    |    0    |    0    |
|          |        tmp_102_fu_569       |    0    |    0    |    0    |
|          |      p_Val2_75_1_fu_617     |    0    |    0    |    0    |
|partselect|        tmp_108_fu_645       |    0    |    0    |    0    |
|          |      p_Val2_75_2_fu_693     |    0    |    0    |    0    |
|          |        tmp_112_fu_721       |    0    |    0    |    0    |
|          |      p_Val2_75_3_fu_769     |    0    |    0    |    0    |
|          |        tmp_116_fu_797       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   820   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten8_reg_1128   |    1   |
|     indvar_flatten8_reg_285    |   23   |
|  indvar_flatten_next8_reg_1132 |   23   |
|  indvar_flatten_next_reg_1164  |   12   |
|     indvar_flatten_reg_296     |   12   |
|   macRegisters_0_V_6_reg_1100  |    8   |
|   macRegisters_1_V_6_reg_1107  |    8   |
|   macRegisters_2_V_6_reg_1114  |    8   |
|   macRegisters_3_V_6_reg_1121  |    8   |
|        nm_mid2_reg_1145        |    5   |
|           nm_reg_307           |    5   |
|       nm_t_mid2_reg_1137       |    4   |
|      p_Val2_75_1_reg_1204      |    8   |
|      p_Val2_75_2_reg_1214      |    8   |
|      p_Val2_75_3_reg_1224      |    8   |
|      p_Val2_s_143_reg_1194     |    8   |
|     qb_assign_1_1_reg_1209     |    1   |
|     qb_assign_1_2_reg_1219     |    1   |
|     qb_assign_1_3_reg_1229     |    1   |
|      qb_assign_1_reg_1199      |    1   |
|          sf_1_reg_1159         |    7   |
|           sf_reg_318           |    7   |
|         tmp_86_reg_1150        |   10   |
|         tmp_88_reg_1155        |    1   |
|         tmp_V_reg_1169         |    8   |
|weights3_m_weights_V_10_reg_1189|   10   |
| weights3_m_weights_V_4_reg_1174|   10   |
| weights3_m_weights_V_6_reg_1179|   10   |
| weights3_m_weights_V_8_reg_1184|   10   |
+--------------------------------+--------+
|              Total             |   226  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_240 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_253 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_266 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_279 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   820  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   226  |   856  |
+-----------+--------+--------+--------+--------+
