#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5580f66516c0 .scope module, "ImageProcess" "ImageProcess" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "i_pixelData"
    .port_info 1 /INPUT 1 "i_HSync"
    .port_info 2 /INPUT 1 "i_VSync"
    .port_info 3 /INPUT 1 "i_VDE"
    .port_info 4 /INPUT 1 "i_HBlank"
    .port_info 5 /INPUT 1 "i_VBlank"
    .port_info 6 /OUTPUT 1 "o_HBlank"
    .port_info 7 /OUTPUT 1 "o_VBlank"
    .port_info 8 /OUTPUT 24 "o_pixelData"
    .port_info 9 /OUTPUT 1 "o_VSync"
    .port_info 10 /OUTPUT 1 "o_HSync"
    .port_info 11 /OUTPUT 1 "o_VDE"
    .port_info 12 /INPUT 1 "Reset"
    .port_info 13 /INPUT 1 "Clock"
P_0x5580f666a5e0 .param/l "XADRSWidth" 0 2 4, +C4<00000000000000000000000000001011>;
P_0x5580f666a620 .param/l "YADRSWidth" 0 2 5, +C4<00000000000000000000000000001010>;
o0x7f8a44128a88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5580f6616690 .functor BUFZ 1, o0x7f8a44128a88, C4<0>, C4<0>, C4<0>;
L_0x5580f6616420 .functor BUFZ 1, L_0x5580f6616690, C4<0>, C4<0>, C4<0>;
o0x7f8a44127e58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5580f66168d0 .functor BUFZ 1, o0x7f8a44127e58, C4<0>, C4<0>, C4<0>;
o0x7f8a44127eb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5580f66167c0 .functor BUFZ 1, o0x7f8a44127eb8, C4<0>, C4<0>, C4<0>;
o0x7f8a44128a28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5580f6663210 .functor BUFZ 1, o0x7f8a44128a28, C4<0>, C4<0>, C4<0>;
o0x7f8a44128a58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5580f666ac70 .functor BUFZ 1, o0x7f8a44128a58, C4<0>, C4<0>, C4<0>;
L_0x5580f66a2400 .functor NOT 1, L_0x5580f66a0f70, C4<0>, C4<0>, C4<0>;
L_0x5580f66a24a0 .functor AND 1, L_0x5580f6616690, L_0x5580f66a2400, C4<1>, C4<1>;
v0x5580f668e5a0_0 .net "Blank", 0 0, L_0x5580f66a1570;  1 drivers
o0x7f8a44127078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5580f668e660_0 .net "Clock", 0 0, o0x7f8a44127078;  0 drivers
v0x5580f668e700_0 .var "D00IN", 23 0;
v0x5580f668e7d0_0 .var "D01IN", 23 0;
v0x5580f668e8a0_0 .var "D02IN", 23 0;
v0x5580f668e990_0 .var "D10IN", 23 0;
v0x5580f668ea60_0 .var "D11IN", 23 0;
v0x5580f668eb30_0 .var "D12IN", 23 0;
v0x5580f668ec00_0 .var "D20IN", 23 0;
v0x5580f668ecd0_0 .var "D21IN", 23 0;
v0x5580f668eda0_0 .var "D22IN", 23 0;
v0x5580f668ee70_0 .net "EmptyBuffer", 0 0, L_0x5580f66a0f70;  1 drivers
v0x5580f668ef40_0 .net "H_addr", 10 0, v0x5580f668b920_0;  1 drivers
v0x5580f668f010_0 .net "RD0", 23 0, L_0x5580f66a2020;  1 drivers
v0x5580f668f0e0_0 .net "RD1", 23 0, L_0x5580f66a2090;  1 drivers
v0x5580f668f1b0_0 .net "RD2", 23 0, L_0x5580f66a2100;  1 drivers
o0x7f8a44127a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x5580f668f280_0 .net "Reset", 0 0, o0x7f8a44127a98;  0 drivers
v0x5580f668f430_0 .net "Sobel", 23 0, v0x5580f668d710_0;  1 drivers
v0x5580f668f500_0 .net "VDE", 0 0, L_0x5580f6616690;  1 drivers
v0x5580f668f5a0_0 .net "V_addr", 9 0, v0x5580f668bc60_0;  1 drivers
L_0x7f8a440de018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5580f668f640_0 .net/2u *"_s14", 23 0, L_0x7f8a440de018;  1 drivers
v0x5580f668f6e0_0 .net *"_s22", 0 0, L_0x5580f66a2400;  1 drivers
v0x5580f668f7a0_0 .net "i_HBlank", 0 0, o0x7f8a44128a28;  0 drivers
v0x5580f668f860_0 .net "i_HSync", 0 0, o0x7f8a44127e58;  0 drivers
v0x5580f668f930_0 .net "i_VBlank", 0 0, o0x7f8a44128a58;  0 drivers
v0x5580f668f9d0_0 .net "i_VDE", 0 0, o0x7f8a44128a88;  0 drivers
v0x5580f668fa90_0 .net "i_VSync", 0 0, o0x7f8a44127eb8;  0 drivers
o0x7f8a441270a8 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5580f668fb60_0 .net "i_pixelData", 23 0, o0x7f8a441270a8;  0 drivers
v0x5580f668fc00_0 .net "o_HBlank", 0 0, L_0x5580f6663210;  1 drivers
v0x5580f668fcc0_0 .net "o_HSync", 0 0, L_0x5580f66168d0;  1 drivers
v0x5580f668fd80_0 .net "o_VBlank", 0 0, L_0x5580f666ac70;  1 drivers
v0x5580f668fe40_0 .net "o_VDE", 0 0, L_0x5580f6616420;  1 drivers
v0x5580f668ff00_0 .net "o_VSync", 0 0, L_0x5580f66167c0;  1 drivers
v0x5580f66901d0_0 .net "o_pixelData", 23 0, L_0x5580f6690670;  1 drivers
v0x5580f66902b0_0 .net "w_o_pixel", 23 0, L_0x5580f66a0930;  1 drivers
L_0x5580f6690670 .functor MUXZ 24, o0x7f8a441270a8, L_0x5580f66a0930, L_0x5580f6616690, C4<>;
L_0x5580f66a0930 .functor MUXZ 24, v0x5580f668d710_0, L_0x7f8a440de018, L_0x5580f66a1570, C4<>;
L_0x5580f66a2170 .concat [ 11 10 0 0], v0x5580f668b920_0, v0x5580f668bc60_0;
L_0x5580f66a2210 .concat [ 11 10 0 0], v0x5580f668b920_0, v0x5580f668bc60_0;
S_0x5580f66524b0 .scope module, "SorterLineBuffer_4lines" "LineBuffer_4lines" 2 33, 3 1 0, S_0x5580f66516c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RESET"
    .port_info 1 /INPUT 21 "WA"
    .port_info 2 /INPUT 1 "WEN"
    .port_info 3 /INPUT 1 "WCK"
    .port_info 4 /INPUT 24 "WD"
    .port_info 5 /INPUT 21 "RA"
    .port_info 6 /INPUT 1 "REN"
    .port_info 7 /INPUT 1 "RCK"
    .port_info 8 /OUTPUT 24 "RD0"
    .port_info 9 /OUTPUT 24 "RD1"
    .port_info 10 /OUTPUT 24 "RD2"
P_0x5580f665a110 .param/l "ADRSWidth" 0 3 7, +C4<000000000000000000000000000010101>;
P_0x5580f665a150 .param/l "DataWidth" 0 3 4, +C4<00000000000000000000000000011000>;
P_0x5580f665a190 .param/l "XADRSWidth" 0 3 5, +C4<00000000000000000000000000001011>;
P_0x5580f665a1d0 .param/l "YADRSWidth" 0 3 6, +C4<00000000000000000000000000001010>;
L_0x5580f66a2020 .functor BUFZ 24, v0x5580f6689ff0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5580f66a2090 .functor BUFZ 24, v0x5580f668a150_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
L_0x5580f66a2100 .functor BUFZ 24, v0x5580f668a310_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x5580f6689520_0 .net "LineAddress", 1 0, L_0x5580f66a1750;  1 drivers
v0x5580f6689620_0 .net "RA", 20 0, L_0x5580f66a2210;  1 drivers
v0x5580f6689700_0 .net "RAM_q0", 23 0, v0x5580f665ad50_0;  1 drivers
v0x5580f66897d0_0 .net "RAM_q1", 23 0, v0x5580f66879a0_0;  1 drivers
v0x5580f66898a0_0 .net "RAM_q2", 23 0, v0x5580f66885b0_0;  1 drivers
v0x5580f6689990_0 .net "RAM_q3", 23 0, v0x5580f66891a0_0;  1 drivers
v0x5580f6689a60_0 .var "RAMsel0", 0 0;
v0x5580f6689b30_0 .var "RAMsel1", 0 0;
v0x5580f6689c00_0 .var "RAMsel2", 0 0;
v0x5580f6689cd0_0 .var "RAMsel3", 0 0;
v0x5580f6689da0_0 .net "RCK", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f6689f50_0 .net "RD0", 23 0, L_0x5580f66a2020;  alias, 1 drivers
v0x5580f6689ff0_0 .var "RD0d", 23 0;
v0x5580f668a090_0 .net "RD1", 23 0, L_0x5580f66a2090;  alias, 1 drivers
v0x5580f668a150_0 .var "RD1d", 23 0;
v0x5580f668a230_0 .net "RD2", 23 0, L_0x5580f66a2100;  alias, 1 drivers
v0x5580f668a310_0 .var "RD2d", 23 0;
v0x5580f668a500_0 .net "REN", 0 0, L_0x5580f66a24a0;  1 drivers
v0x5580f668a5c0_0 .var "RENd", 0 0;
v0x5580f668a680_0 .net "RESET", 0 0, o0x7f8a44127a98;  alias, 0 drivers
v0x5580f668a740_0 .var "R_LineAddress0", 1 0;
v0x5580f668a820_0 .var "R_LineAddress1", 1 0;
v0x5580f668a900_0 .var "R_LineAddress2", 1 0;
v0x5580f668a9e0_0 .net "WA", 20 0, L_0x5580f66a2170;  1 drivers
v0x5580f668aac0_0 .net "WCK", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f668ab60_0 .net "WD", 23 0, o0x7f8a441270a8;  alias, 0 drivers
v0x5580f668ac20_0 .net "WEN", 0 0, L_0x5580f6616690;  alias, 1 drivers
v0x5580f668ace0_0 .net *"_s1", 9 0, L_0x5580f66a16b0;  1 drivers
E_0x5580f6616c30 .event edge, v0x5580f668a680_0, v0x5580f668ac20_0;
L_0x5580f66a16b0 .part L_0x5580f66a2170, 11, 10;
L_0x5580f66a1750 .part L_0x5580f66a16b0, 0, 2;
L_0x5580f66a1840 .part L_0x5580f66a2170, 0, 11;
L_0x5580f66a1930 .part L_0x5580f66a2210, 0, 11;
L_0x5580f66a19d0 .part L_0x5580f66a2170, 0, 11;
L_0x5580f66a1a70 .part L_0x5580f66a2210, 0, 11;
L_0x5580f66a1ba0 .part L_0x5580f66a2170, 0, 11;
L_0x5580f66a1cd0 .part L_0x5580f66a2210, 0, 11;
L_0x5580f66a1dc0 .part L_0x5580f66a2170, 0, 11;
L_0x5580f66a1e60 .part L_0x5580f66a2210, 0, 11;
S_0x5580f6642ff0 .scope module, "LineBuffer0" "lineBufBlock" 3 40, 4 2 0, S_0x5580f66524b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 24 "dina"
    .port_info 2 /INPUT 11 "addra"
    .port_info 3 /INPUT 1 "wea"
    .port_info 4 /INPUT 1 "clkb"
    .port_info 5 /INPUT 11 "addrb"
    .port_info 6 /OUTPUT 24 "doutb"
P_0x5580f666c850 .param/l "ADRSWidth" 0 4 5, +C4<00000000000000000000000000001011>;
P_0x5580f666c890 .param/l "DataWidth" 0 4 4, +C4<00000000000000000000000000011000>;
P_0x5580f666c8d0 .param/l "MEM_SIZE" 0 4 6, +C4<00000000000000000000010100000000>;
v0x5580f665ca60_0 .net "addra", 10 0, L_0x5580f66a1840;  1 drivers
v0x5580f665ce10_0 .net "addrb", 10 0, L_0x5580f66a1930;  1 drivers
v0x5580f665b9d0_0 .net "clka", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f665bd80_0 .net "clkb", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f665a9a0_0 .net "dina", 23 0, o0x7f8a441270a8;  alias, 0 drivers
v0x5580f665ad50_0 .var "doutb", 23 0;
v0x5580f66597c0 .array "ram", 0 1279, 23 0;
v0x5580f6687000_0 .net "wea", 0 0, v0x5580f6689a60_0;  1 drivers
E_0x5580f6616e50 .event posedge, v0x5580f665b9d0_0;
S_0x5580f66871a0 .scope module, "LineBuffer1" "lineBufBlock" 3 44, 4 2 0, S_0x5580f66524b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 24 "dina"
    .port_info 2 /INPUT 11 "addra"
    .port_info 3 /INPUT 1 "wea"
    .port_info 4 /INPUT 1 "clkb"
    .port_info 5 /INPUT 11 "addrb"
    .port_info 6 /OUTPUT 24 "doutb"
P_0x5580f666aa10 .param/l "ADRSWidth" 0 4 5, +C4<00000000000000000000000000001011>;
P_0x5580f666aa50 .param/l "DataWidth" 0 4 4, +C4<00000000000000000000000000011000>;
P_0x5580f666aa90 .param/l "MEM_SIZE" 0 4 6, +C4<00000000000000000000010100000000>;
v0x5580f6687530_0 .net "addra", 10 0, L_0x5580f66a19d0;  1 drivers
v0x5580f6687610_0 .net "addrb", 10 0, L_0x5580f66a1a70;  1 drivers
v0x5580f66876f0_0 .net "clka", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f6687810_0 .net "clkb", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f66878b0_0 .net "dina", 23 0, o0x7f8a441270a8;  alias, 0 drivers
v0x5580f66879a0_0 .var "doutb", 23 0;
v0x5580f6687a60 .array "ram", 0 1279, 23 0;
v0x5580f6687b20_0 .net "wea", 0 0, v0x5580f6689b30_0;  1 drivers
S_0x5580f6687cc0 .scope module, "LineBuffer2" "lineBufBlock" 3 48, 4 2 0, S_0x5580f66524b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 24 "dina"
    .port_info 2 /INPUT 11 "addra"
    .port_info 3 /INPUT 1 "wea"
    .port_info 4 /INPUT 1 "clkb"
    .port_info 5 /INPUT 11 "addrb"
    .port_info 6 /OUTPUT 24 "doutb"
P_0x5580f6687e90 .param/l "ADRSWidth" 0 4 5, +C4<00000000000000000000000000001011>;
P_0x5580f6687ed0 .param/l "DataWidth" 0 4 4, +C4<00000000000000000000000000011000>;
P_0x5580f6687f10 .param/l "MEM_SIZE" 0 4 6, +C4<00000000000000000000010100000000>;
v0x5580f6688190_0 .net "addra", 10 0, L_0x5580f66a1ba0;  1 drivers
v0x5580f6688270_0 .net "addrb", 10 0, L_0x5580f66a1cd0;  1 drivers
v0x5580f6688350_0 .net "clka", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f6688420_0 .net "clkb", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f66884c0_0 .net "dina", 23 0, o0x7f8a441270a8;  alias, 0 drivers
v0x5580f66885b0_0 .var "doutb", 23 0;
v0x5580f6688690 .array "ram", 0 1279, 23 0;
v0x5580f6688750_0 .net "wea", 0 0, v0x5580f6689c00_0;  1 drivers
S_0x5580f66888f0 .scope module, "LineBuffer3" "lineBufBlock" 3 52, 4 2 0, S_0x5580f66524b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clka"
    .port_info 1 /INPUT 24 "dina"
    .port_info 2 /INPUT 11 "addra"
    .port_info 3 /INPUT 1 "wea"
    .port_info 4 /INPUT 1 "clkb"
    .port_info 5 /INPUT 11 "addrb"
    .port_info 6 /OUTPUT 24 "doutb"
P_0x5580f6688ac0 .param/l "ADRSWidth" 0 4 5, +C4<00000000000000000000000000001011>;
P_0x5580f6688b00 .param/l "DataWidth" 0 4 4, +C4<00000000000000000000000000011000>;
P_0x5580f6688b40 .param/l "MEM_SIZE" 0 4 6, +C4<00000000000000000000010100000000>;
v0x5580f6688d60_0 .net "addra", 10 0, L_0x5580f66a1dc0;  1 drivers
v0x5580f6688e60_0 .net "addrb", 10 0, L_0x5580f66a1e60;  1 drivers
v0x5580f6688f40_0 .net "clka", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f6689010_0 .net "clkb", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f66890b0_0 .net "dina", 23 0, o0x7f8a441270a8;  alias, 0 drivers
v0x5580f66891a0_0 .var "doutb", 23 0;
v0x5580f6689280 .array "ram", 0 1279, 23 0;
v0x5580f6689340_0 .net "wea", 0 0, v0x5580f6689cd0_0;  1 drivers
S_0x5580f668af20 .scope module, "unit_AdrMng" "AddrManager" 2 31, 5 1 0, S_0x5580f66516c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "HSync"
    .port_info 3 /INPUT 1 "VSync"
    .port_info 4 /INPUT 1 "VDE"
    .port_info 5 /OUTPUT 11 "H_addr"
    .port_info 6 /OUTPUT 10 "V_addr"
    .port_info 7 /OUTPUT 1 "EmptyBuffer"
    .port_info 8 /OUTPUT 1 "Blank"
P_0x5580f668b0c0 .param/l "EndLineH" 0 5 6, +C4<00000000000000000000010100000000>;
P_0x5580f668b100 .param/l "Hsync_back" 0 5 7, +C4<00000000000000000000000011011100>;
P_0x5580f668b140 .param/l "XADRSWidth" 0 5 4, +C4<00000000000000000000000000001011>;
P_0x5580f668b180 .param/l "YADRSWidth" 0 5 5, +C4<00000000000000000000000000001010>;
P_0x5580f668b1c0 .param/l "filter_size" 0 5 9, +C4<00000000000000000000000000000011>;
P_0x5580f668b200 .param/l "output_gap" 0 5 8, +C4<00000000000000000000000000001001>;
v0x5580f668b630_0 .net "Blank", 0 0, L_0x5580f66a1570;  alias, 1 drivers
v0x5580f668b6f0_0 .net "Clock", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f668b7b0_0 .net "EmptyBuffer", 0 0, L_0x5580f66a0f70;  alias, 1 drivers
v0x5580f668b880_0 .net "HSync", 0 0, o0x7f8a44127e58;  alias, 0 drivers
v0x5580f668b920_0 .var "H_addr", 10 0;
v0x5580f668ba50_0 .net "Reset", 0 0, o0x7f8a44127a98;  alias, 0 drivers
v0x5580f668baf0_0 .net "VDE", 0 0, L_0x5580f6616690;  alias, 1 drivers
v0x5580f668bbc0_0 .net "VSync", 0 0, o0x7f8a44127eb8;  alias, 0 drivers
v0x5580f668bc60_0 .var "V_addr", 9 0;
v0x5580f668bd20_0 .net *"_s0", 31 0, L_0x5580f66a0b10;  1 drivers
L_0x7f8a440de138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5580f668be00_0 .net/2s *"_s10", 1 0, L_0x7f8a440de138;  1 drivers
v0x5580f668bee0_0 .net *"_s12", 1 0, L_0x5580f66a0de0;  1 drivers
v0x5580f668bfc0_0 .net *"_s16", 31 0, L_0x5580f66a10e0;  1 drivers
L_0x7f8a440de180 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5580f668c0a0_0 .net *"_s19", 20 0, L_0x7f8a440de180;  1 drivers
L_0x7f8a440de1c8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x5580f668c180_0 .net/2u *"_s20", 31 0, L_0x7f8a440de1c8;  1 drivers
v0x5580f668c260_0 .net *"_s22", 0 0, L_0x5580f66a1220;  1 drivers
L_0x7f8a440de210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5580f668c320_0 .net/2s *"_s24", 1 0, L_0x7f8a440de210;  1 drivers
L_0x7f8a440de258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5580f668c510_0 .net/2s *"_s26", 1 0, L_0x7f8a440de258;  1 drivers
v0x5580f668c5f0_0 .net *"_s28", 1 0, L_0x5580f66a1430;  1 drivers
L_0x7f8a440de060 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5580f668c6d0_0 .net *"_s3", 21 0, L_0x7f8a440de060;  1 drivers
L_0x7f8a440de0a8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5580f668c7b0_0 .net/2u *"_s4", 31 0, L_0x7f8a440de0a8;  1 drivers
v0x5580f668c890_0 .net *"_s6", 0 0, L_0x5580f66a0c50;  1 drivers
L_0x7f8a440de0f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5580f668c950_0 .net/2s *"_s8", 1 0, L_0x7f8a440de0f0;  1 drivers
L_0x5580f66a0b10 .concat [ 10 22 0 0], v0x5580f668bc60_0, L_0x7f8a440de060;
L_0x5580f66a0c50 .cmp/gt 32, L_0x7f8a440de0a8, L_0x5580f66a0b10;
L_0x5580f66a0de0 .functor MUXZ 2, L_0x7f8a440de138, L_0x7f8a440de0f0, L_0x5580f66a0c50, C4<>;
L_0x5580f66a0f70 .part L_0x5580f66a0de0, 0, 1;
L_0x5580f66a10e0 .concat [ 11 21 0 0], v0x5580f668b920_0, L_0x7f8a440de180;
L_0x5580f66a1220 .cmp/gt 32, L_0x7f8a440de1c8, L_0x5580f66a10e0;
L_0x5580f66a1430 .functor MUXZ 2, L_0x7f8a440de258, L_0x7f8a440de210, L_0x5580f66a1220, C4<>;
L_0x5580f66a1570 .part L_0x5580f66a1430, 0, 1;
S_0x5580f668cb50 .scope module, "unit_sobel" "sobel" 2 58, 6 3 0, S_0x5580f66516c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 24 "D02IN"
    .port_info 3 /INPUT 24 "D01IN"
    .port_info 4 /INPUT 24 "D00IN"
    .port_info 5 /INPUT 24 "D12IN"
    .port_info 6 /INPUT 24 "D11IN"
    .port_info 7 /INPUT 24 "D10IN"
    .port_info 8 /INPUT 24 "D22IN"
    .port_info 9 /INPUT 24 "D21IN"
    .port_info 10 /INPUT 24 "D20IN"
    .port_info 11 /OUTPUT 24 "Dout"
v0x5580f668ce30_0 .net "CLK", 0 0, o0x7f8a44127078;  alias, 0 drivers
v0x5580f668ced0_0 .net "D00IN", 23 0, v0x5580f668e700_0;  1 drivers
v0x5580f668cfb0_0 .net "D01IN", 23 0, v0x5580f668e7d0_0;  1 drivers
v0x5580f668d0a0_0 .net "D02IN", 23 0, v0x5580f668e8a0_0;  1 drivers
v0x5580f668d180_0 .net "D10IN", 23 0, v0x5580f668e990_0;  1 drivers
v0x5580f668d2b0_0 .net "D11IN", 23 0, v0x5580f668ea60_0;  1 drivers
v0x5580f668d390_0 .net "D12IN", 23 0, v0x5580f668eb30_0;  1 drivers
v0x5580f668d470_0 .net "D20IN", 23 0, v0x5580f668ec00_0;  1 drivers
v0x5580f668d550_0 .net "D21IN", 23 0, v0x5580f668ecd0_0;  1 drivers
v0x5580f668d630_0 .net "D22IN", 23 0, v0x5580f668eda0_0;  1 drivers
v0x5580f668d710_0 .var "Dout", 23 0;
v0x5580f668d7f0_0 .net "RESET", 0 0, o0x7f8a44127a98;  alias, 0 drivers
v0x5580f668d890_0 .var "gray00", 8 0;
v0x5580f668d970_0 .var "gray01", 8 0;
v0x5580f668da50_0 .var "gray02", 8 0;
v0x5580f668db30_0 .var "gray10", 8 0;
v0x5580f668dc10_0 .var "gray11", 8 0;
v0x5580f668de00_0 .var "gray12", 8 0;
v0x5580f668dee0_0 .var "gray20", 8 0;
v0x5580f668dfc0_0 .var "gray21", 8 0;
v0x5580f668e0a0_0 .var "gray22", 8 0;
v0x5580f668e180_0 .var/s "tmp", 13 0;
v0x5580f668e260_0 .var/s "tmp_x", 11 0;
v0x5580f668e340_0 .var/s "tmp_y", 11 0;
    .scope S_0x5580f668af20;
T_0 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f668ba50_0;
    %inv;
    %load/vec4 v0x5580f668bbc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5580f668b920_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5580f668bc60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5580f668b880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5580f668b920_0, 0;
    %load/vec4 v0x5580f668bc60_0;
    %assign/vec4 v0x5580f668bc60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5580f668baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5580f668b920_0;
    %pad/u 32;
    %cmpi/e 1279, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5580f668b920_0, 0;
    %load/vec4 v0x5580f668bc60_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5580f668bc60_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5580f668b920_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5580f668b920_0, 0;
    %load/vec4 v0x5580f668bc60_0;
    %assign/vec4 v0x5580f668bc60_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5580f668b920_0, 0;
    %load/vec4 v0x5580f668bc60_0;
    %assign/vec4 v0x5580f668bc60_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5580f6642ff0;
T_1 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f6687000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5580f665a9a0_0;
    %load/vec4 v0x5580f665ca60_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5580f66597c0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5580f6642ff0;
T_2 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f665ce10_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5580f66597c0, 4;
    %assign/vec4 v0x5580f665ad50_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5580f66871a0;
T_3 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f6687b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5580f66878b0_0;
    %load/vec4 v0x5580f6687530_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5580f6687a60, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5580f66871a0;
T_4 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f6687610_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5580f6687a60, 4;
    %assign/vec4 v0x5580f66879a0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5580f6687cc0;
T_5 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f6688750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5580f66884c0_0;
    %load/vec4 v0x5580f6688190_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5580f6688690, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5580f6687cc0;
T_6 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f6688270_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5580f6688690, 4;
    %assign/vec4 v0x5580f66885b0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5580f66888f0;
T_7 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f6689340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5580f66890b0_0;
    %load/vec4 v0x5580f6688d60_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5580f6689280, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5580f66888f0;
T_8 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f6688e60_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5580f6689280, 4;
    %assign/vec4 v0x5580f66891a0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5580f66524b0;
T_9 ;
    %wait E_0x5580f6616c30;
    %load/vec4 v0x5580f668a680_0;
    %inv;
    %load/vec4 v0x5580f668ac20_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580f6689a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580f6689b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580f6689c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580f6689cd0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5580f6689520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x5580f668ac20_0;
    %assign/vec4 v0x5580f6689a60_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x5580f668ac20_0;
    %assign/vec4 v0x5580f6689b30_0, 0;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x5580f668ac20_0;
    %assign/vec4 v0x5580f6689c00_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x5580f668ac20_0;
    %assign/vec4 v0x5580f6689cd0_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5580f66524b0;
T_10 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f668a680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5580f6689ff0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5580f668a150_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5580f668a310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580f668a5c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5580f668a740_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5580f668a820_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5580f668a900_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5580f668a500_0;
    %assign/vec4 v0x5580f668a5c0_0, 0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5580f668a9e0_0;
    %parti/s 10, 11, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.2, 8;
    %load/vec4 v0x5580f668a9e0_0;
    %parti/s 10, 11, 5;
    %subi 1, 0, 10;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %pad/u 2;
    %assign/vec4 v0x5580f668a740_0, 0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5580f668a9e0_0;
    %parti/s 10, 11, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.4, 8;
    %load/vec4 v0x5580f668a9e0_0;
    %parti/s 10, 11, 5;
    %subi 2, 0, 10;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %pad/u 2;
    %assign/vec4 v0x5580f668a820_0, 0;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x5580f668a9e0_0;
    %parti/s 10, 11, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.6, 8;
    %load/vec4 v0x5580f668a9e0_0;
    %parti/s 10, 11, 5;
    %subi 3, 0, 10;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %pad/u 2;
    %assign/vec4 v0x5580f668a900_0, 0;
    %load/vec4 v0x5580f668a5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x5580f668a740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.10 ;
    %load/vec4 v0x5580f6689700_0;
    %assign/vec4 v0x5580f6689ff0_0, 0;
    %jmp T_10.14;
T_10.11 ;
    %load/vec4 v0x5580f66897d0_0;
    %assign/vec4 v0x5580f6689ff0_0, 0;
    %jmp T_10.14;
T_10.12 ;
    %load/vec4 v0x5580f66898a0_0;
    %assign/vec4 v0x5580f6689ff0_0, 0;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v0x5580f6689990_0;
    %assign/vec4 v0x5580f6689ff0_0, 0;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %load/vec4 v0x5580f668a820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %jmp T_10.19;
T_10.15 ;
    %load/vec4 v0x5580f6689700_0;
    %assign/vec4 v0x5580f668a150_0, 0;
    %jmp T_10.19;
T_10.16 ;
    %load/vec4 v0x5580f66897d0_0;
    %assign/vec4 v0x5580f668a150_0, 0;
    %jmp T_10.19;
T_10.17 ;
    %load/vec4 v0x5580f66898a0_0;
    %assign/vec4 v0x5580f668a150_0, 0;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v0x5580f6689990_0;
    %assign/vec4 v0x5580f668a150_0, 0;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
    %load/vec4 v0x5580f668a900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %jmp T_10.24;
T_10.20 ;
    %load/vec4 v0x5580f6689700_0;
    %assign/vec4 v0x5580f668a310_0, 0;
    %jmp T_10.24;
T_10.21 ;
    %load/vec4 v0x5580f66897d0_0;
    %assign/vec4 v0x5580f668a310_0, 0;
    %jmp T_10.24;
T_10.22 ;
    %load/vec4 v0x5580f66898a0_0;
    %assign/vec4 v0x5580f668a310_0, 0;
    %jmp T_10.24;
T_10.23 ;
    %load/vec4 v0x5580f6689990_0;
    %assign/vec4 v0x5580f668a310_0, 0;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
T_10.8 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5580f668cb50;
T_11 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f668d7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5580f668d890_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5580f668d970_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5580f668da50_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5580f668d890_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5580f668d970_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5580f668da50_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5580f668d890_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5580f668d970_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5580f668da50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5580f668ced0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x5580f668ced0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x5580f668ced0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %pad/u 9;
    %assign/vec4 v0x5580f668d890_0, 0;
    %load/vec4 v0x5580f668cfb0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x5580f668cfb0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x5580f668cfb0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %pad/u 9;
    %assign/vec4 v0x5580f668d970_0, 0;
    %load/vec4 v0x5580f668d0a0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x5580f668d0a0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x5580f668d0a0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %pad/u 9;
    %assign/vec4 v0x5580f668da50_0, 0;
    %load/vec4 v0x5580f668d180_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x5580f668d180_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x5580f668d180_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %pad/u 9;
    %assign/vec4 v0x5580f668db30_0, 0;
    %load/vec4 v0x5580f668d2b0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x5580f668d2b0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x5580f668d2b0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %pad/u 9;
    %assign/vec4 v0x5580f668dc10_0, 0;
    %load/vec4 v0x5580f668d390_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x5580f668d390_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x5580f668d390_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %pad/u 9;
    %assign/vec4 v0x5580f668de00_0, 0;
    %load/vec4 v0x5580f668d470_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x5580f668d470_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x5580f668d470_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %pad/u 9;
    %assign/vec4 v0x5580f668dee0_0, 0;
    %load/vec4 v0x5580f668d550_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x5580f668d550_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x5580f668d550_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %pad/u 9;
    %assign/vec4 v0x5580f668dfc0_0, 0;
    %load/vec4 v0x5580f668d630_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %load/vec4 v0x5580f668d630_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %load/vec4 v0x5580f668d630_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %div;
    %add;
    %pad/u 9;
    %assign/vec4 v0x5580f668e0a0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5580f668cb50;
T_12 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f668d7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5580f668e260_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5580f668e340_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5580f668d890_0;
    %pad/u 12;
    %load/vec4 v0x5580f668da50_0;
    %pad/u 12;
    %sub;
    %load/vec4 v0x5580f668db30_0;
    %pad/u 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x5580f668de00_0;
    %pad/u 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %sub;
    %load/vec4 v0x5580f668dee0_0;
    %pad/u 12;
    %add;
    %load/vec4 v0x5580f668e0a0_0;
    %pad/u 12;
    %sub;
    %assign/vec4 v0x5580f668e260_0, 0;
    %load/vec4 v0x5580f668dee0_0;
    %pad/u 12;
    %load/vec4 v0x5580f668dfc0_0;
    %pad/u 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x5580f668e0a0_0;
    %pad/u 12;
    %add;
    %load/vec4 v0x5580f668d890_0;
    %pad/u 12;
    %sub;
    %load/vec4 v0x5580f668d970_0;
    %pad/u 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %sub;
    %load/vec4 v0x5580f668da50_0;
    %pad/u 12;
    %sub;
    %assign/vec4 v0x5580f668e340_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5580f668cb50;
T_13 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f668d7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5580f668e180_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5580f668e260_0;
    %pad/s 32;
    %load/vec4 v0x5580f668e260_0;
    %pad/s 32;
    %mul;
    %load/vec4 v0x5580f668e340_0;
    %pad/s 32;
    %load/vec4 v0x5580f668e340_0;
    %pad/s 32;
    %mul;
    %add;
    %pushi/vec4 0, 0, 32;
    %xor;
    %pad/s 14;
    %assign/vec4 v0x5580f668e180_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5580f668cb50;
T_14 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f668d7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5580f668d710_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x5580f668e180_0;
    %pad/s 32;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.2, 8;
    %pushi/vec4 16777215, 0, 24;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %load/vec4 v0x5580f668e180_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_mov 9, 5;
    %jmp/0 T_14.4, 9;
    %pushi/vec4 0, 0, 24;
    %jmp/1 T_14.5, 9;
T_14.4 ; End of true expr.
    %load/vec4 v0x5580f668e180_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5580f668e180_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5580f668e180_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.5, 9;
 ; End of false expr.
    %blend;
T_14.5;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %assign/vec4 v0x5580f668d710_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5580f66516c0;
T_15 ;
    %wait E_0x5580f6616e50;
    %load/vec4 v0x5580f668f010_0;
    %assign/vec4 v0x5580f668e8a0_0, 0;
    %load/vec4 v0x5580f668e8a0_0;
    %assign/vec4 v0x5580f668e7d0_0, 0;
    %load/vec4 v0x5580f668e7d0_0;
    %assign/vec4 v0x5580f668e700_0, 0;
    %load/vec4 v0x5580f668f0e0_0;
    %assign/vec4 v0x5580f668eb30_0, 0;
    %load/vec4 v0x5580f668eb30_0;
    %assign/vec4 v0x5580f668ea60_0, 0;
    %load/vec4 v0x5580f668ea60_0;
    %assign/vec4 v0x5580f668e990_0, 0;
    %load/vec4 v0x5580f668f1b0_0;
    %assign/vec4 v0x5580f668eda0_0, 0;
    %load/vec4 v0x5580f668eda0_0;
    %assign/vec4 v0x5580f668ecd0_0, 0;
    %load/vec4 v0x5580f668ecd0_0;
    %assign/vec4 v0x5580f668ec00_0, 0;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ImageProcess.v";
    "LineBuffer_4lines.v";
    "lineBufBlock.v";
    "AddrManager.v";
    "sobel.v";
