--------------- Build Started: 08/28/2017 20:42:50 Project: light_1506, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\kingi\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Projects\ESD\PSoC\Workspace\light_1506.cydsn\light_1506.cyprj -d CY8C5868AXI-LP035 -s D:\Projects\ESD\PSoC\Workspace\light_1506.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o0 -v11 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 18 pin(s) will be assigned a location by the fitter: \CapSense:CmodCH0(0)\, \CapSense:PortCH0(0)\, \CapSense:PortCH0(1)\, \CapSense:PortCH0(2)\, \CapSense:PortCH0(3)\, \CapSense:PortCH0(4)\, \CapSense:PortCH0(5)\, \CapSense:PortCH0(6)\, \LCD:LCDPort(0)\, \LCD:LCDPort(1)\, \LCD:LCDPort(2)\, \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\, \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\, Pin_LED(0)
Analog Placement ...
Log: apr.M0058: The analog placement iterative improvement is 69% done. (App=cydsfit)
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 08/28/2017 20:43:06 ---------------
