# ECE-2029

Lab 3

Lab 4

Lab 5

Lab 1 and 2 src's Logic Gates using Tinker CAD and Logisim, and Introduction to Xilinix Vivado Environment

Lab 1-5 pdf Reports
