# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do alu_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint1 {C:/intelFPGA_lite/17.0/checkpoint1/RCA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:34 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint1" C:/intelFPGA_lite/17.0/checkpoint1/RCA.v 
# -- Compiling module RCA
# 
# Top level modules:
# 	RCA
# End time: 15:37:34 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint1 {C:/intelFPGA_lite/17.0/checkpoint1/FA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:34 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint1" C:/intelFPGA_lite/17.0/checkpoint1/FA.v 
# -- Compiling module FA
# 
# Top level modules:
# 	FA
# End time: 15:37:34 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint1 {C:/intelFPGA_lite/17.0/checkpoint1/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:34 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint1" C:/intelFPGA_lite/17.0/checkpoint1/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:37:35 on Sep 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint1 {C:/intelFPGA_lite/17.0/checkpoint1/CSA_32bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint1" C:/intelFPGA_lite/17.0/checkpoint1/CSA_32bit.v 
# -- Compiling module CSA_32bit
# 
# Top level modules:
# 	CSA_32bit
# End time: 15:37:35 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint1 {C:/intelFPGA_lite/17.0/checkpoint1/RCA_16bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint1" C:/intelFPGA_lite/17.0/checkpoint1/RCA_16bit.v 
# -- Compiling module RCA_16bit
# 
# Top level modules:
# 	RCA_16bit
# End time: 15:37:35 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/17.0/checkpoint1 {C:/intelFPGA_lite/17.0/checkpoint1/alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:37:35 on Sep 19,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/17.0/checkpoint1" C:/intelFPGA_lite/17.0/checkpoint1/alu_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 15:37:35 on Sep 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 15:37:35 on Sep 19,2023
# Loading work.alu_tb
# Loading work.alu
# Loading work.CSA_32bit
# Loading work.RCA_16bit
# Loading work.RCA
# Loading work.FA
# ** Warning: (vsim-3015) C:/intelFPGA_lite/17.0/checkpoint1/CSA_32bit.v(11): [PCDPC] - Port size (1) does not match connection size (32) for port 'Cin'. The port definition is at: C:/intelFPGA_lite/17.0/checkpoint1/RCA_16bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/csa0_32/rca0_16 File: C:/intelFPGA_lite/17.0/checkpoint1/RCA_16bit.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/17.0/checkpoint1/CSA_32bit.v(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'Cin'. The port definition is at: C:/intelFPGA_lite/17.0/checkpoint1/RCA_16bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/alu_ut/csa0_32/rca1_16 File: C:/intelFPGA_lite/17.0/checkpoint1/RCA_16bit.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : C:/intelFPGA_lite/17.0/checkpoint1/alu_tb.v(51)
#    Time: 1560 ns  Iteration: 1  Instance: /alu_tb
# Break in Module alu_tb at C:/intelFPGA_lite/17.0/checkpoint1/alu_tb.v line 51
# End time: 15:41:25 on Sep 19,2023, Elapsed time: 0:03:50
# Errors: 0, Warnings: 2
