#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec  8 11:00:46 2022
# Process ID: 8768
# Current directory: C:/Users/student/201211/single_port_RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13488 C:\Users\student\201211\single_port_RAM\single_port_RAM.xpr
# Log file: C:/Users/student/201211/single_port_RAM/vivado.log
# Journal file: C:/Users/student/201211/single_port_RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/student/201211/single_port_RAM/single_port_RAM.xpr
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {addr[5]} {addr[4]} {addr[3]} {addr[2]} {addr[1]} {addr[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data[7]} {data[6]} {data[5]} {data[4]} {data[3]} {data[2]} {data[1]} {data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {q[7]} {q[6]} {q[5]} {q[4]} {q[3]} {q[2]} {q[1]} {q[0]}]]
place_ports {addr[5]} V17
place_ports {addr[4]} V16
place_ports {addr[3]} W16
place_ports {addr[2]} W17
place_ports {addr[1]} W15
place_ports {addr[0]} V15
place_ports {data[0]} W14
place_ports {data[1]} W13
place_ports {data[2]} V2
place_ports {data[3]} T3
place_ports {data[4]} T2
place_ports {data[5]} R3
place_ports {data[6]} W2
place_ports {data[7]} U1
set_property package_pin "" [get_ports [list  {q[7]}]]
place_ports {q[0]} L1
place_ports {q[1]} P1
place_ports {q[2]} N3
place_ports {q[3]} P3
place_ports {q[4]} U3
place_ports {q[5]} W3
place_ports {q[6]} V13
place_ports {q[7]} V14
place_ports clk W5
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list we]]
place_ports we T1
file mkdir C:/Users/student/201211/single_port_RAM/single_port_RAM.srcs/constrs_1/new
close [ open C:/Users/student/201211/single_port_RAM/single_port_RAM.srcs/constrs_1/new/single_port_ram.xdc w ]
add_files -fileset constrs_1 C:/Users/student/201211/single_port_RAM/single_port_RAM.srcs/constrs_1/new/single_port_ram.xdc
set_property target_constrs_file C:/Users/student/201211/single_port_RAM/single_port_RAM.srcs/constrs_1/new/single_port_ram.xdc [current_fileset -constrset]
save_constraints -force
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/student/201211/single_port_RAM/single_port_RAM.runs/impl_1/single_port_RAM.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/student/201211/single_port_RAM/single_port_RAM.runs/impl_1/single_port_RAM.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
