S3C2410_NFCMD	,	V_58
spin_lock_init	,	F_76
read_buf	,	V_114
DIV_ROUND_UP	,	F_14
S3C2440_NFMECC0	,	V_86
local_irq_save	,	F_29
S3C2410_NFADDR	,	V_59
s3c24xx_nand_resume	,	F_85
dev	,	V_7
len	,	V_88
"initialising set %d (%p, info %p)\n"	,	L_22
"NF_CONF is 0x%lx\n"	,	L_5
freq_transition	,	V_97
platform_get_device_id	,	F_73
S3C2440_NFDATA	,	V_90
calculate	,	V_127
readsb	,	F_52
write_buf	,	V_113
CPUFREQ_TRANSITION_NOTIFIER	,	V_101
mtdno	,	V_105
readsl	,	F_54
notifier_call	,	V_100
wanted	,	V_15
size	,	V_142
"%d ns is too big for current clock rate %ld\n"	,	L_2
pr_err	,	F_16
GFP_KERNEL	,	V_153
twrph0	,	V_25
device	,	V_34
twrph1	,	V_26
"cannot get suitable timings\n"	,	L_3
CONFIG_MTD_NAND_S3C2410_HWECC	,	F_70
cur	,	V_49
s3c2410_nand_mtd	,	V_1
ctrl	,	V_55
mtds	,	V_103
S3C2412_NFCONT_INIT_MAIN_ECC	,	V_80
sel_bit	,	V_51
"NAND hardware ECC\n"	,	L_16
S3C2410_NFSTAT_BUSY	,	V_63
result	,	V_17
S3C2410_NFCONF_TACLS	,	F_22
"NAND ECC disabled\n"	,	L_14
BUG	,	F_28
S3C2410_NFCONF_EN	,	V_37
sel	,	V_162
nmtd	,	V_45
S3C2440_NFADDR	,	V_61
to_nand_info	,	F_4
chip	,	V_44
controller	,	V_117
devm_ioremap_resource	,	F_80
set	,	V_29
nr_chips	,	V_52
sets	,	V_146
cfg	,	V_30
regs	,	V_39
ENOENT	,	V_158
fls	,	F_44
ignore_unset_ecc	,	V_77
clkrate	,	V_27
S3C2410_NFDATA	,	V_118
CLOCK_ENABLE	,	V_13
buf	,	V_87
NAND_CLE	,	V_57
"System booted from NAND\n"	,	L_13
cmd_ctrl	,	V_120
platform_device	,	V_6
S3C2440_NFCONF_TACLS	,	F_25
IO_ADDR_R	,	V_89
correct	,	V_128
strength	,	V_130
__iomem	,	T_2
CPUFREQ_PRECHANGE	,	V_99
dev_dbg	,	F_33
dev_get_platdata	,	F_7
S3C2440_NFCONT	,	V_43
nr_partitions	,	V_111
cpu_type	,	V_22
nand_chip	,	V_46
priv	,	V_48
info	,	V_5
to_ns	,	F_21
ret	,	V_41
partitions	,	V_110
res	,	V_148
"releasing mtd %d (%p)\n"	,	L_12
nand_release	,	F_65
s3c2410_nand_info	,	V_4
this	,	V_47
s3c2410_nand_update_chip	,	F_71
s3c_nand_calc_rate	,	F_13
CLOCK_DISABLE	,	V_107
clk_get_rate	,	F_18
"correcting error bit %d, byte %d\n"	,	L_9
name	,	V_109
s3c2410_nand_mtd_toinfo	,	F_3
s3c2410_nand_read_buf	,	F_51
s3c2410_nand_cpufreq_register	,	F_60
s3c2410_nand_calculate_ecc	,	F_48
flash_bbt	,	V_137
CPUFREQ_POSTCHANGE	,	V_98
S3C2440_NFCONF_TWRPH0	,	F_26
S3C2440_NFCONF_TWRPH1	,	F_27
sel_reg	,	V_50
NAND_SKIP_BBTSCAN	,	V_140
s3c2410_nand_init_chip	,	F_69
dev_err	,	F_19
S3C2410_NFCONF_nFCE	,	V_119
S3C2412_NFCONT_nFCE0	,	V_123
s3c2412_nand_calculate_ecc	,	F_49
s3c2410_nand_cpufreq_transition	,	F_59
wq	,	V_157
s3c2410_nand_correct_data	,	F_43
"result %d from %ld, %d\n"	,	L_1
mask	,	V_31
owner	,	V_125
devm_clk_get	,	F_78
save_sel	,	V_161
clk_rate	,	V_33
clk_disable_unprepare	,	F_11
tacls_max	,	V_21
NAND_ECC_NONE	,	V_136
ptr	,	V_104
layout	,	V_134
s3c2410_nand_cpufreq_deregister	,	F_62
newclk	,	V_96
S3C2410_NFCONF	,	V_40
IO_ADDR_W	,	V_91
pm_message_t	,	T_3
pr_debug	,	F_15
disable_ecc	,	V_135
ENOMEM	,	V_154
s3c2412_nand_enable_hwecc	,	F_46
s3c2410_nand_set	,	V_108
dev_info	,	F_20
nr_sets	,	V_150
bit	,	V_74
tacls	,	V_24
S3C2440_NFCMD	,	V_60
"invalid chip %d\n"	,	L_6
S3C2412_NFMECC0	,	V_85
cpufreq_unregister_notifier	,	F_63
read_ecc	,	V_69
s3c2440_nand_enable_hwecc	,	F_47
init_waitqueue_head	,	F_77
S3C2440_NFCONT_INITECC	,	V_81
options	,	V_116
lock	,	V_156
plat	,	V_19
CLOCK_SUSPEND	,	V_11
val	,	V_94
s3c2410_nand_setrate	,	F_17
S3C2410_NFCONF_TWRPH0	,	F_23
S3C2410_NFCONF_TWRPH1	,	F_24
clk	,	V_14
byte	,	V_75
NAND_CMD_NONE	,	V_56
setno	,	V_151
NAND_BBT_USE_FLASH	,	V_139
s3c2410_nand_enable_hwecc	,	F_45
"failed to get clock\n"	,	L_20
scan_res	,	V_159
s3c2410_nand_hwcontrol	,	F_36
mtd_count	,	V_106
nand_hw_eccoob	,	V_144
s3c2440_nand_hwcontrol	,	F_38
__func__	,	V_76
s3c2440_nand_calculate_ecc	,	F_50
exit_error	,	V_155
cmd	,	V_54
s3c2410_nand_mtd_toours	,	F_1
mtd_device_parse_register	,	F_68
"%s: returning ecc %*phN\n"	,	L_10
ENODEV	,	V_112
S3C2410_NFCONF_INITECC	,	V_79
S3C2412_NFCONF_NANDBOOT	,	V_124
s3c2410_nand_select_chip	,	F_35
flags	,	V_32
"mapped registers at %p\n"	,	L_21
s3c2440_nand_read_buf	,	F_53
bbt_options	,	V_138
mtd_info	,	V_2
local_irq_restore	,	F_32
TYPE_S3C2412	,	V_23
hwctl	,	V_131
clk_prepare_enable	,	F_12
cpufreq_register_notifier	,	F_61
ecc_code	,	V_82
select_chip	,	V_53
"failed to init cpufreq support\n"	,	L_23
clk_state	,	V_12
err	,	V_149
max	,	V_16
NS_IN_KHZ	,	V_18
"NAND ECC UNKNOWN\n"	,	L_17
TYPE_S3C2410	,	V_36
"%s: returning ecc %06lx\n"	,	L_11
EINVAL	,	V_35
S3C2412_NFSTAT_READY	,	V_67
diff0	,	V_71
notifier_block	,	V_92
s3c24xx_nand_probe	,	F_72
diff1	,	V_72
diff2	,	V_73
allow_clk_suspend	,	F_8
NAND_ECC_HW	,	V_129
ecc	,	V_84
data	,	V_95
TYPE_S3C2440	,	V_38
S3C2440_NFSTAT	,	V_64
mode	,	V_78
pdev	,	V_102
"%s(%p,%p,%p,%p)\n"	,	L_7
s3c2410_nand_add_partition	,	F_67
dat	,	V_68
s3c2440_nand_write_buf	,	F_57
mtd	,	V_3
s3c2410_nand_write_buf	,	F_55
calc_ecc	,	V_70
resource	,	V_147
THIS_MODULE	,	V_126
nand_scan_ident	,	F_82
S3C2440_NFCONT_ENABLE	,	V_42
PTR_ERR	,	F_81
nand_scan_tail	,	F_83
"NAND soft ECC\n"	,	L_15
CONFIG_MTD_NAND_S3C2410_CLKSTOP	,	F_9
s3c2410_nand_clk_set_state	,	F_10
S3C2412_NFSTAT	,	V_66
S3C2410_NFSTAT	,	V_62
nb	,	V_93
"chip %p =&gt; page shift %d\n"	,	L_18
dev_ready	,	V_121
s3c2440_nand_devready	,	F_41
platform_set_drvdata	,	F_75
devm_kzalloc	,	F_74
S3C2440_NFCONT_nFCE	,	V_122
platform_get_drvdata	,	F_5
chip_delay	,	V_115
s3c2410_nand_inithw	,	F_34
"%s: rd %*phN calc %*phN diff %02x%02x%02x\n"	,	L_8
driver_data	,	V_152
"Tacls=%d, %dns Twrph0=%d %dns, Twrph1=%d %dns\n"	,	L_4
page_shift	,	V_141
platform	,	V_20
s3c2412_nand_devready	,	F_42
S3C2410_NFECC	,	V_83
s3c2410_platform_nand	,	V_8
new_state	,	V_10
S3C2440_NFSTAT_READY	,	V_65
NAND_ECC_SOFT	,	V_132
s3c24xx_nand_suspend	,	F_84
s3c_cpu_type	,	V_145
readl	,	F_30
to_nand_plat	,	F_6
writel	,	F_31
writesb	,	F_56
writeb	,	F_37
ecc_layout	,	V_133
s3c2410_nand_devready	,	F_39
s3c_nand_clk_state	,	V_9
u_char	,	T_1
uninitialized_var	,	V_28
resource_size	,	F_79
container_of	,	F_2
writesl	,	F_58
"clock idle support enabled\n"	,	L_24
bytes	,	V_143
"nand"	,	L_19
s3c24xx_nand_remove	,	F_64
readb	,	F_40
pm	,	V_160
IS_ERR	,	F_66
